// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/04/2022 13:58:34"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton_test (
	clock,
	reset,
	imem_clock,
	dmem_clock,
	processor_clock,
	regfile_clock,
	address_imem,
	q_imem,
	address_dmem,
	data,
	wren,
	q_dmem,
	ctrl_writeEnable,
	ctrl_writeReg,
	ctrl_readRegA,
	ctrl_readRegB,
	data_writeReg,
	data_readRegA,
	data_readRegB,
	reg8,
	reg9,
	reg10,
	reg11,
	reg12,
	reg13);
input 	clock;
input 	reset;
output 	imem_clock;
output 	dmem_clock;
output 	processor_clock;
output 	regfile_clock;
output 	[11:0] address_imem;
output 	[31:0] q_imem;
output 	[11:0] address_dmem;
output 	[31:0] data;
output 	wren;
output 	[31:0] q_dmem;
output 	ctrl_writeEnable;
output 	[4:0] ctrl_writeReg;
output 	[4:0] ctrl_readRegA;
output 	[4:0] ctrl_readRegB;
output 	[31:0] data_writeReg;
output 	[31:0] data_readRegA;
output 	[31:0] data_readRegB;
output 	[31:0] reg8;
output 	[31:0] reg9;
output 	[31:0] reg10;
output 	[31:0] reg11;
output 	[31:0] reg12;
output 	[31:0] reg13;

// Design Ports Information
// imem_clock	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dmem_clock	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// processor_clock	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regfile_clock	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[0]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[2]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[3]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[4]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[7]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[8]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[9]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[10]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[11]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[0]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[1]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[2]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[3]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[4]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[5]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[6]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[7]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[8]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[9]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[10]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[11]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[12]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[13]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[14]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[15]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[16]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[17]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[18]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[19]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[20]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[21]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[22]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[23]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[24]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[25]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[26]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[27]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[28]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[29]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[30]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[31]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[0]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[2]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[3]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[4]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[5]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[6]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[7]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[8]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[9]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[10]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[11]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[0]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[1]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[2]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[3]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[4]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[5]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[6]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[7]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[8]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[9]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[10]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[11]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[12]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[13]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[14]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[15]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[16]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[17]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[18]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[19]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[20]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[21]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[22]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[23]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[24]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[25]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[26]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[27]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[28]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[29]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[30]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[31]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeEnable	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[0]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[1]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[2]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[3]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[4]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[0]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[2]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[3]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[4]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[0]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[2]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[3]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[4]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[0]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[2]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[3]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[4]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[5]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[6]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[7]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[8]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[9]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[10]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[11]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[12]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[13]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[14]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[15]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[16]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[17]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[18]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[19]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[20]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[21]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[22]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[23]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[24]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[25]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[26]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[27]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[28]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[29]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[30]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[31]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[1]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[2]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[3]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[4]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[5]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[6]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[7]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[8]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[9]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[10]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[11]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[12]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[13]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[14]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[15]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[16]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[17]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[18]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[19]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[20]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[21]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[22]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[23]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[24]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[25]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[26]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[27]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[28]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[29]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[30]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[31]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[0]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[2]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[3]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[4]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[5]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[6]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[7]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[8]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[9]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[10]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[11]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[12]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[13]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[14]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[15]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[16]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[17]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[18]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[19]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[20]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[21]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[22]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[23]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[24]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[25]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[26]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[27]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[28]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[29]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[30]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[31]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[0]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[1]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[2]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[3]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[4]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[5]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[6]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[7]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[8]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[9]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[10]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[11]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[12]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[13]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[14]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[15]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[16]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[17]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[18]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[19]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[20]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[21]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[22]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[23]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[24]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[25]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[26]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[27]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[28]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[29]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[30]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[31]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[0]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[1]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[2]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[3]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[4]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[6]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[7]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[8]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[9]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[10]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[11]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[12]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[13]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[14]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[15]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[16]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[17]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[18]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[19]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[20]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[21]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[22]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[23]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[24]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[25]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[26]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[27]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[28]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[29]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[30]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[31]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[1]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[2]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[3]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[4]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[5]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[6]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[7]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[8]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[9]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[10]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[11]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[12]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[13]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[14]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[15]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[16]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[17]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[18]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[19]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[20]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[21]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[22]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[23]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[24]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[25]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[26]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[27]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[28]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[29]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[30]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[31]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[0]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[1]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[2]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[3]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[4]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[5]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[6]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[7]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[8]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[9]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[10]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[11]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[12]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[13]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[14]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[15]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[16]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[17]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[18]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[19]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[20]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[21]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[22]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[23]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[24]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[25]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[26]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[27]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[28]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[29]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[30]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[31]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[1]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[2]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[3]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[5]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[6]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[7]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[8]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[9]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[10]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[11]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[12]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[13]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[14]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[15]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[16]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[17]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[18]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[19]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[20]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[21]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[22]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[23]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[24]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[25]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[26]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[27]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[28]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[29]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[30]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[31]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[0]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[1]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[2]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[3]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[4]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[6]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[7]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[8]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[9]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[10]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[11]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[12]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[13]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[14]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[15]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[16]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[17]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[18]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[19]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[20]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[21]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[22]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[23]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[24]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[25]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[26]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[27]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[28]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[29]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[30]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[31]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processor_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \address_dmem[0]~output_o ;
wire \address_dmem[1]~output_o ;
wire \address_dmem[2]~output_o ;
wire \address_dmem[3]~output_o ;
wire \address_dmem[4]~output_o ;
wire \address_dmem[5]~output_o ;
wire \address_dmem[6]~output_o ;
wire \address_dmem[7]~output_o ;
wire \address_dmem[8]~output_o ;
wire \address_dmem[9]~output_o ;
wire \address_dmem[10]~output_o ;
wire \address_dmem[11]~output_o ;
wire \data[0]~output_o ;
wire \data[1]~output_o ;
wire \data[2]~output_o ;
wire \data[3]~output_o ;
wire \data[4]~output_o ;
wire \data[5]~output_o ;
wire \data[6]~output_o ;
wire \data[7]~output_o ;
wire \data[8]~output_o ;
wire \data[9]~output_o ;
wire \data[10]~output_o ;
wire \data[11]~output_o ;
wire \data[12]~output_o ;
wire \data[13]~output_o ;
wire \data[14]~output_o ;
wire \data[15]~output_o ;
wire \data[16]~output_o ;
wire \data[17]~output_o ;
wire \data[18]~output_o ;
wire \data[19]~output_o ;
wire \data[20]~output_o ;
wire \data[21]~output_o ;
wire \data[22]~output_o ;
wire \data[23]~output_o ;
wire \data[24]~output_o ;
wire \data[25]~output_o ;
wire \data[26]~output_o ;
wire \data[27]~output_o ;
wire \data[28]~output_o ;
wire \data[29]~output_o ;
wire \data[30]~output_o ;
wire \data[31]~output_o ;
wire \ctrl_readRegA[0]~output_o ;
wire \ctrl_readRegA[1]~output_o ;
wire \ctrl_readRegA[2]~output_o ;
wire \ctrl_readRegA[3]~output_o ;
wire \ctrl_readRegA[4]~output_o ;
wire \ctrl_readRegB[0]~output_o ;
wire \ctrl_readRegB[1]~output_o ;
wire \ctrl_readRegB[2]~output_o ;
wire \ctrl_readRegB[3]~output_o ;
wire \ctrl_readRegB[4]~output_o ;
wire \data_writeReg[0]~output_o ;
wire \data_writeReg[1]~output_o ;
wire \data_writeReg[2]~output_o ;
wire \data_writeReg[3]~output_o ;
wire \data_writeReg[4]~output_o ;
wire \data_writeReg[5]~output_o ;
wire \data_writeReg[6]~output_o ;
wire \data_writeReg[7]~output_o ;
wire \data_writeReg[8]~output_o ;
wire \data_writeReg[9]~output_o ;
wire \data_writeReg[10]~output_o ;
wire \data_writeReg[11]~output_o ;
wire \data_writeReg[12]~output_o ;
wire \data_writeReg[13]~output_o ;
wire \data_writeReg[14]~output_o ;
wire \data_writeReg[15]~output_o ;
wire \data_writeReg[16]~output_o ;
wire \data_writeReg[17]~output_o ;
wire \data_writeReg[18]~output_o ;
wire \data_writeReg[19]~output_o ;
wire \data_writeReg[20]~output_o ;
wire \data_writeReg[21]~output_o ;
wire \data_writeReg[22]~output_o ;
wire \data_writeReg[23]~output_o ;
wire \data_writeReg[24]~output_o ;
wire \data_writeReg[25]~output_o ;
wire \data_writeReg[26]~output_o ;
wire \data_writeReg[27]~output_o ;
wire \data_writeReg[28]~output_o ;
wire \data_writeReg[29]~output_o ;
wire \data_writeReg[30]~output_o ;
wire \data_writeReg[31]~output_o ;
wire \data_readRegA[0]~output_o ;
wire \data_readRegA[1]~output_o ;
wire \data_readRegA[2]~output_o ;
wire \data_readRegA[3]~output_o ;
wire \data_readRegA[4]~output_o ;
wire \data_readRegA[5]~output_o ;
wire \data_readRegA[6]~output_o ;
wire \data_readRegA[7]~output_o ;
wire \data_readRegA[8]~output_o ;
wire \data_readRegA[9]~output_o ;
wire \data_readRegA[10]~output_o ;
wire \data_readRegA[11]~output_o ;
wire \data_readRegA[12]~output_o ;
wire \data_readRegA[13]~output_o ;
wire \data_readRegA[14]~output_o ;
wire \data_readRegA[15]~output_o ;
wire \data_readRegA[16]~output_o ;
wire \data_readRegA[17]~output_o ;
wire \data_readRegA[18]~output_o ;
wire \data_readRegA[19]~output_o ;
wire \data_readRegA[20]~output_o ;
wire \data_readRegA[21]~output_o ;
wire \data_readRegA[22]~output_o ;
wire \data_readRegA[23]~output_o ;
wire \data_readRegA[24]~output_o ;
wire \data_readRegA[25]~output_o ;
wire \data_readRegA[26]~output_o ;
wire \data_readRegA[27]~output_o ;
wire \data_readRegA[28]~output_o ;
wire \data_readRegA[29]~output_o ;
wire \data_readRegA[30]~output_o ;
wire \data_readRegA[31]~output_o ;
wire \data_readRegB[0]~output_o ;
wire \data_readRegB[1]~output_o ;
wire \data_readRegB[2]~output_o ;
wire \data_readRegB[3]~output_o ;
wire \data_readRegB[4]~output_o ;
wire \data_readRegB[5]~output_o ;
wire \data_readRegB[6]~output_o ;
wire \data_readRegB[7]~output_o ;
wire \data_readRegB[8]~output_o ;
wire \data_readRegB[9]~output_o ;
wire \data_readRegB[10]~output_o ;
wire \data_readRegB[11]~output_o ;
wire \data_readRegB[12]~output_o ;
wire \data_readRegB[13]~output_o ;
wire \data_readRegB[14]~output_o ;
wire \data_readRegB[15]~output_o ;
wire \data_readRegB[16]~output_o ;
wire \data_readRegB[17]~output_o ;
wire \data_readRegB[18]~output_o ;
wire \data_readRegB[19]~output_o ;
wire \data_readRegB[20]~output_o ;
wire \data_readRegB[21]~output_o ;
wire \data_readRegB[22]~output_o ;
wire \data_readRegB[23]~output_o ;
wire \data_readRegB[24]~output_o ;
wire \data_readRegB[25]~output_o ;
wire \data_readRegB[26]~output_o ;
wire \data_readRegB[27]~output_o ;
wire \data_readRegB[28]~output_o ;
wire \data_readRegB[29]~output_o ;
wire \data_readRegB[30]~output_o ;
wire \data_readRegB[31]~output_o ;
wire \imem_clock~output_o ;
wire \dmem_clock~output_o ;
wire \processor_clock~output_o ;
wire \regfile_clock~output_o ;
wire \address_imem[0]~output_o ;
wire \address_imem[1]~output_o ;
wire \address_imem[2]~output_o ;
wire \address_imem[3]~output_o ;
wire \address_imem[4]~output_o ;
wire \address_imem[5]~output_o ;
wire \address_imem[6]~output_o ;
wire \address_imem[7]~output_o ;
wire \address_imem[8]~output_o ;
wire \address_imem[9]~output_o ;
wire \address_imem[10]~output_o ;
wire \address_imem[11]~output_o ;
wire \q_imem[0]~output_o ;
wire \q_imem[1]~output_o ;
wire \q_imem[2]~output_o ;
wire \q_imem[3]~output_o ;
wire \q_imem[4]~output_o ;
wire \q_imem[5]~output_o ;
wire \q_imem[6]~output_o ;
wire \q_imem[7]~output_o ;
wire \q_imem[8]~output_o ;
wire \q_imem[9]~output_o ;
wire \q_imem[10]~output_o ;
wire \q_imem[11]~output_o ;
wire \q_imem[12]~output_o ;
wire \q_imem[13]~output_o ;
wire \q_imem[14]~output_o ;
wire \q_imem[15]~output_o ;
wire \q_imem[16]~output_o ;
wire \q_imem[17]~output_o ;
wire \q_imem[18]~output_o ;
wire \q_imem[19]~output_o ;
wire \q_imem[20]~output_o ;
wire \q_imem[21]~output_o ;
wire \q_imem[22]~output_o ;
wire \q_imem[23]~output_o ;
wire \q_imem[24]~output_o ;
wire \q_imem[25]~output_o ;
wire \q_imem[26]~output_o ;
wire \q_imem[27]~output_o ;
wire \q_imem[28]~output_o ;
wire \q_imem[29]~output_o ;
wire \q_imem[30]~output_o ;
wire \q_imem[31]~output_o ;
wire \wren~output_o ;
wire \q_dmem[0]~output_o ;
wire \q_dmem[1]~output_o ;
wire \q_dmem[2]~output_o ;
wire \q_dmem[3]~output_o ;
wire \q_dmem[4]~output_o ;
wire \q_dmem[5]~output_o ;
wire \q_dmem[6]~output_o ;
wire \q_dmem[7]~output_o ;
wire \q_dmem[8]~output_o ;
wire \q_dmem[9]~output_o ;
wire \q_dmem[10]~output_o ;
wire \q_dmem[11]~output_o ;
wire \q_dmem[12]~output_o ;
wire \q_dmem[13]~output_o ;
wire \q_dmem[14]~output_o ;
wire \q_dmem[15]~output_o ;
wire \q_dmem[16]~output_o ;
wire \q_dmem[17]~output_o ;
wire \q_dmem[18]~output_o ;
wire \q_dmem[19]~output_o ;
wire \q_dmem[20]~output_o ;
wire \q_dmem[21]~output_o ;
wire \q_dmem[22]~output_o ;
wire \q_dmem[23]~output_o ;
wire \q_dmem[24]~output_o ;
wire \q_dmem[25]~output_o ;
wire \q_dmem[26]~output_o ;
wire \q_dmem[27]~output_o ;
wire \q_dmem[28]~output_o ;
wire \q_dmem[29]~output_o ;
wire \q_dmem[30]~output_o ;
wire \q_dmem[31]~output_o ;
wire \ctrl_writeEnable~output_o ;
wire \ctrl_writeReg[0]~output_o ;
wire \ctrl_writeReg[1]~output_o ;
wire \ctrl_writeReg[2]~output_o ;
wire \ctrl_writeReg[3]~output_o ;
wire \ctrl_writeReg[4]~output_o ;
wire \reg8[0]~output_o ;
wire \reg8[1]~output_o ;
wire \reg8[2]~output_o ;
wire \reg8[3]~output_o ;
wire \reg8[4]~output_o ;
wire \reg8[5]~output_o ;
wire \reg8[6]~output_o ;
wire \reg8[7]~output_o ;
wire \reg8[8]~output_o ;
wire \reg8[9]~output_o ;
wire \reg8[10]~output_o ;
wire \reg8[11]~output_o ;
wire \reg8[12]~output_o ;
wire \reg8[13]~output_o ;
wire \reg8[14]~output_o ;
wire \reg8[15]~output_o ;
wire \reg8[16]~output_o ;
wire \reg8[17]~output_o ;
wire \reg8[18]~output_o ;
wire \reg8[19]~output_o ;
wire \reg8[20]~output_o ;
wire \reg8[21]~output_o ;
wire \reg8[22]~output_o ;
wire \reg8[23]~output_o ;
wire \reg8[24]~output_o ;
wire \reg8[25]~output_o ;
wire \reg8[26]~output_o ;
wire \reg8[27]~output_o ;
wire \reg8[28]~output_o ;
wire \reg8[29]~output_o ;
wire \reg8[30]~output_o ;
wire \reg8[31]~output_o ;
wire \reg9[0]~output_o ;
wire \reg9[1]~output_o ;
wire \reg9[2]~output_o ;
wire \reg9[3]~output_o ;
wire \reg9[4]~output_o ;
wire \reg9[5]~output_o ;
wire \reg9[6]~output_o ;
wire \reg9[7]~output_o ;
wire \reg9[8]~output_o ;
wire \reg9[9]~output_o ;
wire \reg9[10]~output_o ;
wire \reg9[11]~output_o ;
wire \reg9[12]~output_o ;
wire \reg9[13]~output_o ;
wire \reg9[14]~output_o ;
wire \reg9[15]~output_o ;
wire \reg9[16]~output_o ;
wire \reg9[17]~output_o ;
wire \reg9[18]~output_o ;
wire \reg9[19]~output_o ;
wire \reg9[20]~output_o ;
wire \reg9[21]~output_o ;
wire \reg9[22]~output_o ;
wire \reg9[23]~output_o ;
wire \reg9[24]~output_o ;
wire \reg9[25]~output_o ;
wire \reg9[26]~output_o ;
wire \reg9[27]~output_o ;
wire \reg9[28]~output_o ;
wire \reg9[29]~output_o ;
wire \reg9[30]~output_o ;
wire \reg9[31]~output_o ;
wire \reg10[0]~output_o ;
wire \reg10[1]~output_o ;
wire \reg10[2]~output_o ;
wire \reg10[3]~output_o ;
wire \reg10[4]~output_o ;
wire \reg10[5]~output_o ;
wire \reg10[6]~output_o ;
wire \reg10[7]~output_o ;
wire \reg10[8]~output_o ;
wire \reg10[9]~output_o ;
wire \reg10[10]~output_o ;
wire \reg10[11]~output_o ;
wire \reg10[12]~output_o ;
wire \reg10[13]~output_o ;
wire \reg10[14]~output_o ;
wire \reg10[15]~output_o ;
wire \reg10[16]~output_o ;
wire \reg10[17]~output_o ;
wire \reg10[18]~output_o ;
wire \reg10[19]~output_o ;
wire \reg10[20]~output_o ;
wire \reg10[21]~output_o ;
wire \reg10[22]~output_o ;
wire \reg10[23]~output_o ;
wire \reg10[24]~output_o ;
wire \reg10[25]~output_o ;
wire \reg10[26]~output_o ;
wire \reg10[27]~output_o ;
wire \reg10[28]~output_o ;
wire \reg10[29]~output_o ;
wire \reg10[30]~output_o ;
wire \reg10[31]~output_o ;
wire \reg11[0]~output_o ;
wire \reg11[1]~output_o ;
wire \reg11[2]~output_o ;
wire \reg11[3]~output_o ;
wire \reg11[4]~output_o ;
wire \reg11[5]~output_o ;
wire \reg11[6]~output_o ;
wire \reg11[7]~output_o ;
wire \reg11[8]~output_o ;
wire \reg11[9]~output_o ;
wire \reg11[10]~output_o ;
wire \reg11[11]~output_o ;
wire \reg11[12]~output_o ;
wire \reg11[13]~output_o ;
wire \reg11[14]~output_o ;
wire \reg11[15]~output_o ;
wire \reg11[16]~output_o ;
wire \reg11[17]~output_o ;
wire \reg11[18]~output_o ;
wire \reg11[19]~output_o ;
wire \reg11[20]~output_o ;
wire \reg11[21]~output_o ;
wire \reg11[22]~output_o ;
wire \reg11[23]~output_o ;
wire \reg11[24]~output_o ;
wire \reg11[25]~output_o ;
wire \reg11[26]~output_o ;
wire \reg11[27]~output_o ;
wire \reg11[28]~output_o ;
wire \reg11[29]~output_o ;
wire \reg11[30]~output_o ;
wire \reg11[31]~output_o ;
wire \reg12[0]~output_o ;
wire \reg12[1]~output_o ;
wire \reg12[2]~output_o ;
wire \reg12[3]~output_o ;
wire \reg12[4]~output_o ;
wire \reg12[5]~output_o ;
wire \reg12[6]~output_o ;
wire \reg12[7]~output_o ;
wire \reg12[8]~output_o ;
wire \reg12[9]~output_o ;
wire \reg12[10]~output_o ;
wire \reg12[11]~output_o ;
wire \reg12[12]~output_o ;
wire \reg12[13]~output_o ;
wire \reg12[14]~output_o ;
wire \reg12[15]~output_o ;
wire \reg12[16]~output_o ;
wire \reg12[17]~output_o ;
wire \reg12[18]~output_o ;
wire \reg12[19]~output_o ;
wire \reg12[20]~output_o ;
wire \reg12[21]~output_o ;
wire \reg12[22]~output_o ;
wire \reg12[23]~output_o ;
wire \reg12[24]~output_o ;
wire \reg12[25]~output_o ;
wire \reg12[26]~output_o ;
wire \reg12[27]~output_o ;
wire \reg12[28]~output_o ;
wire \reg12[29]~output_o ;
wire \reg12[30]~output_o ;
wire \reg12[31]~output_o ;
wire \reg13[0]~output_o ;
wire \reg13[1]~output_o ;
wire \reg13[2]~output_o ;
wire \reg13[3]~output_o ;
wire \reg13[4]~output_o ;
wire \reg13[5]~output_o ;
wire \reg13[6]~output_o ;
wire \reg13[7]~output_o ;
wire \reg13[8]~output_o ;
wire \reg13[9]~output_o ;
wire \reg13[10]~output_o ;
wire \reg13[11]~output_o ;
wire \reg13[12]~output_o ;
wire \reg13[13]~output_o ;
wire \reg13[14]~output_o ;
wire \reg13[15]~output_o ;
wire \reg13[16]~output_o ;
wire \reg13[17]~output_o ;
wire \reg13[18]~output_o ;
wire \reg13[19]~output_o ;
wire \reg13[20]~output_o ;
wire \reg13[21]~output_o ;
wire \reg13[22]~output_o ;
wire \reg13[23]~output_o ;
wire \reg13[24]~output_o ;
wire \reg13[25]~output_o ;
wire \reg13[26]~output_o ;
wire \reg13[27]~output_o ;
wire \reg13[28]~output_o ;
wire \reg13[29]~output_o ;
wire \reg13[30]~output_o ;
wire \reg13[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \clock_div_4|r_reg[0]~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \clock_div_4|clk_track~0_combout ;
wire \clock_div_4|clk_track~feeder_combout ;
wire \clock_div_4|clk_track~q ;
wire \clock_div_4|clk_track~clkctrl_outclk ;
wire \my_processor|pc_reg|q[0]~33_combout ;
wire \my_processor|pc_reg|q[1]~11_combout ;
wire \my_processor|pc_reg|q[1]~12 ;
wire \my_processor|pc_reg|q[2]~13_combout ;
wire \my_processor|pc_reg|q[2]~14 ;
wire \my_processor|pc_reg|q[3]~15_combout ;
wire \my_processor|pc_reg|q[3]~16 ;
wire \my_processor|pc_reg|q[4]~17_combout ;
wire \my_processor|pc_reg|q[4]~18 ;
wire \my_processor|pc_reg|q[5]~19_combout ;
wire \my_processor|pc_reg|q[5]~20 ;
wire \my_processor|pc_reg|q[6]~21_combout ;
wire \my_processor|pc_reg|q[6]~22 ;
wire \my_processor|pc_reg|q[7]~23_combout ;
wire \my_processor|pc_reg|q[7]~24 ;
wire \my_processor|pc_reg|q[8]~25_combout ;
wire \my_processor|pc_reg|q[8]~26 ;
wire \my_processor|pc_reg|q[9]~27_combout ;
wire \my_processor|pc_reg|q[9]~28 ;
wire \my_processor|pc_reg|q[10]~29_combout ;
wire \my_processor|pc_reg|q[10]~30 ;
wire \my_processor|pc_reg|q[11]~31_combout ;
wire \my_processor|checker|isLw~0_combout ;
wire \my_processor|checker|isAddi~0_combout ;
wire \my_processor|ctrl_readRegA[4]~11_combout ;
wire \my_processor|checker|isI~combout ;
wire \my_processor|ctrl_readRegB[0]~0_combout ;
wire \my_processor|ctrl_readRegB[3]~2_combout ;
wire \my_processor|ctrl_readRegB[3]~3_combout ;
wire \my_processor|ctrl_readRegB[2]~6_combout ;
wire \my_processor|ctrl_readRegB[2]~7_combout ;
wire \my_processor|ctrl_readRegB[4]~4_combout ;
wire \my_processor|ctrl_readRegB[4]~5_combout ;
wire \my_regfile|data_readRegB[31]~27_combout ;
wire \my_processor|ctrl_readRegB[1]~1_combout ;
wire \my_regfile|bcb|bitcheck[11]~38_combout ;
wire \my_regfile|data_readRegB[31]~25_combout ;
wire \my_regfile|bcb|bitcheck[27]~18_combout ;
wire \my_regfile|bcb|bitcheck[31]~23_combout ;
wire \my_regfile|bcb|bitcheck[3]~30_combout ;
wire \my_regfile|data_readRegB[31]~24_combout ;
wire \my_regfile|bcb|bitcheck[19]~10_combout ;
wire \my_regfile|bcb|bitcheck[23]~15_combout ;
wire \my_regfile|bcb|bitcheck[7]~33_combout ;
wire \my_regfile|data_readRegB[31]~23_combout ;
wire \my_regfile|data_readRegB[31]~26_combout ;
wire \my_regfile|data_readRegB[31]~28_combout ;
wire \my_regfile|bcb|bitcheck[15]~4_combout ;
wire \my_regfile|bcb|bitcheck[12]~5_combout ;
wire \my_processor|checker|isSw~0_combout ;
wire \my_processor|data_writeReg[31]~55_combout ;
wire \my_processor|data_writeReg[2]~20_combout ;
wire \my_processor|checker|isALU~0_combout ;
wire \my_processor|checker|isAddi~1_combout ;
wire \my_processor|ALUOper|Selector0~8_combout ;
wire \my_processor|ALUOper|Selector0~13_combout ;
wire \my_processor|ALUOper|ShiftLeft0~6_combout ;
wire \my_processor|data_writeReg[1]~21_combout ;
wire \my_processor|aulOper[0]~0_combout ;
wire \my_regfile|bcb|bitcheck[25]~2_combout ;
wire \my_regfile|bcb|bitcheck[9]~3_combout ;
wire \my_regfile|bcb|bitcheck[11]~0_combout ;
wire \my_regfile|bcb|bitcheck[10]~1_combout ;
wire \my_processor|checker|isLw~combout ;
wire \my_processor|ctrl_readRegA[2]~5_combout ;
wire \my_processor|ctrl_readRegA[2]~6_combout ;
wire \my_processor|ctrl_readRegA[3]~7_combout ;
wire \my_processor|ctrl_readRegA[3]~8_combout ;
wire \my_processor|ctrl_readRegA[4]~1_combout ;
wire \my_processor|ctrl_readRegA[4]~2_combout ;
wire \my_regfile|bca|bitcheck[27]~30_combout ;
wire \my_regfile|bca|bitcheck[31]~36_combout ;
wire \my_regfile|bca|bitcheck[3]~17_combout ;
wire \my_regfile|data_readRegA[31]~25_combout ;
wire \my_regfile|bca|bitcheck[11]~43_combout ;
wire \my_processor|ctrl_readRegA[0]~3_combout ;
wire \my_processor|ctrl_readRegA[0]~4_combout ;
wire \my_processor|ctrl_readRegA[1]~9_combout ;
wire \my_processor|ctrl_readRegA[1]~10_combout ;
wire \my_regfile|data_readRegA[31]~26_combout ;
wire \my_regfile|bca|bitcheck[23]~25_combout ;
wire \my_regfile|bca|bitcheck[23]~26_combout ;
wire \my_regfile|bca|bitcheck[23]~27_combout ;
wire \my_regfile|bca|bitcheck[19]~14_combout ;
wire \my_regfile|bca|bitcheck[7]~18_combout ;
wire \my_regfile|data_readRegA[31]~24_combout ;
wire \my_regfile|data_readRegA[31]~27_combout ;
wire \my_regfile|bca|bitcheck[25]~42_combout ;
wire \my_regfile|data_readRegA[31]~23_combout ;
wire \my_regfile|data_readRegA[31]~719_combout ;
wire \my_processor|checker|isDmem~0_combout ;
wire \my_processor|address_dmem[0]~12_combout ;
wire \my_regfile|bcb|bitcheck[15]~12_combout ;
wire \my_regfile|bca|bitcheck[9]~6_combout ;
wire \my_regfile|bca|bitcheck[9]~7_combout ;
wire \my_processor|ctrl_readRegA[4]~0_combout ;
wire \my_processor|ctrl_writeReg[1]~2_combout ;
wire \my_processor|ctrl_writeReg[0]~1_combout ;
wire \my_regfile|bcw|bitcheck[8]~8_combout ;
wire \my_processor|checker|isWriteReg~0_combout ;
wire \my_regfile|bcw|bitcheck[8]~9_combout ;
wire \my_processor|ctrl_writeReg[2]~3_combout ;
wire \my_regfile|bcw|bitcheck[9]~10_combout ;
wire \my_regfile|bcw|bitcheck[10]~11_combout ;
wire \my_regfile|bca|bitcheck[11]~4_combout ;
wire \my_regfile|bca|bitcheck[10]~5_combout ;
wire \my_regfile|data_readRegA[0]~672_combout ;
wire \my_regfile|bcw|bitcheck[15]~16_combout ;
wire \my_regfile|bca|bitcheck[15]~8_combout ;
wire \my_regfile|bca|bitcheck[15]~16_combout ;
wire \my_regfile|bcw|bitcheck[16]~0_combout ;
wire \my_regfile|bcw|bitcheck[16]~1_combout ;
wire \my_regfile|bcw|bitcheck[16]~17_combout ;
wire \my_regfile|bca|bitcheck[16]~15_combout ;
wire \my_regfile|data_readRegA[0]~675_combout ;
wire \my_regfile|bca|bitcheck[12]~9_combout ;
wire \my_regfile|bcw|bitcheck[11]~12_combout ;
wire \my_regfile|bca|bitcheck[11]~10_combout ;
wire \my_regfile|data_readRegA[0]~673_combout ;
wire \my_regfile|bcw|bitcheck[13]~14_combout ;
wire \my_regfile|regWriteCheck_loop[14].dffei|q[0]~feeder_combout ;
wire \my_regfile|bcw|bitcheck[14]~15_combout ;
wire \my_regfile|bca|bitcheck[13]~12_combout ;
wire \my_regfile|bca|bitcheck[13]~13_combout ;
wire \my_regfile|bca|bitcheck[14]~11_combout ;
wire \my_regfile|data_readRegA[0]~674_combout ;
wire \my_regfile|data_readRegA[0]~676_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[0]~feeder_combout ;
wire \my_regfile|bcw|bitcheck[18]~29_combout ;
wire \my_regfile|bcw|bitcheck[18]~30_combout ;
wire \my_regfile|bcw|bitcheck[22]~33_combout ;
wire \my_regfile|bca|bitcheck[20]~28_combout ;
wire \my_regfile|bca|bitcheck[22]~29_combout ;
wire \my_regfile|regWriteCheck_loop[20].dffei|q[0]~feeder_combout ;
wire \my_regfile|bcw|bitcheck[20]~32_combout ;
wire \my_regfile|data_readRegA[0]~678_combout ;
wire \my_regfile|bcw|bitcheck[19]~26_combout ;
wire \my_regfile|bcw|bitcheck[19]~27_combout ;
wire \my_regfile|bcw|bitcheck[23]~34_combout ;
wire \my_regfile|bca|bitcheck[24]~31_combout ;
wire \my_regfile|bcw|bitcheck[24]~35_combout ;
wire \my_regfile|bcw|bitcheck[24]~36_combout ;
wire \my_regfile|bcw|bitcheck[24]~37_combout ;
wire \my_regfile|bca|bitcheck[23]~32_combout ;
wire \my_regfile|data_readRegA[0]~679_combout ;
wire \my_regfile|bca|bitcheck[18]~23_combout ;
wire \my_regfile|bca|bitcheck[19]~24_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[0]~feeder_combout ;
wire \my_regfile|bcw|bitcheck[18]~31_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[0]~feeder_combout ;
wire \my_regfile|bcw|bitcheck[19]~28_combout ;
wire \my_regfile|data_readRegA[0]~677_combout ;
wire \my_regfile|bca|bitcheck[25]~34_combout ;
wire \my_regfile|bca|bitcheck[25]~35_combout ;
wire \my_regfile|bcw|bitcheck[25]~38_combout ;
wire \my_regfile|bcw|bitcheck[26]~39_combout ;
wire \my_regfile|bcw|bitcheck[26]~40_combout ;
wire \my_regfile|bcw|bitcheck[26]~41_combout ;
wire \my_regfile|bca|bitcheck[26]~33_combout ;
wire \my_regfile|data_readRegA[0]~680_combout ;
wire \my_regfile|data_readRegA[0]~681_combout ;
wire \my_regfile|bcw|bitcheck[31]~46_combout ;
wire \my_regfile|bca|bitcheck[31]~41_combout ;
wire \my_regfile|regWriteCheck_loop[27].dffei|q[0]~feeder_combout ;
wire \my_regfile|bcw|bitcheck[27]~42_combout ;
wire \my_regfile|bca|bitcheck[27]~38_combout ;
wire \my_regfile|bcw|bitcheck[28]~43_combout ;
wire \my_regfile|bca|bitcheck[28]~37_combout ;
wire \my_regfile|data_readRegA[0]~682_combout ;
wire \my_regfile|bca|bitcheck[5]~1_combout ;
wire \my_regfile|bca|bitcheck[29]~40_combout ;
wire \my_regfile|bca|bitcheck[30]~39_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[0]~feeder_combout ;
wire \my_regfile|bcw|bitcheck[30]~45_combout ;
wire \my_regfile|bcw|bitcheck[29]~44_combout ;
wire \my_regfile|data_readRegA[0]~683_combout ;
wire \my_regfile|data_readRegA[0]~684_combout ;
wire \my_regfile|bcw|bitcheck[1]~3_combout ;
wire \my_regfile|bcw|bitcheck[1]~4_combout ;
wire \my_regfile|bcw|bitcheck[3]~24_combout ;
wire \my_regfile|data_readRegA[0]~667_combout ;
wire \my_regfile|bca|bitcheck[0]~44_combout ;
wire \my_regfile|bcw|bitcheck[4]~18_combout ;
wire \my_regfile|bcw|bitcheck[4]~19_combout ;
wire \my_regfile|bcw|bitcheck[2]~25_combout ;
wire \my_regfile|bca|bitcheck[2]~45_combout ;
wire \my_regfile|data_readRegA[0]~668_combout ;
wire \my_regfile|regWriteCheck_loop[7].dffei|q[0]~feeder_combout ;
wire \my_regfile|bcw|bitcheck[7]~22_combout ;
wire \my_regfile|bca|bitcheck[7]~22_combout ;
wire \my_regfile|bcw|bitcheck[8]~23_combout ;
wire \my_regfile|bca|bitcheck[8]~21_combout ;
wire \my_regfile|data_readRegA[0]~670_combout ;
wire \my_regfile|bcw|bitcheck[4]~20_combout ;
wire \my_regfile|bca|bitcheck[4]~19_combout ;
wire \my_regfile|bcw|bitcheck[6]~21_combout ;
wire \my_regfile|bca|bitcheck[6]~20_combout ;
wire \my_regfile|data_readRegA[0]~669_combout ;
wire \my_regfile|bca|bitcheck[21]~2_combout ;
wire \my_regfile|bcw|bitcheck[5]~6_combout ;
wire \my_regfile|data_readRegA[0]~665_combout ;
wire \my_regfile|bcw|bitcheck[21]~7_combout ;
wire \my_regfile|regWriteCheck_loop[17].dffei|q[0]~feeder_combout ;
wire \my_regfile|bcw|bitcheck[17]~2_combout ;
wire \my_regfile|bcw|bitcheck[1]~5_combout ;
wire \my_regfile|bca|bitcheck[17]~0_combout ;
wire \my_regfile|data_readRegA[0]~664_combout ;
wire \my_regfile|data_readRegA[0]~666_combout ;
wire \my_regfile|data_readRegA[0]~671_combout ;
wire \my_regfile|data_readRegA[0]~685_combout ;
wire \my_processor|data[0]~32_combout ;
wire \my_regfile|regWriteCheck_loop[3].dffei|q[2]~feeder_combout ;
wire \my_regfile|data_readRegA[2]~623_combout ;
wire \my_regfile|data_readRegA[2]~624_combout ;
wire \my_regfile|data_readRegA[2]~625_combout ;
wire \my_regfile|data_readRegA[2]~621_combout ;
wire \my_regfile|data_readRegA[2]~620_combout ;
wire \my_regfile|data_readRegA[2]~622_combout ;
wire \my_regfile|data_readRegA[2]~626_combout ;
wire \my_regfile|data_readRegA[2]~627_combout ;
wire \my_regfile|bcw|bitcheck[12]~13_combout ;
wire \my_regfile|data_readRegA[2]~629_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[14].dffei|q[2]~feeder_combout ;
wire \my_regfile|data_readRegA[2]~630_combout ;
wire \my_regfile|data_readRegA[2]~631_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[2]~feeder_combout ;
wire \my_regfile|data_readRegA[2]~628_combout ;
wire \my_regfile|data_readRegA[2]~632_combout ;
wire \my_regfile|data_readRegA[2]~635_combout ;
wire \my_regfile|data_readRegA[2]~636_combout ;
wire \my_regfile|data_readRegA[2]~634_combout ;
wire \my_regfile|data_readRegA[2]~633_combout ;
wire \my_regfile|data_readRegA[2]~637_combout ;
wire \my_regfile|data_readRegA[2]~638_combout ;
wire \my_regfile|data_readRegA[2]~639_combout ;
wire \my_regfile|data_readRegA[2]~640_combout ;
wire \my_regfile|data_readRegA[2]~641_combout ;
wire \my_processor|data[2]~34_combout ;
wire \my_regfile|bcb|bitcheck[11]~6_combout ;
wire \my_regfile|data_readRegA[4]~585_combout ;
wire \my_regfile|data_readRegA[4]~584_combout ;
wire \my_regfile|data_readRegA[4]~586_combout ;
wire \my_regfile|data_readRegA[4]~587_combout ;
wire \my_regfile|data_readRegA[4]~588_combout ;
wire \my_regfile|data_readRegA[4]~592_combout ;
wire \my_regfile|data_readRegA[4]~590_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[4]~feeder_combout ;
wire \my_regfile|data_readRegA[4]~589_combout ;
wire \my_regfile|data_readRegA[4]~591_combout ;
wire \my_regfile|data_readRegA[4]~593_combout ;
wire \my_regfile|bca|bitcheck[3]~46_combout ;
wire \my_regfile|data_readRegA[4]~579_combout ;
wire \my_regfile|data_readRegA[4]~580_combout ;
wire \my_regfile|data_readRegA[4]~582_combout ;
wire \my_regfile|data_readRegA[4]~581_combout ;
wire \my_regfile|data_readRegA[4]~577_combout ;
wire \my_regfile|data_readRegA[4]~576_combout ;
wire \my_regfile|data_readRegA[4]~578_combout ;
wire \my_regfile|data_readRegA[4]~583_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[4]~feeder_combout ;
wire \my_regfile|data_readRegA[4]~595_combout ;
wire \my_regfile|data_readRegA[4]~594_combout ;
wire \my_regfile|data_readRegA[4]~596_combout ;
wire \my_regfile|data_readRegA[4]~597_combout ;
wire \my_processor|dataA[4]~80_combout ;
wire \my_processor|dataA[4]~81_combout ;
wire \my_processor|dataB[3]~28_combout ;
wire \my_processor|dataB[2]~29_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegA[1]~650_combout ;
wire \my_regfile|data_readRegA[1]~653_combout ;
wire \my_regfile|data_readRegA[1]~651_combout ;
wire \my_regfile|data_readRegA[1]~652_combout ;
wire \my_regfile|data_readRegA[1]~654_combout ;
wire \my_regfile|regWriteCheck_loop[31].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegA[1]~660_combout ;
wire \my_regfile|data_readRegA[1]~661_combout ;
wire \my_regfile|data_readRegA[1]~662_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegA[1]~656_combout ;
wire \my_regfile|data_readRegA[1]~658_combout ;
wire \my_regfile|data_readRegA[1]~655_combout ;
wire \my_regfile|data_readRegA[1]~657_combout ;
wire \my_regfile|data_readRegA[1]~659_combout ;
wire \my_regfile|regWriteCheck_loop[2].dffei|q[1]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[3].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegA[1]~645_combout ;
wire \my_regfile|data_readRegA[1]~646_combout ;
wire \my_regfile|regWriteCheck_loop[8].dffei|q[1]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[7].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegA[1]~648_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegA[1]~647_combout ;
wire \my_regfile|data_readRegA[1]~643_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegA[1]~642_combout ;
wire \my_regfile|data_readRegA[1]~644_combout ;
wire \my_regfile|data_readRegA[1]~649_combout ;
wire \my_regfile|data_readRegA[1]~663_combout ;
wire \my_processor|dataA[1]~86_combout ;
wire \my_processor|dataA[1]~87_combout ;
wire \my_processor|dataB[0]~31_combout ;
wire \my_processor|ALUOper|Add0~1 ;
wire \my_processor|ALUOper|Add0~3 ;
wire \my_processor|ALUOper|Add0~5 ;
wire \my_processor|ALUOper|Add0~7 ;
wire \my_processor|ALUOper|Add0~8_combout ;
wire \my_processor|data[4]~36_combout ;
wire \my_processor|data_writeReg[2]~60_combout ;
wire \my_regfile|data_readRegA[5]~573_combout ;
wire \my_regfile|data_readRegA[5]~572_combout ;
wire \my_regfile|data_readRegA[5]~574_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[5]~feeder_combout ;
wire \my_regfile|data_readRegA[5]~562_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[5]~feeder_combout ;
wire \my_regfile|data_readRegA[5]~564_combout ;
wire \my_regfile|data_readRegA[5]~565_combout ;
wire \my_regfile|data_readRegA[5]~563_combout ;
wire \my_regfile|data_readRegA[5]~566_combout ;
wire \my_regfile|data_readRegA[5]~567_combout ;
wire \my_regfile|data_readRegA[5]~569_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[5]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[20].dffei|q[5]~feeder_combout ;
wire \my_regfile|data_readRegA[5]~568_combout ;
wire \my_regfile|data_readRegA[5]~570_combout ;
wire \my_regfile|data_readRegA[5]~571_combout ;
wire \my_regfile|data_readRegA[5]~559_combout ;
wire \my_regfile|data_readRegA[5]~560_combout ;
wire \my_regfile|regWriteCheck_loop[2].dffei|q[5]~feeder_combout ;
wire \my_regfile|data_readRegA[5]~557_combout ;
wire \my_regfile|data_readRegA[5]~558_combout ;
wire \my_regfile|regWriteCheck_loop[17].dffei|q[5]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder_combout ;
wire \my_regfile|data_readRegA[5]~554_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[5]~feeder_combout ;
wire \my_regfile|data_readRegA[5]~555_combout ;
wire \my_regfile|data_readRegA[5]~556_combout ;
wire \my_regfile|data_readRegA[5]~561_combout ;
wire \my_regfile|data_readRegA[5]~575_combout ;
wire \my_processor|dataA[5]~115_combout ;
wire \my_processor|dataA[5]~79_combout ;
wire \my_processor|ALUOper|ShiftLeft0~56_combout ;
wire \my_processor|ALUOper|ShiftLeft0~34_combout ;
wire \my_processor|ALUOper|ShiftLeft0~57_combout ;
wire \my_processor|ALUOper|ShiftLeft0~58_combout ;
wire \my_processor|ALUOper|ShiftLeft0~102_combout ;
wire \my_processor|aulOper[1]~1_combout ;
wire \my_processor|data_writeReg[4]~66_combout ;
wire \my_processor|data_writeReg[4]~236_combout ;
wire \my_processor|ALUOper|Add1~1 ;
wire \my_processor|ALUOper|Add1~3 ;
wire \my_processor|ALUOper|Add1~5 ;
wire \my_processor|ALUOper|Add1~7 ;
wire \my_processor|ALUOper|Add1~9 ;
wire \my_processor|ALUOper|Add1~10_combout ;
wire \my_processor|data_writeReg[5]~252_combout ;
wire \my_processor|data_writeReg[5]~253_combout ;
wire \my_processor|data_writeReg[2]~69_combout ;
wire \my_processor|data_writeReg[2]~70_combout ;
wire \my_processor|data_writeReg[29]~305_combout ;
wire \my_processor|ALUOper|Add0~9 ;
wire \my_processor|ALUOper|Add0~10_combout ;
wire \my_processor|ALUOper|ShiftLeft0~32_combout ;
wire \my_processor|ALUOper|ShiftLeft0~33_combout ;
wire \my_processor|ALUOper|ShiftLeft0~18_combout ;
wire \my_processor|ALUOper|ShiftLeft0~35_combout ;
wire \my_processor|ALUOper|ShiftLeft0~101_combout ;
wire \my_processor|dataB[6]~25_combout ;
wire \my_processor|ALUOper|Add1~11 ;
wire \my_processor|ALUOper|Add1~12_combout ;
wire \my_processor|data_writeReg[6]~245_combout ;
wire \my_processor|data_writeReg[6]~246_combout ;
wire \my_regfile|bcb|bitcheck[30]~26_combout ;
wire \my_regfile|data_readRegA[7]~530_combout ;
wire \my_regfile|data_readRegA[7]~531_combout ;
wire \my_regfile|data_readRegA[7]~532_combout ;
wire \my_regfile|data_readRegA[7]~526_combout ;
wire \my_regfile|data_readRegA[7]~525_combout ;
wire \my_regfile|data_readRegA[7]~528_combout ;
wire \my_regfile|data_readRegA[7]~527_combout ;
wire \my_regfile|data_readRegA[7]~529_combout ;
wire \my_regfile|bca|bitcheck[5]~3_combout ;
wire \my_regfile|data_readRegA[7]~514_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[7]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[17].dffei|q[7]~feeder_combout ;
wire \my_regfile|data_readRegA[7]~513_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[7]~feeder_combout ;
wire \my_regfile|data_readRegA[7]~520_combout ;
wire \my_regfile|data_readRegA[7]~521_combout ;
wire \my_regfile|regWriteCheck_loop[2].dffei|q[7]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[3].dffei|q[7]~feeder_combout ;
wire \my_regfile|data_readRegA[7]~522_combout ;
wire \my_regfile|data_readRegA[7]~523_combout ;
wire \my_regfile|data_readRegA[7]~517_combout ;
wire \my_regfile|data_readRegA[7]~516_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[7]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[7]~feeder_combout ;
wire \my_regfile|data_readRegA[7]~515_combout ;
wire \my_regfile|data_readRegA[7]~518_combout ;
wire \my_regfile|data_readRegA[7]~519_combout ;
wire \my_regfile|data_readRegA[7]~524_combout ;
wire \my_regfile|data_readRegA[7]~533_combout ;
wire \my_processor|dataA[7]~114_combout ;
wire \my_processor|dataA[7]~76_combout ;
wire \my_processor|ALUOper|Add1~13 ;
wire \my_processor|ALUOper|Add1~14_combout ;
wire \my_processor|ALUOper|ShiftLeft0~19_combout ;
wire \my_processor|ALUOper|ShiftLeft0~20_combout ;
wire \my_processor|ALUOper|ShiftLeft0~22_combout ;
wire \my_processor|ALUOper|ShiftLeft0~21_combout ;
wire \my_processor|ALUOper|ShiftLeft0~89_combout ;
wire \my_processor|ALUOper|ShiftLeft0~100_combout ;
wire \my_processor|data_writeReg[7]~237_combout ;
wire \my_processor|data_writeReg[7]~238_combout ;
wire \my_processor|ALUOper|Add0~11 ;
wire \my_processor|ALUOper|Add0~13 ;
wire \my_processor|ALUOper|Add0~14_combout ;
wire \my_regfile|data_readRegA[6]~551_combout ;
wire \my_regfile|regWriteCheck_loop[29].dffei|q[6]~feeder_combout ;
wire \my_regfile|data_readRegA[6]~552_combout ;
wire \my_regfile|data_readRegA[6]~553_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[6]~feeder_combout ;
wire \my_regfile|data_readRegA[6]~548_combout ;
wire \my_regfile|data_readRegA[6]~546_combout ;
wire \my_regfile|data_readRegA[6]~547_combout ;
wire \my_regfile|data_readRegA[6]~549_combout ;
wire \my_regfile|data_readRegA[6]~550_combout ;
wire \my_regfile|regWriteCheck_loop[2].dffei|q[6]~feeder_combout ;
wire \my_regfile|data_readRegA[6]~543_combout ;
wire \my_regfile|data_readRegA[6]~541_combout ;
wire \my_regfile|data_readRegA[6]~542_combout ;
wire \my_regfile|data_readRegA[6]~544_combout ;
wire \my_regfile|data_readRegA[6]~535_combout ;
wire \my_regfile|data_readRegA[6]~534_combout ;
wire \my_regfile|data_readRegA[6]~537_combout ;
wire \my_regfile|data_readRegA[6]~536_combout ;
wire \my_regfile|data_readRegA[6]~538_combout ;
wire \my_regfile|data_readRegA[6]~539_combout ;
wire \my_regfile|data_readRegA[6]~540_combout ;
wire \my_regfile|data_readRegA[6]~545_combout ;
wire \my_processor|data[6]~38_combout ;
wire \my_regfile|data_readRegA[8]~505_combout ;
wire \my_regfile|data_readRegA[8]~507_combout ;
wire \my_regfile|data_readRegA[8]~506_combout ;
wire \my_regfile|data_readRegA[8]~504_combout ;
wire \my_regfile|data_readRegA[8]~508_combout ;
wire \my_regfile|data_readRegA[8]~510_combout ;
wire \my_regfile|data_readRegA[8]~509_combout ;
wire \my_regfile|data_readRegA[8]~511_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[8]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[8]~feeder_combout ;
wire \my_regfile|data_readRegA[8]~493_combout ;
wire \my_regfile|regWriteCheck_loop[17].dffei|q[8]~feeder_combout ;
wire \my_regfile|data_readRegA[8]~492_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[8]~feeder_combout ;
wire \my_regfile|data_readRegA[8]~494_combout ;
wire \my_regfile|data_readRegA[8]~495_combout ;
wire \my_regfile|data_readRegA[8]~496_combout ;
wire \my_regfile|data_readRegA[8]~497_combout ;
wire \my_regfile|data_readRegA[8]~498_combout ;
wire \my_regfile|data_readRegA[8]~500_combout ;
wire \my_regfile|data_readRegA[8]~499_combout ;
wire \my_regfile|data_readRegA[8]~501_combout ;
wire \my_regfile|data_readRegA[8]~502_combout ;
wire \my_regfile|data_readRegA[8]~503_combout ;
wire \my_processor|data[8]~40_combout ;
wire \my_regfile|bcb|bitcheck[4]~34_combout ;
wire \my_regfile|bcb|bitcheck[6]~35_combout ;
wire \my_processor|data_writeReg[2]~304_combout ;
wire \my_regfile|bcb|bitcheck[31]~28_combout ;
wire \my_regfile|bcb|bitcheck[28]~24_combout ;
wire \my_regfile|bcb|bitcheck[27]~25_combout ;
wire \my_regfile|data_readRegB[10]~473_combout ;
wire \my_regfile|bcb|bitcheck[5]~8_combout ;
wire \my_regfile|bcb|bitcheck[29]~27_combout ;
wire \my_regfile|data_readRegB[10]~474_combout ;
wire \my_regfile|data_readRegB[10]~475_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[10]~feeder_combout ;
wire \my_regfile|bcb|bitcheck[24]~19_combout ;
wire \my_regfile|bcb|bitcheck[23]~20_combout ;
wire \my_regfile|data_readRegB[10]~470_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[10]~feeder_combout ;
wire \my_regfile|bcb|bitcheck[18]~13_combout ;
wire \my_regfile|bcb|bitcheck[19]~14_combout ;
wire \my_regfile|data_readRegB[10]~468_combout ;
wire \my_regfile|bcb|bitcheck[26]~21_combout ;
wire \my_regfile|bcb|bitcheck[25]~22_combout ;
wire \my_regfile|data_readRegB[10]~471_combout ;
wire \my_regfile|bcb|bitcheck[22]~17_combout ;
wire \my_regfile|bcb|bitcheck[20]~16_combout ;
wire \my_regfile|data_readRegB[10]~469_combout ;
wire \my_regfile|data_readRegB[10]~472_combout ;
wire \my_regfile|bcb|bitcheck[8]~36_combout ;
wire \my_regfile|bcb|bitcheck[7]~37_combout ;
wire \my_regfile|data_readRegB[10]~461_combout ;
wire \my_regfile|data_readRegB[10]~462_combout ;
wire \my_regfile|bcb|bitcheck[14]~7_combout ;
wire \my_regfile|bcb|bitcheck[13]~9_combout ;
wire \my_regfile|data_readRegB[10]~464_combout ;
wire \my_regfile|bcb|bitcheck[16]~11_combout ;
wire \my_regfile|data_readRegB[10]~465_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[10]~feeder_combout ;
wire \my_regfile|data_readRegB[10]~463_combout ;
wire \my_regfile|data_readRegB[10]~466_combout ;
wire \my_regfile|regWriteCheck_loop[4].dffei|q[10]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[10]~feeder_combout ;
wire \my_regfile|data_readRegB[10]~460_combout ;
wire \my_regfile|data_readRegB[10]~458_combout ;
wire \my_regfile|bcb|bitcheck[3]~31_combout ;
wire \my_regfile|bcb|bitcheck[21]~42_combout ;
wire \my_regfile|data_readRegB[10]~456_combout ;
wire \my_regfile|bcb|bitcheck[17]~32_combout ;
wire \my_regfile|data_readRegB[10]~455_combout ;
wire \my_regfile|data_readRegB[10]~457_combout ;
wire \my_regfile|data_readRegB[10]~459_combout ;
wire \my_regfile|data_readRegB[10]~467_combout ;
wire \my_regfile|data_readRegB[10]~476_combout ;
wire \my_processor|dataB[10]~21_combout ;
wire \my_regfile|data_readRegA[10]~465_combout ;
wire \my_regfile|data_readRegA[10]~463_combout ;
wire \my_regfile|data_readRegA[10]~464_combout ;
wire \my_regfile|data_readRegA[10]~462_combout ;
wire \my_regfile|data_readRegA[10]~466_combout ;
wire \my_regfile|data_readRegA[10]~451_combout ;
wire \my_regfile|data_readRegA[10]~450_combout ;
wire \my_regfile|data_readRegA[10]~457_combout ;
wire \my_regfile|data_readRegA[10]~459_combout ;
wire \my_regfile|data_readRegA[10]~458_combout ;
wire \my_regfile|data_readRegA[10]~460_combout ;
wire \my_regfile|data_readRegA[10]~452_combout ;
wire \my_regfile|data_readRegA[10]~453_combout ;
wire \my_regfile|data_readRegA[10]~455_combout ;
wire \my_regfile|data_readRegA[10]~454_combout ;
wire \my_regfile|data_readRegA[10]~456_combout ;
wire \my_regfile|data_readRegA[10]~461_combout ;
wire \my_regfile|data_readRegA[10]~470_combout ;
wire \my_processor|dataA[10]~111_combout ;
wire \my_processor|dataA[10]~73_combout ;
wire \my_processor|dataB[9]~22_combout ;
wire \my_regfile|data_readRegA[8]~512_combout ;
wire \my_processor|dataA[8]~113_combout ;
wire \my_processor|dataA[8]~75_combout ;
wire \my_processor|getDmemAddr|Add0~1 ;
wire \my_processor|getDmemAddr|Add0~3 ;
wire \my_processor|getDmemAddr|Add0~5 ;
wire \my_processor|getDmemAddr|Add0~7 ;
wire \my_processor|getDmemAddr|Add0~9 ;
wire \my_processor|getDmemAddr|Add0~11 ;
wire \my_processor|getDmemAddr|Add0~13 ;
wire \my_processor|getDmemAddr|Add0~15 ;
wire \my_processor|getDmemAddr|Add0~17 ;
wire \my_processor|getDmemAddr|Add0~19 ;
wire \my_processor|getDmemAddr|Add0~20_combout ;
wire \my_processor|address_dmem[10]~22_combout ;
wire \my_regfile|data_readRegB[11]~449_combout ;
wire \my_regfile|data_readRegB[11]~448_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[11]~feeder_combout ;
wire \my_regfile|data_readRegB[11]~447_combout ;
wire \my_regfile|data_readRegB[11]~446_combout ;
wire \my_regfile|data_readRegB[11]~450_combout ;
wire \my_regfile|data_readRegB[11]~452_combout ;
wire \my_regfile|data_readRegB[11]~451_combout ;
wire \my_regfile|data_readRegB[11]~453_combout ;
wire \my_regfile|data_readRegB[11]~439_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[11]~feeder_combout ;
wire \my_regfile|data_readRegB[11]~438_combout ;
wire \my_regfile|data_readRegB[11]~440_combout ;
wire \my_regfile|data_readRegB[11]~443_combout ;
wire \my_regfile|data_readRegB[11]~442_combout ;
wire \my_regfile|regWriteCheck_loop[11].dffei|q[11]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[11]~feeder_combout ;
wire \my_regfile|data_readRegB[11]~441_combout ;
wire \my_regfile|data_readRegB[11]~444_combout ;
wire \my_regfile|data_readRegB[11]~436_combout ;
wire \my_regfile|data_readRegB[11]~433_combout ;
wire \my_regfile|data_readRegB[11]~434_combout ;
wire \my_regfile|bcb|bitcheck[5]~39_combout ;
wire \my_regfile|data_readRegB[11]~435_combout ;
wire \my_regfile|data_readRegB[11]~437_combout ;
wire \my_regfile|data_readRegB[11]~445_combout ;
wire \my_regfile|data_readRegB[11]~454_combout ;
wire \my_processor|dataB[11]~20_combout ;
wire \my_processor|getDmemAddr|Add0~21 ;
wire \my_processor|getDmemAddr|Add0~22_combout ;
wire \my_processor|address_dmem[11]~23_combout ;
wire \my_regfile|data_readRegA[9]~484_combout ;
wire \my_regfile|data_readRegA[9]~486_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[9]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[9]~feeder_combout ;
wire \my_regfile|data_readRegA[9]~483_combout ;
wire \my_regfile|data_readRegA[9]~485_combout ;
wire \my_regfile|data_readRegA[9]~487_combout ;
wire \my_regfile|data_readRegA[9]~480_combout ;
wire \my_regfile|data_readRegA[9]~479_combout ;
wire \my_regfile|data_readRegA[9]~478_combout ;
wire \my_regfile|data_readRegA[9]~481_combout ;
wire \my_regfile|data_readRegA[9]~471_combout ;
wire \my_regfile|data_readRegA[9]~472_combout ;
wire \my_regfile|data_readRegA[9]~475_combout ;
wire \my_regfile|data_readRegA[9]~473_combout ;
wire \my_regfile|data_readRegA[9]~476_combout ;
wire \my_regfile|data_readRegA[9]~474_combout ;
wire \my_regfile|data_readRegA[9]~477_combout ;
wire \my_regfile|data_readRegA[9]~482_combout ;
wire \my_regfile|data_readRegA[9]~488_combout ;
wire \my_regfile|regWriteCheck_loop[31].dffei|q[9]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[9]~feeder_combout ;
wire \my_regfile|data_readRegA[9]~489_combout ;
wire \my_regfile|data_readRegA[9]~490_combout ;
wire \my_processor|data[9]~41_combout ;
wire \my_processor|ALUOper|Add0~15 ;
wire \my_processor|ALUOper|Add0~17 ;
wire \my_processor|ALUOper|Add0~18_combout ;
wire \my_processor|ALUOper|Add1~15 ;
wire \my_processor|ALUOper|Add1~17 ;
wire \my_processor|ALUOper|Add1~18_combout ;
wire \my_regfile|data_readRegA[13]~404_combout ;
wire \my_regfile|data_readRegA[13]~405_combout ;
wire \my_regfile|data_readRegA[13]~406_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[13]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[13]~feeder_combout ;
wire \my_regfile|data_readRegA[13]~388_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[13]~feeder_combout ;
wire \my_regfile|data_readRegA[13]~387_combout ;
wire \my_regfile|data_readRegA[13]~394_combout ;
wire \my_regfile|regWriteCheck_loop[3].dffei|q[13]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[2].dffei|q[13]~feeder_combout ;
wire \my_regfile|data_readRegA[13]~396_combout ;
wire \my_regfile|data_readRegA[13]~395_combout ;
wire \my_regfile|data_readRegA[13]~397_combout ;
wire \my_regfile|regWriteCheck_loop[16].dffei|q[13]~feeder_combout ;
wire \my_regfile|data_readRegA[13]~392_combout ;
wire \my_regfile|data_readRegA[13]~390_combout ;
wire \my_regfile|data_readRegA[13]~389_combout ;
wire \my_regfile|data_readRegA[13]~391_combout ;
wire \my_regfile|data_readRegA[13]~393_combout ;
wire \my_regfile|data_readRegA[13]~398_combout ;
wire \my_regfile|data_readRegA[13]~399_combout ;
wire \my_regfile|data_readRegA[13]~400_combout ;
wire \my_regfile|data_readRegA[13]~401_combout ;
wire \my_regfile|data_readRegA[13]~402_combout ;
wire \my_regfile|data_readRegA[13]~403_combout ;
wire \my_processor|data[13]~45_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[12]~feeder_combout ;
wire \my_regfile|data_readRegA[12]~421_combout ;
wire \my_regfile|data_readRegA[12]~422_combout ;
wire \my_regfile|data_readRegA[12]~423_combout ;
wire \my_regfile|data_readRegA[12]~420_combout ;
wire \my_regfile|data_readRegA[12]~424_combout ;
wire \my_regfile|data_readRegA[12]~408_combout ;
wire \my_regfile|data_readRegA[12]~413_combout ;
wire \my_regfile|data_readRegA[12]~412_combout ;
wire \my_regfile|data_readRegA[12]~411_combout ;
wire \my_regfile|data_readRegA[12]~410_combout ;
wire \my_regfile|data_readRegA[12]~414_combout ;
wire \my_regfile|data_readRegA[12]~409_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[12]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[4].dffei|q[12]~feeder_combout ;
wire \my_regfile|data_readRegA[12]~415_combout ;
wire \my_regfile|data_readRegA[12]~417_combout ;
wire \my_regfile|regWriteCheck_loop[8].dffei|q[12]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[7].dffei|q[12]~feeder_combout ;
wire \my_regfile|data_readRegA[12]~416_combout ;
wire \my_regfile|data_readRegA[12]~418_combout ;
wire \my_regfile|data_readRegA[12]~419_combout ;
wire \my_regfile|data_readRegA[12]~428_combout ;
wire \my_processor|dataA[12]~109_combout ;
wire \my_regfile|data_readRegB[12]~422_combout ;
wire \my_regfile|data_readRegB[12]~423_combout ;
wire \my_regfile|data_readRegB[12]~424_combout ;
wire \my_regfile|data_readRegB[12]~413_combout ;
wire \my_regfile|data_readRegB[12]~415_combout ;
wire \my_regfile|data_readRegB[12]~412_combout ;
wire \my_regfile|data_readRegB[12]~414_combout ;
wire \my_regfile|data_readRegB[12]~416_combout ;
wire \my_regfile|data_readRegB[12]~420_combout ;
wire \my_regfile|data_readRegB[12]~417_combout ;
wire \my_regfile|data_readRegB[12]~418_combout ;
wire \my_regfile|data_readRegB[12]~419_combout ;
wire \my_regfile|data_readRegB[12]~421_combout ;
wire \my_regfile|bcb|bitcheck[5]~29_combout ;
wire \my_regfile|data_readRegB[12]~425_combout ;
wire \my_regfile|data_readRegB[12]~426_combout ;
wire \my_regfile|data_readRegB[12]~428_combout ;
wire \my_regfile|data_readRegB[12]~427_combout ;
wire \my_regfile|data_readRegB[12]~429_combout ;
wire \my_regfile|data_readRegB[12]~430_combout ;
wire \my_regfile|data_readRegB[12]~431_combout ;
wire \my_regfile|data_readRegB[12]~432_combout ;
wire \my_processor|dataA[12]~71_combout ;
wire \my_processor|dataB[12]~19_combout ;
wire \my_processor|data_writeReg[12]~203_combout ;
wire \my_processor|ALUOper|Add1~19 ;
wire \my_processor|ALUOper|Add1~21 ;
wire \my_processor|ALUOper|Add1~23 ;
wire \my_processor|ALUOper|Add1~24_combout ;
wire \my_processor|data[24]~56_combout ;
wire \my_processor|data_writeReg[2]~81_combout ;
wire \my_regfile|data_readRegB[25]~142_combout ;
wire \my_regfile|data_readRegB[25]~141_combout ;
wire \my_regfile|data_readRegB[25]~143_combout ;
wire \my_regfile|data_readRegB[25]~140_combout ;
wire \my_regfile|data_readRegB[25]~144_combout ;
wire \my_regfile|data_readRegB[25]~146_combout ;
wire \my_regfile|data_readRegB[25]~145_combout ;
wire \my_regfile|data_readRegB[25]~147_combout ;
wire \my_regfile|data_readRegB[25]~137_combout ;
wire \my_regfile|regWriteCheck_loop[11].dffei|q[25]~feeder_combout ;
wire \my_regfile|data_readRegB[25]~136_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[25]~feeder_combout ;
wire \my_regfile|data_readRegB[25]~138_combout ;
wire \my_regfile|data_readRegB[25]~135_combout ;
wire \my_regfile|data_readRegB[25]~139_combout ;
wire \my_regfile|regWriteCheck_loop[3].dffei|q[25]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[25]~feeder_combout ;
wire \my_regfile|data_readRegB[25]~148_combout ;
wire \my_regfile|data_readRegB[25]~152_combout ;
wire \my_regfile|data_readRegB[25]~149_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[25]~feeder_combout ;
wire \my_regfile|data_readRegB[25]~151_combout ;
wire \my_regfile|regWriteCheck_loop[2].dffei|q[25]~feeder_combout ;
wire \my_regfile|data_readRegB[25]~150_combout ;
wire \my_regfile|data_readRegB[25]~153_combout ;
wire \my_regfile|data_readRegB[25]~154_combout ;
wire \my_regfile|data_readRegB[25]~155_combout ;
wire \my_processor|dataB[25]~6_combout ;
wire \my_regfile|data_readRegA[25]~146_combout ;
wire \my_regfile|data_readRegA[25]~147_combout ;
wire \my_regfile|data_readRegA[25]~148_combout ;
wire \my_regfile|data_readRegA[25]~149_combout ;
wire \my_regfile|data_readRegA[25]~150_combout ;
wire \my_regfile|data_readRegA[25]~138_combout ;
wire \my_regfile|data_readRegA[25]~137_combout ;
wire \my_regfile|data_readRegA[25]~136_combout ;
wire \my_regfile|data_readRegA[25]~139_combout ;
wire \my_regfile|data_readRegA[25]~140_combout ;
wire \my_regfile|data_readRegA[25]~134_combout ;
wire \my_regfile|data_readRegA[25]~141_combout ;
wire \my_regfile|data_readRegA[25]~143_combout ;
wire \my_regfile|data_readRegA[25]~142_combout ;
wire \my_regfile|data_readRegA[25]~144_combout ;
wire \my_regfile|data_readRegA[25]~135_combout ;
wire \my_regfile|data_readRegA[25]~145_combout ;
wire \my_regfile|data_readRegA[25]~154_combout ;
wire \my_processor|dataA[25]~96_combout ;
wire \my_processor|dataA[25]~58_combout ;
wire \my_processor|data_writeReg[2]~82_combout ;
wire \my_regfile|data_readRegB[24]~174_combout ;
wire \my_regfile|data_readRegB[24]~175_combout ;
wire \my_regfile|regWriteCheck_loop[31].dffei|q[24]~feeder_combout ;
wire \my_regfile|data_readRegB[24]~176_combout ;
wire \my_regfile|data_readRegB[24]~162_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[24]~feeder_combout ;
wire \my_regfile|data_readRegB[24]~161_combout ;
wire \my_regfile|data_readRegB[24]~157_combout ;
wire \my_regfile|data_readRegB[24]~156_combout ;
wire \my_regfile|data_readRegB[24]~158_combout ;
wire \my_regfile|data_readRegB[24]~159_combout ;
wire \my_regfile|bcb|bitcheck[2]~41_combout ;
wire \my_regfile|bcb|bitcheck[0]~40_combout ;
wire \my_regfile|data_readRegB[24]~160_combout ;
wire \my_regfile|data_readRegB[24]~163_combout ;
wire \my_regfile|data_readRegB[24]~166_combout ;
wire \my_regfile|data_readRegB[24]~165_combout ;
wire \my_regfile|data_readRegB[24]~167_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[24]~feeder_combout ;
wire \my_regfile|data_readRegB[24]~164_combout ;
wire \my_regfile|data_readRegB[24]~168_combout ;
wire \my_regfile|data_readRegB[24]~171_combout ;
wire \my_regfile|data_readRegB[24]~169_combout ;
wire \my_regfile|data_readRegB[24]~170_combout ;
wire \my_regfile|data_readRegB[24]~172_combout ;
wire \my_regfile|data_readRegB[24]~173_combout ;
wire \my_regfile|data_readRegB[24]~177_combout ;
wire \my_processor|dataB[24]~7_combout ;
wire \my_regfile|data_readRegA[23]~189_combout ;
wire \my_regfile|data_readRegA[23]~192_combout ;
wire \my_regfile|data_readRegA[23]~191_combout ;
wire \my_regfile|data_readRegA[23]~190_combout ;
wire \my_regfile|data_readRegA[23]~193_combout ;
wire \my_regfile|data_readRegA[23]~194_combout ;
wire \my_regfile|data_readRegA[23]~195_combout ;
wire \my_regfile|data_readRegA[23]~196_combout ;
wire \my_regfile|data_readRegA[23]~177_combout ;
wire \my_regfile|data_readRegA[23]~178_combout ;
wire \my_regfile|data_readRegA[23]~184_combout ;
wire \my_regfile|data_readRegA[23]~186_combout ;
wire \my_regfile|data_readRegA[23]~185_combout ;
wire \my_regfile|data_readRegA[23]~187_combout ;
wire \my_regfile|data_readRegA[23]~180_combout ;
wire \my_regfile|data_readRegA[23]~181_combout ;
wire \my_regfile|data_readRegA[23]~182_combout ;
wire \my_regfile|data_readRegA[23]~179_combout ;
wire \my_regfile|data_readRegA[23]~183_combout ;
wire \my_regfile|data_readRegA[23]~188_combout ;
wire \my_regfile|data_readRegA[23]~197_combout ;
wire \my_processor|dataA[23]~98_combout ;
wire \my_processor|dataA[23]~60_combout ;
wire \my_processor|data_writeReg[17]~118_combout ;
wire \my_regfile|data_readRegA[27]~110_combout ;
wire \my_regfile|data_readRegA[27]~109_combout ;
wire \my_regfile|data_readRegA[27]~111_combout ;
wire \my_regfile|data_readRegA[27]~107_combout ;
wire \my_regfile|data_readRegA[27]~104_combout ;
wire \my_regfile|data_readRegA[27]~106_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder_combout ;
wire \my_regfile|data_readRegA[27]~105_combout ;
wire \my_regfile|data_readRegA[27]~108_combout ;
wire \my_regfile|data_readRegA[27]~94_combout ;
wire \my_regfile|data_readRegA[27]~95_combout ;
wire \my_regfile|data_readRegA[27]~97_combout ;
wire \my_regfile|data_readRegA[27]~96_combout ;
wire \my_regfile|data_readRegA[27]~98_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[27]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[27]~feeder_combout ;
wire \my_regfile|data_readRegA[27]~93_combout ;
wire \my_regfile|data_readRegA[27]~92_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder_combout ;
wire \my_regfile|data_readRegA[27]~99_combout ;
wire \my_regfile|data_readRegA[27]~100_combout ;
wire \my_regfile|data_readRegA[27]~101_combout ;
wire \my_regfile|data_readRegA[27]~102_combout ;
wire \my_regfile|data_readRegA[27]~103_combout ;
wire \my_processor|data[27]~59_combout ;
wire \my_regfile|data_readRegA[26]~128_combout ;
wire \my_regfile|data_readRegA[26]~127_combout ;
wire \my_regfile|data_readRegA[26]~126_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[26]~feeder_combout ;
wire \my_regfile|data_readRegA[26]~125_combout ;
wire \my_regfile|data_readRegA[26]~129_combout ;
wire \my_regfile|data_readRegA[26]~122_combout ;
wire \my_regfile|data_readRegA[26]~120_combout ;
wire \my_regfile|data_readRegA[26]~121_combout ;
wire \my_regfile|data_readRegA[26]~123_combout ;
wire \my_regfile|regWriteCheck_loop[17].dffei|q[26]~feeder_combout ;
wire \my_regfile|data_readRegA[26]~113_combout ;
wire \my_regfile|data_readRegA[26]~114_combout ;
wire \my_regfile|data_readRegA[26]~117_combout ;
wire \my_regfile|data_readRegA[26]~118_combout ;
wire \my_regfile|data_readRegA[26]~116_combout ;
wire \my_regfile|data_readRegA[26]~115_combout ;
wire \my_regfile|data_readRegA[26]~119_combout ;
wire \my_regfile|data_readRegA[26]~124_combout ;
wire \my_regfile|data_readRegA[26]~133_combout ;
wire \my_processor|dataA[26]~95_combout ;
wire \my_regfile|data_readRegB[26]~124_combout ;
wire \my_regfile|data_readRegB[26]~125_combout ;
wire \my_regfile|data_readRegB[26]~126_combout ;
wire \my_regfile|data_readRegB[26]~117_combout ;
wire \my_regfile|data_readRegB[26]~115_combout ;
wire \my_regfile|data_readRegB[26]~116_combout ;
wire \my_regfile|data_readRegB[26]~114_combout ;
wire \my_regfile|data_readRegB[26]~118_combout ;
wire \my_regfile|data_readRegB[26]~131_combout ;
wire \my_regfile|data_readRegB[26]~129_combout ;
wire \my_regfile|data_readRegB[26]~128_combout ;
wire \my_regfile|data_readRegB[26]~130_combout ;
wire \my_regfile|data_readRegB[26]~132_combout ;
wire \my_regfile|data_readRegB[26]~127_combout ;
wire \my_regfile|data_readRegB[26]~133_combout ;
wire \my_regfile|data_readRegB[26]~120_combout ;
wire \my_regfile|data_readRegB[26]~121_combout ;
wire \my_regfile|data_readRegB[26]~119_combout ;
wire \my_regfile|data_readRegB[26]~122_combout ;
wire \my_regfile|data_readRegB[26]~123_combout ;
wire \my_regfile|data_readRegB[26]~134_combout ;
wire \my_processor|dataA[26]~57_combout ;
wire \my_processor|dataB[26]~5_combout ;
wire \my_processor|ALUOper|Add0~51 ;
wire \my_processor|ALUOper|Add0~52_combout ;
wire \my_processor|data_writeReg[26]~98_combout ;
wire \my_processor|data_writeReg[2]~87_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[30]~feeder_combout ;
wire \my_regfile|data_readRegB[30]~41_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[30]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[23].dffei|q[30]~feeder_combout ;
wire \my_regfile|data_readRegB[30]~43_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[30]~feeder_combout ;
wire \my_regfile|data_readRegB[30]~44_combout ;
wire \my_regfile|data_readRegB[30]~42_combout ;
wire \my_regfile|data_readRegB[30]~45_combout ;
wire \my_regfile|data_readRegB[30]~46_combout ;
wire \my_regfile|data_readRegB[30]~47_combout ;
wire \my_regfile|data_readRegB[30]~48_combout ;
wire \my_regfile|data_readRegB[30]~34_combout ;
wire \my_regfile|data_readRegB[30]~33_combout ;
wire \my_regfile|data_readRegB[30]~29_combout ;
wire \my_regfile|data_readRegB[30]~30_combout ;
wire \my_regfile|data_readRegB[30]~31_combout ;
wire \my_regfile|data_readRegB[30]~32_combout ;
wire \my_regfile|data_readRegB[30]~35_combout ;
wire \my_regfile|data_readRegB[30]~38_combout ;
wire \my_regfile|regWriteCheck_loop[11].dffei|q[30]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[30]~feeder_combout ;
wire \my_regfile|data_readRegB[30]~36_combout ;
wire \my_regfile|regWriteCheck_loop[14].dffei|q[30]~feeder_combout ;
wire \my_regfile|data_readRegB[30]~37_combout ;
wire \my_regfile|data_readRegB[30]~39_combout ;
wire \my_regfile|data_readRegB[30]~40_combout ;
wire \my_regfile|data_readRegB[30]~49_combout ;
wire \my_processor|dataA[30]~91_combout ;
wire \my_processor|dataA[30]~53_combout ;
wire \my_processor|ALUOper|ShiftRight0~2_combout ;
wire \my_regfile|data_readRegA[28]~85_combout ;
wire \my_regfile|data_readRegA[28]~86_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[28]~feeder_combout ;
wire \my_regfile|data_readRegA[28]~83_combout ;
wire \my_regfile|data_readRegA[28]~84_combout ;
wire \my_regfile|data_readRegA[28]~87_combout ;
wire \my_regfile|data_readRegA[28]~89_combout ;
wire \my_regfile|data_readRegA[28]~88_combout ;
wire \my_regfile|data_readRegA[28]~90_combout ;
wire \my_regfile|regWriteCheck_loop[17].dffei|q[28]~feeder_combout ;
wire \my_regfile|data_readRegA[28]~71_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[28]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[28]~feeder_combout ;
wire \my_regfile|data_readRegA[28]~72_combout ;
wire \my_regfile|data_readRegA[28]~80_combout ;
wire \my_regfile|data_readRegA[28]~78_combout ;
wire \my_regfile|regWriteCheck_loop[8].dffei|q[28]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[7].dffei|q[28]~feeder_combout ;
wire \my_regfile|data_readRegA[28]~79_combout ;
wire \my_regfile|data_readRegA[28]~81_combout ;
wire \my_regfile|data_readRegA[28]~76_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[28]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[28]~feeder_combout ;
wire \my_regfile|data_readRegA[28]~73_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[28]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[11].dffei|q[28]~feeder_combout ;
wire \my_regfile|data_readRegA[28]~74_combout ;
wire \my_regfile|data_readRegA[28]~75_combout ;
wire \my_regfile|data_readRegA[28]~77_combout ;
wire \my_regfile|data_readRegA[28]~82_combout ;
wire \my_processor|data[28]~60_combout ;
wire \my_regfile|data_readRegB[29]~58_combout ;
wire \my_regfile|data_readRegB[29]~57_combout ;
wire \my_regfile|data_readRegB[29]~56_combout ;
wire \my_regfile|data_readRegB[29]~55_combout ;
wire \my_regfile|data_readRegB[29]~59_combout ;
wire \my_regfile|data_readRegB[29]~51_combout ;
wire \my_regfile|data_readRegB[29]~53_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[29]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[29]~feeder_combout ;
wire \my_regfile|data_readRegB[29]~50_combout ;
wire \my_regfile|data_readRegB[29]~52_combout ;
wire \my_regfile|data_readRegB[29]~54_combout ;
wire \my_regfile|data_readRegB[29]~60_combout ;
wire \my_regfile|data_readRegB[29]~61_combout ;
wire \my_regfile|data_readRegB[29]~62_combout ;
wire \my_regfile|data_readRegB[29]~63_combout ;
wire \my_regfile|regWriteCheck_loop[17].dffei|q[29]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[29]~feeder_combout ;
wire \my_regfile|data_readRegB[29]~64_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[29]~feeder_combout ;
wire \my_regfile|data_readRegB[29]~66_combout ;
wire \my_regfile|regWriteCheck_loop[8].dffei|q[29]~feeder_combout ;
wire \my_regfile|data_readRegB[29]~67_combout ;
wire \my_regfile|data_readRegB[29]~65_combout ;
wire \my_regfile|data_readRegB[29]~68_combout ;
wire \my_regfile|data_readRegB[29]~69_combout ;
wire \my_regfile|data_readRegB[29]~70_combout ;
wire \my_processor|dataB[29]~2_combout ;
wire \my_processor|dataA[29]~92_combout ;
wire \my_processor|dataA[29]~54_combout ;
wire \my_processor|dataB[28]~3_combout ;
wire \my_processor|dataB[27]~4_combout ;
wire \my_processor|ALUOper|Add0~53 ;
wire \my_processor|ALUOper|Add0~55 ;
wire \my_processor|ALUOper|Add0~57 ;
wire \my_processor|ALUOper|Add0~58_combout ;
wire \my_processor|data_writeReg[17]~124_combout ;
wire \my_processor|data_writeReg[17]~125_combout ;
wire \my_processor|data[22]~54_combout ;
wire \my_processor|data[23]~55_combout ;
wire \my_regfile|data_readRegB[22]~218_combout ;
wire \my_regfile|data_readRegB[22]~217_combout ;
wire \my_regfile|data_readRegB[22]~219_combout ;
wire \my_regfile|data_readRegB[22]~204_combout ;
wire \my_regfile|data_readRegB[22]~205_combout ;
wire \my_regfile|data_readRegB[22]~208_combout ;
wire \my_regfile|data_readRegB[22]~207_combout ;
wire \my_regfile|data_readRegB[22]~206_combout ;
wire \my_regfile|regWriteCheck_loop[16].dffei|q[22]~feeder_combout ;
wire \my_regfile|data_readRegB[22]~209_combout ;
wire \my_regfile|data_readRegB[22]~210_combout ;
wire \my_regfile|regWriteCheck_loop[17].dffei|q[22]~feeder_combout ;
wire \my_regfile|data_readRegB[22]~199_combout ;
wire \my_regfile|data_readRegB[22]~200_combout ;
wire \my_regfile|data_readRegB[22]~201_combout ;
wire \my_regfile|regWriteCheck_loop[2].dffei|q[22]~feeder_combout ;
wire \my_regfile|data_readRegB[22]~202_combout ;
wire \my_regfile|data_readRegB[22]~203_combout ;
wire \my_regfile|data_readRegB[22]~211_combout ;
wire \my_regfile|data_readRegB[22]~215_combout ;
wire \my_regfile|data_readRegB[22]~214_combout ;
wire \my_regfile|data_readRegB[22]~213_combout ;
wire \my_regfile|data_readRegB[22]~212_combout ;
wire \my_regfile|data_readRegB[22]~216_combout ;
wire \my_regfile|data_readRegB[22]~220_combout ;
wire \my_processor|dataB[22]~9_combout ;
wire \my_processor|dataB[21]~10_combout ;
wire \my_regfile|data_readRegA[20]~244_combout ;
wire \my_regfile|regWriteCheck_loop[2].dffei|q[20]~feeder_combout ;
wire \my_regfile|data_readRegA[20]~242_combout ;
wire \my_regfile|data_readRegA[20]~240_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[20]~feeder_combout ;
wire \my_regfile|data_readRegA[20]~241_combout ;
wire \my_regfile|data_readRegA[20]~243_combout ;
wire \my_regfile|data_readRegA[20]~245_combout ;
wire \my_regfile|data_readRegA[20]~246_combout ;
wire \my_regfile|data_readRegA[20]~247_combout ;
wire \my_regfile|regWriteCheck_loop[16].dffei|q[20]~feeder_combout ;
wire \my_regfile|data_readRegA[20]~250_combout ;
wire \my_regfile|data_readRegA[20]~248_combout ;
wire \my_regfile|regWriteCheck_loop[14].dffei|q[20]~feeder_combout ;
wire \my_regfile|data_readRegA[20]~249_combout ;
wire \my_regfile|data_readRegA[20]~251_combout ;
wire \my_regfile|data_readRegA[20]~253_combout ;
wire \my_regfile|data_readRegA[20]~252_combout ;
wire \my_regfile|data_readRegA[20]~255_combout ;
wire \my_regfile|data_readRegA[20]~254_combout ;
wire \my_regfile|data_readRegA[20]~256_combout ;
wire \my_regfile|data_readRegA[20]~258_combout ;
wire \my_regfile|regWriteCheck_loop[27].dffei|q[20]~feeder_combout ;
wire \my_regfile|data_readRegA[20]~257_combout ;
wire \my_regfile|data_readRegA[20]~259_combout ;
wire \my_regfile|data_readRegA[20]~260_combout ;
wire \my_processor|dataA[20]~101_combout ;
wire \my_processor|dataA[20]~63_combout ;
wire \my_processor|data_writeReg[20]~145_combout ;
wire \my_regfile|data_readRegA[19]~273_combout ;
wire \my_regfile|data_readRegA[19]~276_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[19]~feeder_combout ;
wire \my_regfile|data_readRegA[19]~275_combout ;
wire \my_regfile|data_readRegA[19]~274_combout ;
wire \my_regfile|data_readRegA[19]~277_combout ;
wire \my_regfile|regWriteCheck_loop[17].dffei|q[19]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[19]~feeder_combout ;
wire \my_regfile|data_readRegA[19]~261_combout ;
wire \my_regfile|data_readRegA[19]~265_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[19]~feeder_combout ;
wire \my_regfile|data_readRegA[19]~266_combout ;
wire \my_regfile|data_readRegA[19]~264_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[19]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[19]~feeder_combout ;
wire \my_regfile|data_readRegA[19]~263_combout ;
wire \my_regfile|data_readRegA[19]~267_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[19]~feeder_combout ;
wire \my_regfile|data_readRegA[19]~262_combout ;
wire \my_regfile|data_readRegA[19]~270_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder_combout ;
wire \my_regfile|data_readRegA[19]~268_combout ;
wire \my_regfile|data_readRegA[19]~269_combout ;
wire \my_regfile|data_readRegA[19]~271_combout ;
wire \my_regfile|data_readRegA[19]~272_combout ;
wire \my_regfile|data_readRegA[19]~279_combout ;
wire \my_regfile|regWriteCheck_loop[27].dffei|q[19]~feeder_combout ;
wire \my_regfile|data_readRegA[19]~278_combout ;
wire \my_regfile|data_readRegA[19]~280_combout ;
wire \my_regfile|data_readRegA[19]~281_combout ;
wire \my_processor|dataA[19]~102_combout ;
wire \my_processor|dataA[19]~64_combout ;
wire \my_regfile|data_readRegA[18]~299_combout ;
wire \my_regfile|data_readRegA[18]~300_combout ;
wire \my_regfile|data_readRegA[18]~301_combout ;
wire \my_regfile|data_readRegA[18]~282_combout ;
wire \my_regfile|data_readRegA[18]~283_combout ;
wire \my_regfile|data_readRegA[18]~291_combout ;
wire \my_regfile|data_readRegA[18]~290_combout ;
wire \my_regfile|regWriteCheck_loop[4].dffei|q[18]~feeder_combout ;
wire \my_regfile|data_readRegA[18]~289_combout ;
wire \my_regfile|data_readRegA[18]~292_combout ;
wire \my_regfile|regWriteCheck_loop[16].dffei|q[18]~feeder_combout ;
wire \my_regfile|data_readRegA[18]~287_combout ;
wire \my_regfile|data_readRegA[18]~286_combout ;
wire \my_regfile|data_readRegA[18]~284_combout ;
wire \my_regfile|data_readRegA[18]~285_combout ;
wire \my_regfile|data_readRegA[18]~288_combout ;
wire \my_regfile|data_readRegA[18]~293_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[18]~feeder_combout ;
wire \my_regfile|data_readRegA[18]~294_combout ;
wire \my_regfile|data_readRegA[18]~296_combout ;
wire \my_regfile|data_readRegA[18]~295_combout ;
wire \my_regfile|data_readRegA[18]~297_combout ;
wire \my_regfile|data_readRegA[18]~298_combout ;
wire \my_regfile|data_readRegA[18]~302_combout ;
wire \my_processor|dataA[18]~103_combout ;
wire \my_processor|dataA[18]~65_combout ;
wire \my_processor|data_writeReg[18]~159_combout ;
wire \my_processor|dataB[17]~14_combout ;
wire \my_processor|dataB[16]~15_combout ;
wire \my_processor|data_writeReg[16]~173_combout ;
wire \my_regfile|data_readRegA[15]~359_combout ;
wire \my_regfile|data_readRegA[15]~358_combout ;
wire \my_regfile|data_readRegA[15]~360_combout ;
wire \my_regfile|data_readRegA[15]~357_combout ;
wire \my_regfile|data_readRegA[15]~361_combout ;
wire \my_regfile|data_readRegA[15]~362_combout ;
wire \my_regfile|data_readRegA[15]~363_combout ;
wire \my_regfile|data_readRegA[15]~364_combout ;
wire \my_regfile|data_readRegA[15]~345_combout ;
wire \my_regfile|data_readRegA[15]~353_combout ;
wire \my_regfile|regWriteCheck_loop[2].dffei|q[15]~feeder_combout ;
wire \my_regfile|data_readRegA[15]~354_combout ;
wire \my_regfile|data_readRegA[15]~352_combout ;
wire \my_regfile|data_readRegA[15]~355_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[15]~feeder_combout ;
wire \my_regfile|data_readRegA[15]~346_combout ;
wire \my_regfile|data_readRegA[15]~349_combout ;
wire \my_regfile|data_readRegA[15]~350_combout ;
wire \my_regfile|data_readRegA[15]~348_combout ;
wire \my_regfile|data_readRegA[15]~347_combout ;
wire \my_regfile|data_readRegA[15]~351_combout ;
wire \my_regfile|data_readRegA[15]~356_combout ;
wire \my_processor|data[15]~47_combout ;
wire \my_regfile|regWriteCheck_loop[27].dffei|q[14]~feeder_combout ;
wire \my_regfile|data_readRegB[14]~380_combout ;
wire \my_regfile|data_readRegB[14]~381_combout ;
wire \my_regfile|data_readRegB[14]~382_combout ;
wire \my_regfile|data_readRegB[14]~371_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[14]~feeder_combout ;
wire \my_regfile|data_readRegB[14]~373_combout ;
wire \my_regfile|data_readRegB[14]~370_combout ;
wire \my_regfile|data_readRegB[14]~372_combout ;
wire \my_regfile|data_readRegB[14]~374_combout ;
wire \my_regfile|data_readRegB[14]~383_combout ;
wire \my_regfile|data_readRegB[14]~385_combout ;
wire \my_regfile|data_readRegB[14]~387_combout ;
wire \my_regfile|regWriteCheck_loop[4].dffei|q[14]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[14]~feeder_combout ;
wire \my_regfile|data_readRegB[14]~386_combout ;
wire \my_regfile|data_readRegB[14]~384_combout ;
wire \my_regfile|data_readRegB[14]~388_combout ;
wire \my_regfile|data_readRegB[14]~389_combout ;
wire \my_regfile|data_readRegB[14]~376_combout ;
wire \my_regfile|data_readRegB[14]~375_combout ;
wire \my_regfile|regWriteCheck_loop[26].dffei|q[14]~feeder_combout ;
wire \my_regfile|data_readRegB[14]~378_combout ;
wire \my_regfile|data_readRegB[14]~377_combout ;
wire \my_regfile|data_readRegB[14]~379_combout ;
wire \my_regfile|data_readRegB[14]~390_combout ;
wire \my_processor|dataB[14]~17_combout ;
wire \my_regfile|data_readRegA[14]~383_combout ;
wire \my_regfile|data_readRegA[14]~384_combout ;
wire \my_regfile|data_readRegA[14]~385_combout ;
wire \my_regfile|data_readRegA[14]~367_combout ;
wire \my_regfile|data_readRegA[14]~366_combout ;
wire \my_regfile|data_readRegA[14]~374_combout ;
wire \my_regfile|data_readRegA[14]~375_combout ;
wire \my_regfile|data_readRegA[14]~373_combout ;
wire \my_regfile|data_readRegA[14]~376_combout ;
wire \my_regfile|data_readRegA[14]~368_combout ;
wire \my_regfile|data_readRegA[14]~369_combout ;
wire \my_regfile|data_readRegA[14]~370_combout ;
wire \my_regfile|data_readRegA[14]~371_combout ;
wire \my_regfile|data_readRegA[14]~372_combout ;
wire \my_regfile|data_readRegA[14]~377_combout ;
wire \my_regfile|data_readRegA[14]~386_combout ;
wire \my_processor|dataA[14]~107_combout ;
wire \my_processor|dataA[14]~69_combout ;
wire \my_processor|dataB[13]~18_combout ;
wire \my_processor|ALUOper|Add0~19 ;
wire \my_processor|ALUOper|Add0~21 ;
wire \my_processor|ALUOper|Add0~23 ;
wire \my_processor|ALUOper|Add0~25 ;
wire \my_processor|ALUOper|Add0~27 ;
wire \my_processor|ALUOper|Add0~28_combout ;
wire \my_processor|ALUOper|Add1~25 ;
wire \my_processor|ALUOper|Add1~27 ;
wire \my_processor|ALUOper|Add1~28_combout ;
wire \my_processor|data_writeReg[10]~178_combout ;
wire \my_processor|ALUOper|ShiftRight0~64_combout ;
wire \my_processor|ALUOper|ShiftRight0~61_combout ;
wire \my_processor|ALUOper|ShiftRight0~65_combout ;
wire \my_processor|ALUOper|ShiftRight0~45_combout ;
wire \my_processor|ALUOper|ShiftRight0~49_combout ;
wire \my_processor|ALUOper|ShiftRight0~50_combout ;
wire \my_processor|ALUOper|ShiftRight0~66_combout ;
wire \my_processor|ALUOper|ShiftRight0~31_combout ;
wire \my_processor|ALUOper|ShiftRight0~26_combout ;
wire \my_processor|ALUOper|ShiftRight0~32_combout ;
wire \my_processor|ALUOper|ShiftRight0~33_combout ;
wire \my_processor|data_writeReg[10]~179_combout ;
wire \my_processor|data_writeReg[10]~307_combout ;
wire \my_processor|ALUOper|ShiftRight0~3_combout ;
wire \my_processor|ALUOper|ShiftLeft0~36_combout ;
wire \my_processor|ALUOper|ShiftLeft0~37_combout ;
wire \my_processor|ALUOper|ShiftLeft0~24_combout ;
wire \my_processor|ALUOper|ShiftLeft0~38_combout ;
wire \my_processor|ALUOper|ShiftLeft0~39_combout ;
wire \my_processor|ALUOper|ShiftLeft0~27_combout ;
wire \my_processor|ALUOper|ShiftLeft0~40_combout ;
wire \my_processor|ALUOper|ShiftLeft0~41_combout ;
wire \my_processor|ALUOper|ShiftLeft0~42_combout ;
wire \my_processor|data_writeReg[14]~187_combout ;
wire \my_processor|data_writeReg[14]~188_combout ;
wire \my_processor|data_writeReg[14]~189_combout ;
wire \my_processor|data_writeReg[14]~190_combout ;
wire \my_processor|data_writeReg[14]~191_combout ;
wire \my_processor|data_writeReg[14]~192_combout ;
wire \my_processor|data_writeReg[14]~193_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[14]~feeder_combout ;
wire \my_regfile|data_readRegA[14]~381_combout ;
wire \my_regfile|data_readRegA[14]~379_combout ;
wire \my_regfile|data_readRegA[14]~378_combout ;
wire \my_regfile|data_readRegA[14]~380_combout ;
wire \my_regfile|data_readRegA[14]~382_combout ;
wire \my_processor|data[14]~46_combout ;
wire \my_processor|dataB[15]~16_combout ;
wire \my_processor|ALUOper|Add0~29 ;
wire \my_processor|ALUOper|Add0~30_combout ;
wire \my_processor|ALUOper|Add1~29 ;
wire \my_processor|ALUOper|Add1~30_combout ;
wire \my_processor|ALUOper|ShiftLeft0~23_combout ;
wire \my_processor|ALUOper|ShiftLeft0~28_combout ;
wire \my_processor|ALUOper|ShiftLeft0~29_combout ;
wire \my_processor|ALUOper|ShiftLeft0~25_combout ;
wire \my_processor|ALUOper|ShiftLeft0~26_combout ;
wire \my_processor|ALUOper|ShiftLeft0~30_combout ;
wire \my_processor|ALUOper|ShiftLeft0~31_combout ;
wire \my_processor|data_writeReg[15]~180_combout ;
wire \my_processor|ALUOper|ShiftRight0~57_combout ;
wire \my_processor|ALUOper|ShiftRight0~62_combout ;
wire \my_processor|ALUOper|ShiftRight0~40_combout ;
wire \my_processor|ALUOper|ShiftRight0~46_combout ;
wire \my_processor|ALUOper|ShiftRight0~63_combout ;
wire \my_processor|data_writeReg[15]~181_combout ;
wire \my_processor|data_writeReg[15]~182_combout ;
wire \my_processor|data_writeReg[15]~183_combout ;
wire \my_processor|data_writeReg[15]~184_combout ;
wire \my_processor|data_writeReg[15]~185_combout ;
wire \my_processor|data_writeReg[15]~186_combout ;
wire \my_regfile|data_readRegB[15]~366_combout ;
wire \my_regfile|data_readRegB[15]~367_combout ;
wire \my_regfile|data_readRegB[15]~368_combout ;
wire \my_regfile|data_readRegB[15]~363_combout ;
wire \my_regfile|data_readRegB[15]~361_combout ;
wire \my_regfile|data_readRegB[15]~362_combout ;
wire \my_regfile|data_readRegB[15]~364_combout ;
wire \my_regfile|data_readRegB[15]~365_combout ;
wire \my_regfile|data_readRegB[15]~354_combout ;
wire \my_regfile|data_readRegB[15]~353_combout ;
wire \my_regfile|data_readRegB[15]~351_combout ;
wire \my_regfile|data_readRegB[15]~350_combout ;
wire \my_regfile|data_readRegB[15]~349_combout ;
wire \my_regfile|data_readRegB[15]~352_combout ;
wire \my_regfile|data_readRegB[15]~355_combout ;
wire \my_regfile|data_readRegB[15]~358_combout ;
wire \my_regfile|data_readRegB[15]~356_combout ;
wire \my_regfile|data_readRegB[15]~357_combout ;
wire \my_regfile|data_readRegB[15]~359_combout ;
wire \my_regfile|data_readRegB[15]~360_combout ;
wire \my_regfile|data_readRegB[15]~369_combout ;
wire \my_regfile|data_readRegA[15]~365_combout ;
wire \my_processor|dataA[15]~106_combout ;
wire \my_processor|dataA[15]~68_combout ;
wire \my_processor|ALUOper|Add1~31 ;
wire \my_processor|ALUOper|Add1~32_combout ;
wire \my_processor|data_writeReg[17]~119_combout ;
wire \my_processor|ALUOper|ShiftLeft0~104_combout ;
wire \my_processor|ALUOper|ShiftRight0~35_combout ;
wire \my_processor|ALUOper|ShiftRight0~41_combout ;
wire \my_processor|ALUOper|ShiftRight0~53_combout ;
wire \my_processor|ALUOper|ShiftRight0~58_combout ;
wire \my_processor|ALUOper|ShiftRight0~59_combout ;
wire \my_processor|ALUOper|ShiftRight0~7_combout ;
wire \my_processor|ALUOper|ShiftRight0~8_combout ;
wire \my_processor|ALUOper|ShiftRight0~9_combout ;
wire \my_processor|ALUOper|ShiftRight0~24_combout ;
wire \my_processor|ALUOper|ShiftRight0~60_combout ;
wire \my_processor|ALUOper|ShiftLeft0~60_combout ;
wire \my_processor|ALUOper|ShiftLeft0~79_combout ;
wire \my_processor|ALUOper|ShiftLeft0~76_combout ;
wire \my_processor|ALUOper|ShiftLeft0~77_combout ;
wire \my_processor|ALUOper|ShiftLeft0~98_combout ;
wire \my_processor|ALUOper|ShiftLeft0~70_combout ;
wire \my_processor|ALUOper|ShiftLeft0~84_combout ;
wire \my_processor|ALUOper|ShiftLeft0~62_combout ;
wire \my_processor|ALUOper|ShiftLeft0~80_combout ;
wire \my_processor|ALUOper|ShiftLeft0~97_combout ;
wire \my_processor|data_writeReg[16]~171_combout ;
wire \my_processor|data_writeReg[16]~172_combout ;
wire \my_processor|data_writeReg[16]~174_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[16]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[16]~feeder_combout ;
wire \my_regfile|data_readRegA[16]~325_combout ;
wire \my_regfile|data_readRegA[16]~327_combout ;
wire \my_regfile|data_readRegA[16]~328_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder_combout ;
wire \my_regfile|data_readRegA[16]~329_combout ;
wire \my_regfile|data_readRegA[16]~326_combout ;
wire \my_regfile|data_readRegA[16]~330_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[16]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[17].dffei|q[16]~feeder_combout ;
wire \my_regfile|data_readRegA[16]~324_combout ;
wire \my_regfile|regWriteCheck_loop[3].dffei|q[16]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[2].dffei|q[16]~feeder_combout ;
wire \my_regfile|data_readRegA[16]~333_combout ;
wire \my_regfile|data_readRegA[16]~332_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[16]~feeder_combout ;
wire \my_regfile|data_readRegA[16]~331_combout ;
wire \my_regfile|data_readRegA[16]~334_combout ;
wire \my_regfile|data_readRegA[16]~335_combout ;
wire \my_regfile|data_readRegA[16]~337_combout ;
wire \my_regfile|data_readRegA[16]~338_combout ;
wire \my_regfile|data_readRegA[16]~336_combout ;
wire \my_regfile|data_readRegA[16]~339_combout ;
wire \my_regfile|data_readRegA[16]~340_combout ;
wire \my_regfile|regWriteCheck_loop[31].dffei|q[16]~feeder_combout ;
wire \my_regfile|data_readRegA[16]~341_combout ;
wire \my_regfile|data_readRegA[16]~342_combout ;
wire \my_regfile|data_readRegA[16]~343_combout ;
wire \my_processor|data[16]~48_combout ;
wire \my_regfile|data_readRegA[17]~321_combout ;
wire \my_regfile|data_readRegA[17]~320_combout ;
wire \my_regfile|data_readRegA[17]~322_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[17]~feeder_combout ;
wire \my_regfile|data_readRegA[17]~304_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[17]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[17].dffei|q[17]~feeder_combout ;
wire \my_regfile|data_readRegA[17]~303_combout ;
wire \my_regfile|data_readRegA[17]~306_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[17]~feeder_combout ;
wire \my_regfile|data_readRegA[17]~305_combout ;
wire \my_regfile|data_readRegA[17]~307_combout ;
wire \my_regfile|data_readRegA[17]~308_combout ;
wire \my_regfile|data_readRegA[17]~309_combout ;
wire \my_regfile|data_readRegA[17]~312_combout ;
wire \my_regfile|data_readRegA[17]~310_combout ;
wire \my_regfile|data_readRegA[17]~311_combout ;
wire \my_regfile|data_readRegA[17]~313_combout ;
wire \my_regfile|data_readRegA[17]~314_combout ;
wire \my_regfile|data_readRegA[17]~316_combout ;
wire \my_regfile|data_readRegA[17]~315_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[17]~feeder_combout ;
wire \my_regfile|data_readRegA[17]~317_combout ;
wire \my_regfile|data_readRegA[17]~318_combout ;
wire \my_regfile|data_readRegA[17]~319_combout ;
wire \my_processor|data[17]~49_combout ;
wire \my_processor|ALUOper|Add0~31 ;
wire \my_processor|ALUOper|Add0~32_combout ;
wire \my_processor|data_writeReg[17]~306_combout ;
wire \my_processor|data_writeReg[16]~175_combout ;
wire \my_processor|data_writeReg[16]~176_combout ;
wire \my_processor|data_writeReg[16]~177_combout ;
wire \my_regfile|regWriteCheck_loop[4].dffei|q[16]~feeder_combout ;
wire \my_regfile|data_readRegB[16]~332_combout ;
wire \my_regfile|data_readRegB[16]~333_combout ;
wire \my_regfile|data_readRegB[16]~336_combout ;
wire \my_regfile|data_readRegB[16]~337_combout ;
wire \my_regfile|data_readRegB[16]~334_combout ;
wire \my_regfile|data_readRegB[16]~335_combout ;
wire \my_regfile|data_readRegB[16]~338_combout ;
wire \my_regfile|data_readRegB[16]~328_combout ;
wire \my_regfile|data_readRegB[16]~330_combout ;
wire \my_regfile|data_readRegB[16]~329_combout ;
wire \my_regfile|data_readRegB[16]~331_combout ;
wire \my_regfile|data_readRegB[16]~339_combout ;
wire \my_regfile|data_readRegB[16]~343_combout ;
wire \my_regfile|data_readRegB[16]~340_combout ;
wire \my_regfile|data_readRegB[16]~342_combout ;
wire \my_regfile|data_readRegB[16]~341_combout ;
wire \my_regfile|data_readRegB[16]~344_combout ;
wire \my_regfile|data_readRegB[16]~346_combout ;
wire \my_regfile|data_readRegB[16]~345_combout ;
wire \my_regfile|data_readRegB[16]~347_combout ;
wire \my_regfile|data_readRegB[16]~348_combout ;
wire \my_regfile|data_readRegA[16]~344_combout ;
wire \my_processor|dataA[16]~105_combout ;
wire \my_processor|dataA[16]~67_combout ;
wire \my_processor|ALUOper|Add1~33 ;
wire \my_processor|ALUOper|Add1~34_combout ;
wire \my_processor|ALUOper|ShiftLeft0~61_combout ;
wire \my_processor|ALUOper|ShiftLeft0~95_combout ;
wire \my_processor|ALUOper|ShiftRight0~5_combout ;
wire \my_processor|ALUOper|ShiftRight0~4_combout ;
wire \my_processor|ALUOper|ShiftRight0~18_combout ;
wire \my_processor|ALUOper|ShiftRight0~19_combout ;
wire \my_processor|ALUOper|ShiftRight0~20_combout ;
wire \my_processor|ALUOper|ShiftRight0~36_combout ;
wire \my_processor|ALUOper|ShiftRight0~54_combout ;
wire \my_processor|ALUOper|ShiftRight0~55_combout ;
wire \my_processor|ALUOper|ShiftRight0~56_combout ;
wire \my_processor|ALUOper|ShiftLeft0~63_combout ;
wire \my_processor|ALUOper|ShiftLeft0~50_combout ;
wire \my_processor|ALUOper|ShiftLeft0~71_combout ;
wire \my_processor|ALUOper|ShiftLeft0~94_combout ;
wire \my_processor|ALUOper|ShiftLeft0~107_combout ;
wire \my_processor|data_writeReg[17]~164_combout ;
wire \my_processor|data_writeReg[17]~165_combout ;
wire \my_processor|data_writeReg[17]~166_combout ;
wire \my_processor|data_writeReg[17]~167_combout ;
wire \my_processor|ALUOper|Add0~33 ;
wire \my_processor|ALUOper|Add0~34_combout ;
wire \my_processor|data_writeReg[17]~168_combout ;
wire \my_processor|data_writeReg[17]~169_combout ;
wire \my_processor|data_writeReg[17]~170_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[17]~feeder_combout ;
wire \my_regfile|data_readRegB[17]~322_combout ;
wire \my_regfile|data_readRegB[17]~320_combout ;
wire \my_regfile|data_readRegB[17]~321_combout ;
wire \my_regfile|data_readRegB[17]~319_combout ;
wire \my_regfile|data_readRegB[17]~323_combout ;
wire \my_regfile|data_readRegB[17]~316_combout ;
wire \my_regfile|data_readRegB[17]~314_combout ;
wire \my_regfile|data_readRegB[17]~317_combout ;
wire \my_regfile|data_readRegB[17]~315_combout ;
wire \my_regfile|data_readRegB[17]~318_combout ;
wire \my_regfile|data_readRegB[17]~311_combout ;
wire \my_regfile|data_readRegB[17]~312_combout ;
wire \my_regfile|data_readRegB[17]~307_combout ;
wire \my_regfile|data_readRegB[17]~306_combout ;
wire \my_regfile|data_readRegB[17]~308_combout ;
wire \my_regfile|data_readRegB[17]~309_combout ;
wire \my_regfile|data_readRegB[17]~310_combout ;
wire \my_regfile|data_readRegB[17]~313_combout ;
wire \my_regfile|data_readRegB[17]~324_combout ;
wire \my_regfile|data_readRegB[17]~325_combout ;
wire \my_regfile|data_readRegB[17]~326_combout ;
wire \my_regfile|data_readRegB[17]~327_combout ;
wire \my_regfile|data_readRegA[17]~323_combout ;
wire \my_processor|dataA[17]~104_combout ;
wire \my_processor|dataA[17]~66_combout ;
wire \my_processor|ALUOper|Add1~35 ;
wire \my_processor|ALUOper|Add1~36_combout ;
wire \my_processor|ALUOper|ShiftRight0~51_combout ;
wire \my_processor|ALUOper|ShiftRight0~52_combout ;
wire \my_processor|ALUOper|ShiftLeft0~11_combout ;
wire \my_processor|ALUOper|ShiftLeft0~51_combout ;
wire \my_processor|ALUOper|ShiftLeft0~91_combout ;
wire \my_processor|ALUOper|ShiftLeft0~92_combout ;
wire \my_processor|data_writeReg[18]~157_combout ;
wire \my_processor|ALUOper|ShiftLeft0~106_combout ;
wire \my_processor|data_writeReg[18]~158_combout ;
wire \my_processor|data_writeReg[18]~160_combout ;
wire \my_processor|data[18]~50_combout ;
wire \my_processor|data[19]~51_combout ;
wire \my_processor|ALUOper|Add0~35 ;
wire \my_processor|ALUOper|Add0~36_combout ;
wire \my_processor|data_writeReg[18]~161_combout ;
wire \my_processor|data_writeReg[18]~162_combout ;
wire \my_processor|data_writeReg[18]~163_combout ;
wire \my_regfile|data_readRegB[18]~295_combout ;
wire \my_regfile|data_readRegB[18]~296_combout ;
wire \my_regfile|data_readRegB[18]~297_combout ;
wire \my_regfile|data_readRegB[18]~291_combout ;
wire \my_regfile|data_readRegB[18]~292_combout ;
wire \my_regfile|data_readRegB[18]~290_combout ;
wire \my_regfile|data_readRegB[18]~293_combout ;
wire \my_regfile|data_readRegB[18]~294_combout ;
wire \my_regfile|data_readRegB[18]~287_combout ;
wire \my_regfile|data_readRegB[18]~285_combout ;
wire \my_regfile|data_readRegB[18]~286_combout ;
wire \my_regfile|data_readRegB[18]~288_combout ;
wire \my_regfile|data_readRegB[18]~289_combout ;
wire \my_regfile|data_readRegB[18]~298_combout ;
wire \my_regfile|data_readRegB[18]~302_combout ;
wire \my_regfile|data_readRegB[18]~301_combout ;
wire \my_regfile|data_readRegB[18]~300_combout ;
wire \my_regfile|data_readRegB[18]~299_combout ;
wire \my_regfile|data_readRegB[18]~303_combout ;
wire \my_regfile|data_readRegB[18]~304_combout ;
wire \my_regfile|data_readRegB[18]~305_combout ;
wire \my_processor|dataB[18]~13_combout ;
wire \my_processor|ALUOper|Add1~37 ;
wire \my_processor|ALUOper|Add1~38_combout ;
wire \my_processor|ALUOper|ShiftLeft0~105_combout ;
wire \my_processor|ALUOper|ShiftLeft0~12_combout ;
wire \my_processor|ALUOper|ShiftLeft0~13_combout ;
wire \my_processor|ALUOper|ShiftLeft0~87_combout ;
wire \my_processor|data_writeReg[19]~150_combout ;
wire \my_processor|ALUOper|ShiftLeft0~88_combout ;
wire \my_processor|ALUOper|ShiftRight0~44_combout ;
wire \my_processor|ALUOper|ShiftRight0~27_combout ;
wire \my_processor|ALUOper|ShiftRight0~47_combout ;
wire \my_processor|ALUOper|ShiftRight0~48_combout ;
wire \my_processor|data_writeReg[19]~151_combout ;
wire \my_processor|data_writeReg[19]~152_combout ;
wire \my_processor|data_writeReg[19]~153_combout ;
wire \my_processor|ALUOper|Add0~37 ;
wire \my_processor|ALUOper|Add0~38_combout ;
wire \my_processor|data_writeReg[19]~154_combout ;
wire \my_processor|data_writeReg[19]~155_combout ;
wire \my_processor|data_writeReg[19]~156_combout ;
wire \my_regfile|data_readRegB[19]~281_combout ;
wire \my_regfile|data_readRegB[19]~282_combout ;
wire \my_regfile|data_readRegB[19]~283_combout ;
wire \my_regfile|data_readRegB[19]~273_combout ;
wire \my_regfile|data_readRegB[19]~272_combout ;
wire \my_regfile|data_readRegB[19]~274_combout ;
wire \my_regfile|data_readRegB[19]~271_combout ;
wire \my_regfile|data_readRegB[19]~275_combout ;
wire \my_regfile|data_readRegB[19]~276_combout ;
wire \my_regfile|data_readRegB[19]~279_combout ;
wire \my_regfile|data_readRegB[19]~278_combout ;
wire \my_regfile|data_readRegB[19]~277_combout ;
wire \my_regfile|data_readRegB[19]~280_combout ;
wire \my_regfile|data_readRegB[19]~266_combout ;
wire \my_regfile|data_readRegB[19]~267_combout ;
wire \my_regfile|data_readRegB[19]~268_combout ;
wire \my_regfile|data_readRegB[19]~269_combout ;
wire \my_regfile|data_readRegB[19]~263_combout ;
wire \my_regfile|data_readRegB[19]~264_combout ;
wire \my_regfile|data_readRegB[19]~265_combout ;
wire \my_regfile|data_readRegB[19]~270_combout ;
wire \my_regfile|data_readRegB[19]~284_combout ;
wire \my_processor|dataB[19]~12_combout ;
wire \my_processor|ALUOper|Add1~39 ;
wire \my_processor|ALUOper|Add1~40_combout ;
wire \my_processor|ALUOper|ShiftLeft0~75_combout ;
wire \my_processor|ALUOper|ShiftLeft0~78_combout ;
wire \my_processor|ALUOper|ShiftLeft0~103_combout ;
wire \my_processor|ALUOper|ShiftRight0~39_combout ;
wire \my_processor|ALUOper|ShiftRight0~43_combout ;
wire \my_processor|ALUOper|ShiftLeft0~81_combout ;
wire \my_processor|ALUOper|ShiftLeft0~72_combout ;
wire \my_processor|ALUOper|ShiftLeft0~85_combout ;
wire \my_processor|ALUOper|ShiftLeft0~86_combout ;
wire \my_processor|data_writeReg[20]~143_combout ;
wire \my_processor|data_writeReg[20]~144_combout ;
wire \my_processor|data_writeReg[20]~146_combout ;
wire \my_processor|ALUOper|Add0~39 ;
wire \my_processor|ALUOper|Add0~40_combout ;
wire \my_processor|data[20]~52_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[21]~feeder_combout ;
wire \my_regfile|data_readRegA[21]~231_combout ;
wire \my_regfile|data_readRegA[21]~232_combout ;
wire \my_regfile|data_readRegA[21]~234_combout ;
wire \my_regfile|data_readRegA[21]~233_combout ;
wire \my_regfile|data_readRegA[21]~235_combout ;
wire \my_regfile|data_readRegA[21]~224_combout ;
wire \my_regfile|data_readRegA[21]~223_combout ;
wire \my_regfile|data_readRegA[21]~222_combout ;
wire \my_regfile|data_readRegA[21]~221_combout ;
wire \my_regfile|data_readRegA[21]~225_combout ;
wire \my_regfile|data_readRegA[21]~220_combout ;
wire \my_regfile|regWriteCheck_loop[4].dffei|q[21]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[21]~feeder_combout ;
wire \my_regfile|data_readRegA[21]~226_combout ;
wire \my_regfile|regWriteCheck_loop[2].dffei|q[21]~feeder_combout ;
wire \my_regfile|data_readRegA[21]~228_combout ;
wire \my_regfile|data_readRegA[21]~227_combout ;
wire \my_regfile|data_readRegA[21]~229_combout ;
wire \my_regfile|data_readRegA[21]~219_combout ;
wire \my_regfile|data_readRegA[21]~230_combout ;
wire \my_regfile|regWriteCheck_loop[31].dffei|q[21]~feeder_combout ;
wire \my_regfile|data_readRegA[21]~237_combout ;
wire \my_regfile|regWriteCheck_loop[27].dffei|q[21]~feeder_combout ;
wire \my_regfile|data_readRegA[21]~236_combout ;
wire \my_regfile|data_readRegA[21]~238_combout ;
wire \my_processor|data[21]~53_combout ;
wire \my_processor|data_writeReg[20]~147_combout ;
wire \my_processor|data_writeReg[20]~148_combout ;
wire \my_processor|data_writeReg[20]~149_combout ;
wire \my_regfile|data_readRegB[20]~260_combout ;
wire \my_regfile|data_readRegB[20]~259_combout ;
wire \my_regfile|data_readRegB[20]~261_combout ;
wire \my_regfile|data_readRegB[20]~246_combout ;
wire \my_regfile|data_readRegB[20]~243_combout ;
wire \my_regfile|data_readRegB[20]~244_combout ;
wire \my_regfile|data_readRegB[20]~242_combout ;
wire \my_regfile|data_readRegB[20]~245_combout ;
wire \my_regfile|data_readRegB[20]~247_combout ;
wire \my_regfile|data_readRegB[20]~248_combout ;
wire \my_regfile|data_readRegB[20]~250_combout ;
wire \my_regfile|data_readRegB[20]~249_combout ;
wire \my_regfile|data_readRegB[20]~251_combout ;
wire \my_regfile|data_readRegB[20]~252_combout ;
wire \my_regfile|data_readRegB[20]~253_combout ;
wire \my_regfile|data_readRegB[20]~257_combout ;
wire \my_regfile|data_readRegB[20]~254_combout ;
wire \my_regfile|data_readRegB[20]~256_combout ;
wire \my_regfile|data_readRegB[20]~255_combout ;
wire \my_regfile|data_readRegB[20]~258_combout ;
wire \my_regfile|data_readRegB[20]~262_combout ;
wire \my_processor|dataB[20]~11_combout ;
wire \my_processor|ALUOper|Add1~41 ;
wire \my_processor|ALUOper|Add1~42_combout ;
wire \my_processor|ALUOper|ShiftRight0~97_combout ;
wire \my_processor|ALUOper|ShiftRight0~37_combout ;
wire \my_processor|ALUOper|ShiftRight0~38_combout ;
wire \my_processor|ALUOper|ShiftLeft0~64_combout ;
wire \my_processor|ALUOper|ShiftLeft0~52_combout ;
wire \my_processor|ALUOper|ShiftLeft0~73_combout ;
wire \my_processor|ALUOper|ShiftLeft0~74_combout ;
wire \my_processor|data_writeReg[21]~136_combout ;
wire \my_processor|data_writeReg[21]~137_combout ;
wire \my_processor|data_writeReg[21]~138_combout ;
wire \my_processor|data_writeReg[21]~139_combout ;
wire \my_processor|ALUOper|Add0~41 ;
wire \my_processor|ALUOper|Add0~42_combout ;
wire \my_processor|data_writeReg[21]~140_combout ;
wire \my_processor|data_writeReg[21]~141_combout ;
wire \my_processor|data_writeReg[21]~142_combout ;
wire \my_regfile|data_readRegB[21]~232_combout ;
wire \my_regfile|data_readRegB[21]~231_combout ;
wire \my_regfile|data_readRegB[21]~233_combout ;
wire \my_regfile|data_readRegB[21]~223_combout ;
wire \my_regfile|data_readRegB[21]~222_combout ;
wire \my_regfile|data_readRegB[21]~224_combout ;
wire \my_regfile|data_readRegB[21]~221_combout ;
wire \my_regfile|data_readRegB[21]~225_combout ;
wire \my_regfile|data_readRegB[21]~229_combout ;
wire \my_regfile|data_readRegB[21]~226_combout ;
wire \my_regfile|data_readRegB[21]~228_combout ;
wire \my_regfile|data_readRegB[21]~227_combout ;
wire \my_regfile|data_readRegB[21]~230_combout ;
wire \my_regfile|data_readRegB[21]~234_combout ;
wire \my_regfile|data_readRegB[21]~237_combout ;
wire \my_regfile|data_readRegB[21]~236_combout ;
wire \my_regfile|data_readRegB[21]~238_combout ;
wire \my_regfile|data_readRegB[21]~235_combout ;
wire \my_regfile|data_readRegB[21]~239_combout ;
wire \my_regfile|data_readRegB[21]~240_combout ;
wire \my_regfile|data_readRegB[21]~241_combout ;
wire \my_regfile|data_readRegA[21]~239_combout ;
wire \my_processor|dataA[21]~100_combout ;
wire \my_processor|dataA[21]~62_combout ;
wire \my_processor|ALUOper|Add0~43 ;
wire \my_processor|ALUOper|Add0~44_combout ;
wire \my_processor|data_writeReg[22]~133_combout ;
wire \my_processor|data_writeReg[22]~131_combout ;
wire \my_processor|ALUOper|Add1~43 ;
wire \my_processor|ALUOper|Add1~44_combout ;
wire \my_processor|ALUOper|ShiftRight0~30_combout ;
wire \my_processor|ALUOper|ShiftRight0~34_combout ;
wire \my_processor|ALUOper|ShiftLeft0~14_combout ;
wire \my_processor|ALUOper|ShiftLeft0~53_combout ;
wire \my_processor|ALUOper|ShiftLeft0~54_combout ;
wire \my_processor|data_writeReg[22]~129_combout ;
wire \my_processor|data_writeReg[22]~130_combout ;
wire \my_processor|data_writeReg[22]~132_combout ;
wire \my_processor|data_writeReg[22]~134_combout ;
wire \my_processor|data_writeReg[22]~135_combout ;
wire \my_regfile|data_readRegA[22]~216_combout ;
wire \my_regfile|data_readRegA[22]~215_combout ;
wire \my_regfile|data_readRegA[22]~217_combout ;
wire \my_regfile|data_readRegA[22]~213_combout ;
wire \my_regfile|data_readRegA[22]~212_combout ;
wire \my_regfile|data_readRegA[22]~211_combout ;
wire \my_regfile|data_readRegA[22]~210_combout ;
wire \my_regfile|data_readRegA[22]~214_combout ;
wire \my_regfile|data_readRegA[22]~203_combout ;
wire \my_regfile|data_readRegA[22]~202_combout ;
wire \my_regfile|data_readRegA[22]~198_combout ;
wire \my_regfile|data_readRegA[22]~199_combout ;
wire \my_regfile|data_readRegA[22]~200_combout ;
wire \my_regfile|data_readRegA[22]~201_combout ;
wire \my_regfile|data_readRegA[22]~204_combout ;
wire \my_regfile|data_readRegA[22]~206_combout ;
wire \my_regfile|data_readRegA[22]~205_combout ;
wire \my_regfile|data_readRegA[22]~208_combout ;
wire \my_regfile|data_readRegA[22]~207_combout ;
wire \my_regfile|data_readRegA[22]~209_combout ;
wire \my_regfile|data_readRegA[22]~218_combout ;
wire \my_processor|dataA[22]~99_combout ;
wire \my_processor|dataA[22]~61_combout ;
wire \my_processor|ALUOper|Add1~45 ;
wire \my_processor|ALUOper|Add1~47 ;
wire \my_processor|ALUOper|Add1~49 ;
wire \my_processor|ALUOper|Add1~51 ;
wire \my_processor|ALUOper|Add1~53 ;
wire \my_processor|ALUOper|Add1~55 ;
wire \my_processor|ALUOper|Add1~57 ;
wire \my_processor|ALUOper|Add1~58_combout ;
wire \my_processor|ALUOper|ShiftRight0~6_combout ;
wire \my_processor|ALUOper|ShiftLeft0~69_combout ;
wire \my_processor|data_writeReg[2]~61_combout ;
wire \my_processor|ALUOper|ShiftLeft0~10_combout ;
wire \my_processor|ALUOper|ShiftLeft0~66_combout ;
wire \my_processor|ALUOper|ShiftLeft0~67_combout ;
wire \my_processor|ALUOper|ShiftLeft0~68_combout ;
wire \my_processor|data_writeReg[29]~62_combout ;
wire \my_processor|ALUOper|ShiftLeft0~8_combout ;
wire \my_processor|data_writeReg[29]~63_combout ;
wire \my_processor|ALUOper|ShiftLeft0~59_combout ;
wire \my_processor|ALUOper|ShiftLeft0~65_combout ;
wire \my_processor|data_writeReg[29]~64_combout ;
wire \my_processor|data_writeReg[29]~65_combout ;
wire \my_processor|data_writeReg[29]~67_combout ;
wire \my_processor|data_writeReg[29]~68_combout ;
wire \my_processor|data_writeReg[29]~311_combout ;
wire \my_processor|data_writeReg[29]~312_combout ;
wire \my_processor|data_writeReg[29]~71_combout ;
wire \my_regfile|data_readRegA[29]~65_combout ;
wire \my_regfile|data_readRegA[29]~62_combout ;
wire \my_regfile|data_readRegA[29]~63_combout ;
wire \my_regfile|data_readRegA[29]~64_combout ;
wire \my_regfile|data_readRegA[29]~66_combout ;
wire \my_regfile|data_readRegA[29]~57_combout ;
wire \my_regfile|data_readRegA[29]~58_combout ;
wire \my_regfile|data_readRegA[29]~59_combout ;
wire \my_regfile|data_readRegA[29]~60_combout ;
wire \my_regfile|data_readRegA[29]~61_combout ;
wire \my_regfile|data_readRegA[29]~67_combout ;
wire \my_regfile|data_readRegA[29]~68_combout ;
wire \my_regfile|data_readRegA[29]~69_combout ;
wire \my_regfile|data_readRegA[29]~54_combout ;
wire \my_regfile|data_readRegA[29]~55_combout ;
wire \my_regfile|data_readRegA[29]~51_combout ;
wire \my_regfile|data_readRegA[29]~50_combout ;
wire \my_regfile|data_readRegA[29]~52_combout ;
wire \my_regfile|data_readRegA[29]~53_combout ;
wire \my_regfile|data_readRegA[29]~56_combout ;
wire \my_regfile|data_readRegA[29]~70_combout ;
wire \my_processor|data[29]~61_combout ;
wire \my_processor|data_writeReg[28]~76_combout ;
wire \my_processor|ALUOper|Add1~56_combout ;
wire \my_processor|ALUOper|ShiftRight0~10_combout ;
wire \my_processor|ALUOper|ShiftLeft0~15_combout ;
wire \my_processor|ALUOper|ShiftLeft0~83_combout ;
wire \my_processor|ALUOper|ShiftLeft0~47_combout ;
wire \my_processor|ALUOper|ShiftLeft0~44_combout ;
wire \my_processor|data_writeReg[28]~72_combout ;
wire \my_processor|data_writeReg[28]~73_combout ;
wire \my_processor|ALUOper|ShiftLeft0~82_combout ;
wire \my_processor|data_writeReg[28]~74_combout ;
wire \my_processor|data_writeReg[28]~75_combout ;
wire \my_processor|data_writeReg[28]~77_combout ;
wire \my_processor|ALUOper|Add0~56_combout ;
wire \my_processor|data_writeReg[28]~78_combout ;
wire \my_processor|data_writeReg[28]~79_combout ;
wire \my_processor|data_writeReg[28]~80_combout ;
wire \my_regfile|data_readRegB[28]~89_combout ;
wire \my_regfile|data_readRegB[28]~90_combout ;
wire \my_regfile|data_readRegB[28]~91_combout ;
wire \my_regfile|data_readRegB[28]~84_combout ;
wire \my_regfile|data_readRegB[28]~86_combout ;
wire \my_regfile|data_readRegB[28]~87_combout ;
wire \my_regfile|data_readRegB[28]~85_combout ;
wire \my_regfile|data_readRegB[28]~88_combout ;
wire \my_regfile|data_readRegB[28]~77_combout ;
wire \my_regfile|data_readRegB[28]~74_combout ;
wire \my_regfile|data_readRegB[28]~75_combout ;
wire \my_regfile|data_readRegB[28]~71_combout ;
wire \my_regfile|data_readRegB[28]~72_combout ;
wire \my_regfile|data_readRegB[28]~73_combout ;
wire \my_regfile|data_readRegB[28]~76_combout ;
wire \my_regfile|data_readRegB[28]~78_combout ;
wire \my_regfile|data_readRegB[28]~82_combout ;
wire \my_regfile|data_readRegB[28]~79_combout ;
wire \my_regfile|data_readRegB[28]~80_combout ;
wire \my_regfile|data_readRegB[28]~81_combout ;
wire \my_regfile|data_readRegB[28]~83_combout ;
wire \my_regfile|data_readRegB[28]~92_combout ;
wire \my_regfile|data_readRegA[28]~91_combout ;
wire \my_processor|dataA[28]~93_combout ;
wire \my_processor|dataA[28]~55_combout ;
wire \my_processor|ALUOper|ShiftRight0~14_combout ;
wire \my_processor|ALUOper|ShiftRight0~15_combout ;
wire \my_processor|ALUOper|ShiftRight0~16_combout ;
wire \my_processor|ALUOper|ShiftRight0~17_combout ;
wire \my_processor|aulOper[2]~2_combout ;
wire \my_processor|data_writeReg[2]~86_combout ;
wire \my_processor|ALUOper|ShiftLeft0~93_combout ;
wire \my_processor|ALUOper|ShiftLeft0~46_combout ;
wire \my_processor|ALUOper|ShiftLeft0~48_combout ;
wire \my_processor|data_writeReg[4]~83_combout ;
wire \my_processor|data_writeReg[26]~94_combout ;
wire \my_processor|data_writeReg[26]~95_combout ;
wire \my_processor|ALUOper|Add1~52_combout ;
wire \my_processor|data_writeReg[26]~96_combout ;
wire \my_processor|data_writeReg[26]~97_combout ;
wire \my_processor|data_writeReg[26]~99_combout ;
wire \my_processor|data_writeReg[26]~100_combout ;
wire \my_processor|data_writeReg[26]~101_combout ;
wire \my_regfile|data_readRegA[26]~130_combout ;
wire \my_regfile|data_readRegA[26]~131_combout ;
wire \my_regfile|data_readRegA[26]~132_combout ;
wire \my_processor|data[26]~58_combout ;
wire \my_processor|ALUOper|Add0~54_combout ;
wire \my_processor|ALUOper|ShiftRight0~13_combout ;
wire \my_processor|ALUOper|Add1~54_combout ;
wire \my_processor|data_writeReg[27]~88_combout ;
wire \my_processor|ALUOper|ShiftLeft0~16_combout ;
wire \my_processor|ALUOper|ShiftLeft0~7_combout ;
wire \my_processor|ALUOper|ShiftLeft0~9_combout ;
wire \my_processor|data_writeReg[27]~84_combout ;
wire \my_processor|ALUOper|ShiftLeft0~90_combout ;
wire \my_processor|data_writeReg[27]~85_combout ;
wire \my_processor|data_writeReg[27]~89_combout ;
wire \my_processor|data_writeReg[27]~90_combout ;
wire \my_processor|data_writeReg[27]~91_combout ;
wire \my_processor|data_writeReg[27]~92_combout ;
wire \my_processor|data_writeReg[27]~93_combout ;
wire \my_regfile|regWriteCheck_loop[23].dffei|q[27]~feeder_combout ;
wire \my_regfile|data_readRegB[27]~107_combout ;
wire \my_regfile|data_readRegB[27]~106_combout ;
wire \my_regfile|data_readRegB[27]~108_combout ;
wire \my_regfile|data_readRegB[27]~105_combout ;
wire \my_regfile|data_readRegB[27]~109_combout ;
wire \my_regfile|data_readRegB[27]~98_combout ;
wire \my_regfile|data_readRegB[27]~93_combout ;
wire \my_regfile|data_readRegB[27]~95_combout ;
wire \my_regfile|data_readRegB[27]~94_combout ;
wire \my_regfile|data_readRegB[27]~96_combout ;
wire \my_regfile|data_readRegB[27]~97_combout ;
wire \my_regfile|data_readRegB[27]~100_combout ;
wire \my_regfile|data_readRegB[27]~101_combout ;
wire \my_regfile|data_readRegB[27]~99_combout ;
wire \my_regfile|data_readRegB[27]~102_combout ;
wire \my_regfile|data_readRegB[27]~103_combout ;
wire \my_regfile|data_readRegB[27]~104_combout ;
wire \my_regfile|data_readRegB[27]~111_combout ;
wire \my_regfile|data_readRegB[27]~110_combout ;
wire \my_regfile|data_readRegB[27]~112_combout ;
wire \my_regfile|data_readRegB[27]~113_combout ;
wire \my_regfile|data_readRegA[27]~112_combout ;
wire \my_processor|dataA[27]~94_combout ;
wire \my_processor|dataA[27]~56_combout ;
wire \my_processor|ALUOper|ShiftRight0~11_combout ;
wire \my_processor|ALUOper|ShiftRight0~12_combout ;
wire \my_processor|ALUOper|ShiftRight0~28_combout ;
wire \my_processor|ALUOper|ShiftRight0~29_combout ;
wire \my_processor|ALUOper|ShiftLeft0~17_combout ;
wire \my_processor|data_writeReg[23]~120_combout ;
wire \my_processor|data_writeReg[23]~121_combout ;
wire \my_processor|ALUOper|Add1~46_combout ;
wire \my_processor|data_writeReg[23]~122_combout ;
wire \my_processor|data_writeReg[23]~123_combout ;
wire \my_processor|ALUOper|Add0~45 ;
wire \my_processor|ALUOper|Add0~46_combout ;
wire \my_processor|data_writeReg[23]~126_combout ;
wire \my_processor|data_writeReg[23]~127_combout ;
wire \my_processor|data_writeReg[23]~128_combout ;
wire \my_regfile|data_readRegB[23]~190_combout ;
wire \my_regfile|data_readRegB[23]~193_combout ;
wire \my_regfile|data_readRegB[23]~191_combout ;
wire \my_regfile|data_readRegB[23]~192_combout ;
wire \my_regfile|data_readRegB[23]~194_combout ;
wire \my_regfile|data_readRegB[23]~182_combout ;
wire \my_regfile|data_readRegB[23]~183_combout ;
wire \my_regfile|data_readRegB[23]~184_combout ;
wire \my_regfile|data_readRegB[23]~187_combout ;
wire \my_regfile|data_readRegB[23]~186_combout ;
wire \my_regfile|data_readRegB[23]~185_combout ;
wire \my_regfile|data_readRegB[23]~188_combout ;
wire \my_regfile|data_readRegB[23]~180_combout ;
wire \my_regfile|data_readRegB[23]~179_combout ;
wire \my_regfile|data_readRegB[23]~178_combout ;
wire \my_regfile|data_readRegB[23]~181_combout ;
wire \my_regfile|data_readRegB[23]~189_combout ;
wire \my_regfile|data_readRegB[23]~196_combout ;
wire \my_regfile|data_readRegB[23]~195_combout ;
wire \my_regfile|data_readRegB[23]~197_combout ;
wire \my_regfile|data_readRegB[23]~198_combout ;
wire \my_processor|dataB[23]~8_combout ;
wire \my_processor|ALUOper|Add0~47 ;
wire \my_processor|ALUOper|Add0~49 ;
wire \my_processor|ALUOper|Add0~50_combout ;
wire \my_processor|ALUOper|ShiftRight0~21_combout ;
wire \my_processor|ALUOper|Add1~50_combout ;
wire \my_processor|data_writeReg[25]~104_combout ;
wire \my_processor|data_writeReg[25]~102_combout ;
wire \my_processor|ALUOper|ShiftLeft0~96_combout ;
wire \my_processor|data_writeReg[25]~103_combout ;
wire \my_processor|data_writeReg[25]~105_combout ;
wire \my_processor|data_writeReg[25]~106_combout ;
wire \my_processor|data_writeReg[25]~107_combout ;
wire \my_processor|data_writeReg[25]~108_combout ;
wire \my_processor|data_writeReg[25]~109_combout ;
wire \my_regfile|data_readRegA[25]~151_combout ;
wire \my_regfile|data_readRegA[25]~152_combout ;
wire \my_regfile|data_readRegA[25]~153_combout ;
wire \my_processor|data[25]~57_combout ;
wire \my_processor|data_writeReg[24]~114_combout ;
wire \my_processor|ALUOper|Add0~48_combout ;
wire \my_processor|ALUOper|ShiftLeft0~99_combout ;
wire \my_processor|data_writeReg[24]~110_combout ;
wire \my_processor|data_writeReg[24]~111_combout ;
wire \my_processor|ALUOper|Add1~48_combout ;
wire \my_processor|ALUOper|ShiftRight0~25_combout ;
wire \my_processor|data_writeReg[24]~112_combout ;
wire \my_processor|data_writeReg[24]~113_combout ;
wire \my_processor|data_writeReg[24]~115_combout ;
wire \my_processor|data_writeReg[24]~116_combout ;
wire \my_processor|data_writeReg[24]~117_combout ;
wire \my_regfile|data_readRegA[24]~170_combout ;
wire \my_regfile|data_readRegA[24]~168_combout ;
wire \my_regfile|data_readRegA[24]~169_combout ;
wire \my_regfile|data_readRegA[24]~171_combout ;
wire \my_regfile|data_readRegA[24]~172_combout ;
wire \my_regfile|data_readRegA[24]~173_combout ;
wire \my_regfile|data_readRegA[24]~174_combout ;
wire \my_regfile|data_readRegA[24]~175_combout ;
wire \my_regfile|data_readRegA[24]~161_combout ;
wire \my_regfile|data_readRegA[24]~158_combout ;
wire \my_regfile|data_readRegA[24]~159_combout ;
wire \my_regfile|data_readRegA[24]~160_combout ;
wire \my_regfile|data_readRegA[24]~155_combout ;
wire \my_regfile|data_readRegA[24]~156_combout ;
wire \my_regfile|data_readRegA[24]~157_combout ;
wire \my_regfile|data_readRegA[24]~162_combout ;
wire \my_regfile|data_readRegA[24]~165_combout ;
wire \my_regfile|data_readRegA[24]~164_combout ;
wire \my_regfile|data_readRegA[24]~166_combout ;
wire \my_regfile|data_readRegA[24]~163_combout ;
wire \my_regfile|data_readRegA[24]~167_combout ;
wire \my_regfile|data_readRegA[24]~176_combout ;
wire \my_processor|dataA[24]~97_combout ;
wire \my_processor|dataA[24]~59_combout ;
wire \my_processor|ALUOper|ShiftRight0~22_combout ;
wire \my_processor|ALUOper|ShiftRight0~23_combout ;
wire \my_processor|ALUOper|ShiftRight0~42_combout ;
wire \my_processor|data_writeReg[12]~201_combout ;
wire \my_processor|ALUOper|ShiftRight0~70_combout ;
wire \my_processor|ALUOper|ShiftRight0~71_combout ;
wire \my_processor|ALUOper|ShiftRight0~72_combout ;
wire \my_processor|data_writeReg[12]~202_combout ;
wire \my_processor|data_writeReg[12]~204_combout ;
wire \my_processor|ALUOper|Add0~24_combout ;
wire \my_processor|data_writeReg[12]~205_combout ;
wire \my_processor|data_writeReg[12]~206_combout ;
wire \my_processor|data_writeReg[12]~207_combout ;
wire \my_regfile|data_readRegA[12]~425_combout ;
wire \my_regfile|data_readRegA[12]~426_combout ;
wire \my_regfile|data_readRegA[12]~427_combout ;
wire \my_processor|data[12]~44_combout ;
wire \my_processor|ALUOper|Add0~26_combout ;
wire \my_processor|ALUOper|Add1~26_combout ;
wire \my_processor|ALUOper|ShiftRight0~69_combout ;
wire \my_processor|data_writeReg[13]~194_combout ;
wire \my_processor|data_writeReg[13]~195_combout ;
wire \my_processor|data_writeReg[13]~196_combout ;
wire \my_processor|data_writeReg[13]~197_combout ;
wire \my_processor|data_writeReg[13]~198_combout ;
wire \my_processor|data_writeReg[13]~199_combout ;
wire \my_processor|data_writeReg[13]~200_combout ;
wire \my_regfile|data_readRegB[13]~408_combout ;
wire \my_regfile|data_readRegB[13]~409_combout ;
wire \my_regfile|data_readRegB[13]~410_combout ;
wire \my_regfile|data_readRegB[13]~395_combout ;
wire \my_regfile|data_readRegB[13]~391_combout ;
wire \my_regfile|data_readRegB[13]~392_combout ;
wire \my_regfile|data_readRegB[13]~393_combout ;
wire \my_regfile|data_readRegB[13]~394_combout ;
wire \my_regfile|data_readRegB[13]~396_combout ;
wire \my_regfile|data_readRegB[13]~398_combout ;
wire \my_regfile|data_readRegB[13]~397_combout ;
wire \my_regfile|data_readRegB[13]~399_combout ;
wire \my_regfile|data_readRegB[13]~400_combout ;
wire \my_regfile|data_readRegB[13]~401_combout ;
wire \my_regfile|data_readRegB[13]~402_combout ;
wire \my_regfile|data_readRegB[13]~404_combout ;
wire \my_regfile|data_readRegB[13]~403_combout ;
wire \my_regfile|data_readRegB[13]~406_combout ;
wire \my_regfile|data_readRegB[13]~405_combout ;
wire \my_regfile|data_readRegB[13]~407_combout ;
wire \my_regfile|data_readRegB[13]~411_combout ;
wire \my_regfile|data_readRegA[13]~407_combout ;
wire \my_processor|dataA[13]~108_combout ;
wire \my_processor|dataA[13]~70_combout ;
wire \my_processor|ALUOper|ShiftRight0~67_combout ;
wire \my_processor|ALUOper|ShiftRight0~68_combout ;
wire \my_processor|ALUOper|ShiftRight0~76_combout ;
wire \my_processor|ALUOper|ShiftRight0~79_combout ;
wire \my_processor|ALUOper|ShiftRight0~80_combout ;
wire \my_processor|ALUOper|ShiftRight0~81_combout ;
wire \my_processor|data_writeReg[9]~222_combout ;
wire \my_processor|data_writeReg[9]~223_combout ;
wire \my_processor|data_writeReg[9]~224_combout ;
wire \my_processor|data_writeReg[9]~225_combout ;
wire \my_processor|data_writeReg[9]~226_combout ;
wire \my_processor|data_writeReg[9]~227_combout ;
wire \my_processor|data_writeReg[9]~228_combout ;
wire \my_regfile|data_readRegB[9]~481_combout ;
wire \my_regfile|data_readRegB[9]~482_combout ;
wire \my_regfile|data_readRegB[9]~478_combout ;
wire \my_regfile|data_readRegB[9]~479_combout ;
wire \my_regfile|data_readRegB[9]~477_combout ;
wire \my_regfile|data_readRegB[9]~480_combout ;
wire \my_regfile|data_readRegB[9]~484_combout ;
wire \my_regfile|data_readRegB[9]~485_combout ;
wire \my_regfile|data_readRegB[9]~483_combout ;
wire \my_regfile|data_readRegB[9]~486_combout ;
wire \my_regfile|data_readRegB[9]~487_combout ;
wire \my_regfile|data_readRegB[9]~488_combout ;
wire \my_regfile|data_readRegB[9]~495_combout ;
wire \my_regfile|data_readRegB[9]~494_combout ;
wire \my_regfile|data_readRegB[9]~496_combout ;
wire \my_regfile|data_readRegB[9]~490_combout ;
wire \my_regfile|data_readRegB[9]~492_combout ;
wire \my_regfile|data_readRegB[9]~489_combout ;
wire \my_regfile|data_readRegB[9]~491_combout ;
wire \my_regfile|data_readRegB[9]~493_combout ;
wire \my_regfile|data_readRegB[9]~497_combout ;
wire \my_regfile|data_readRegA[9]~491_combout ;
wire \my_processor|dataA[9]~112_combout ;
wire \my_processor|dataA[9]~74_combout ;
wire \my_processor|getDmemAddr|Add0~18_combout ;
wire \my_processor|address_dmem[9]~21_combout ;
wire \my_processor|ALUOper|Add0~16_combout ;
wire \my_processor|ALUOper|Add1~16_combout ;
wire \my_processor|data_writeReg[8]~231_combout ;
wire \my_processor|ALUOper|ShiftRight0~82_combout ;
wire \my_processor|ALUOper|ShiftRight0~83_combout ;
wire \my_processor|ALUOper|ShiftRight0~84_combout ;
wire \my_processor|data_writeReg[8]~229_combout ;
wire \my_processor|data_writeReg[8]~230_combout ;
wire \my_processor|data_writeReg[8]~232_combout ;
wire \my_processor|data_writeReg[8]~233_combout ;
wire \my_processor|data_writeReg[8]~234_combout ;
wire \my_processor|data_writeReg[8]~235_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[8]~feeder_combout ;
wire \my_regfile|data_readRegB[8]~503_combout ;
wire \my_regfile|data_readRegB[8]~504_combout ;
wire \my_regfile|data_readRegB[8]~505_combout ;
wire \my_regfile|data_readRegB[8]~506_combout ;
wire \my_regfile|data_readRegB[8]~507_combout ;
wire \my_regfile|data_readRegB[8]~501_combout ;
wire \my_regfile|data_readRegB[8]~499_combout ;
wire \my_regfile|data_readRegB[8]~500_combout ;
wire \my_regfile|data_readRegB[8]~498_combout ;
wire \my_regfile|data_readRegB[8]~502_combout ;
wire \my_regfile|data_readRegB[8]~509_combout ;
wire \my_regfile|data_readRegB[8]~508_combout ;
wire \my_regfile|data_readRegB[8]~510_combout ;
wire \my_regfile|data_readRegB[8]~511_combout ;
wire \my_regfile|data_readRegB[8]~515_combout ;
wire \my_regfile|data_readRegB[8]~514_combout ;
wire \my_regfile|data_readRegB[8]~513_combout ;
wire \my_regfile|data_readRegB[8]~512_combout ;
wire \my_regfile|data_readRegB[8]~516_combout ;
wire \my_regfile|data_readRegB[8]~517_combout ;
wire \my_regfile|data_readRegB[8]~518_combout ;
wire \my_processor|dataB[8]~23_combout ;
wire \my_processor|getDmemAddr|Add0~16_combout ;
wire \my_processor|address_dmem[8]~20_combout ;
wire \my_processor|data[7]~39_combout ;
wire \my_processor|data_writeReg[4]~241_combout ;
wire \my_processor|data_writeReg[7]~242_combout ;
wire \my_processor|ALUOper|ShiftRight0~74_combout ;
wire \my_processor|ALUOper|ShiftRight0~85_combout ;
wire \my_processor|ALUOper|ShiftRight0~86_combout ;
wire \my_processor|data_writeReg[7]~239_combout ;
wire \my_processor|data_writeReg[7]~240_combout ;
wire \my_processor|data_writeReg[7]~243_combout ;
wire \my_processor|data_writeReg[7]~244_combout ;
wire \my_regfile|data_readRegB[7]~530_combout ;
wire \my_regfile|data_readRegB[7]~529_combout ;
wire \my_regfile|data_readRegB[7]~531_combout ;
wire \my_regfile|data_readRegB[7]~525_combout ;
wire \my_regfile|data_readRegB[7]~526_combout ;
wire \my_regfile|data_readRegB[7]~527_combout ;
wire \my_regfile|data_readRegB[7]~524_combout ;
wire \my_regfile|data_readRegB[7]~528_combout ;
wire \my_regfile|data_readRegB[7]~519_combout ;
wire \my_regfile|data_readRegB[7]~520_combout ;
wire \my_regfile|data_readRegB[7]~521_combout ;
wire \my_regfile|data_readRegB[7]~522_combout ;
wire \my_regfile|data_readRegB[7]~523_combout ;
wire \my_regfile|data_readRegB[7]~532_combout ;
wire \my_regfile|data_readRegB[7]~534_combout ;
wire \my_regfile|data_readRegB[7]~533_combout ;
wire \my_regfile|data_readRegB[7]~536_combout ;
wire \my_regfile|data_readRegB[7]~535_combout ;
wire \my_regfile|data_readRegB[7]~537_combout ;
wire \my_regfile|data_readRegB[7]~538_combout ;
wire \my_regfile|data_readRegB[7]~539_combout ;
wire \my_processor|dataB[7]~24_combout ;
wire \my_processor|getDmemAddr|Add0~14_combout ;
wire \my_processor|address_dmem[7]~19_combout ;
wire \my_regfile|data_readRegA[11]~429_combout ;
wire \my_regfile|data_readRegA[11]~430_combout ;
wire \my_regfile|data_readRegA[11]~432_combout ;
wire \my_regfile|data_readRegA[11]~431_combout ;
wire \my_regfile|data_readRegA[11]~434_combout ;
wire \my_regfile|data_readRegA[11]~433_combout ;
wire \my_regfile|data_readRegA[11]~435_combout ;
wire \my_regfile|data_readRegA[11]~438_combout ;
wire \my_regfile|data_readRegA[11]~437_combout ;
wire \my_regfile|data_readRegA[11]~436_combout ;
wire \my_regfile|data_readRegA[11]~439_combout ;
wire \my_regfile|data_readRegA[11]~440_combout ;
wire \my_regfile|data_readRegA[11]~447_combout ;
wire \my_regfile|data_readRegA[11]~446_combout ;
wire \my_regfile|data_readRegA[11]~448_combout ;
wire \my_processor|data[11]~43_combout ;
wire \my_processor|ALUOper|Add0~20_combout ;
wire \my_processor|data_writeReg[10]~217_combout ;
wire \my_processor|ALUOper|Add1~20_combout ;
wire \my_processor|data_writeReg[10]~215_combout ;
wire \my_processor|ALUOper|ShiftRight0~78_combout ;
wire \my_processor|data_writeReg[10]~216_combout ;
wire \my_processor|data_writeReg[10]~218_combout ;
wire \my_processor|data_writeReg[10]~219_combout ;
wire \my_processor|data_writeReg[10]~220_combout ;
wire \my_processor|data_writeReg[10]~221_combout ;
wire \my_regfile|data_readRegA[10]~468_combout ;
wire \my_regfile|data_readRegA[10]~467_combout ;
wire \my_regfile|data_readRegA[10]~469_combout ;
wire \my_processor|data[10]~42_combout ;
wire \my_processor|ALUOper|Add0~22_combout ;
wire \my_processor|ALUOper|Add1~22_combout ;
wire \my_processor|ALUOper|ShiftRight0~75_combout ;
wire \my_processor|data_writeReg[11]~208_combout ;
wire \my_processor|data_writeReg[11]~209_combout ;
wire \my_processor|data_writeReg[11]~210_combout ;
wire \my_processor|data_writeReg[11]~211_combout ;
wire \my_processor|data_writeReg[11]~212_combout ;
wire \my_processor|data_writeReg[11]~213_combout ;
wire \my_processor|data_writeReg[11]~214_combout ;
wire \my_regfile|data_readRegA[11]~443_combout ;
wire \my_regfile|data_readRegA[11]~444_combout ;
wire \my_regfile|data_readRegA[11]~441_combout ;
wire \my_regfile|data_readRegA[11]~442_combout ;
wire \my_regfile|data_readRegA[11]~445_combout ;
wire \my_regfile|data_readRegA[11]~449_combout ;
wire \my_processor|dataA[11]~110_combout ;
wire \my_processor|dataA[11]~72_combout ;
wire \my_processor|ALUOper|ShiftRight0~73_combout ;
wire \my_processor|ALUOper|ShiftRight0~77_combout ;
wire \my_processor|ALUOper|ShiftRight0~87_combout ;
wire \my_processor|ALUOper|ShiftRight0~88_combout ;
wire \my_processor|data_writeReg[6]~247_combout ;
wire \my_processor|data_writeReg[6]~248_combout ;
wire \my_processor|ALUOper|Add0~12_combout ;
wire \my_processor|data_writeReg[6]~249_combout ;
wire \my_processor|data_writeReg[6]~250_combout ;
wire \my_processor|data_writeReg[6]~251_combout ;
wire \my_regfile|data_readRegB[6]~541_combout ;
wire \my_regfile|data_readRegB[6]~543_combout ;
wire \my_regfile|data_readRegB[6]~540_combout ;
wire \my_regfile|data_readRegB[6]~542_combout ;
wire \my_regfile|data_readRegB[6]~544_combout ;
wire \my_regfile|data_readRegB[6]~551_combout ;
wire \my_regfile|data_readRegB[6]~550_combout ;
wire \my_regfile|data_readRegB[6]~552_combout ;
wire \my_regfile|data_readRegB[6]~553_combout ;
wire \my_regfile|data_readRegB[6]~556_combout ;
wire \my_regfile|data_readRegB[6]~555_combout ;
wire \my_regfile|data_readRegB[6]~557_combout ;
wire \my_regfile|data_readRegB[6]~554_combout ;
wire \my_regfile|data_readRegB[6]~558_combout ;
wire \my_regfile|data_readRegB[6]~559_combout ;
wire \my_regfile|data_readRegB[6]~546_combout ;
wire \my_regfile|data_readRegB[6]~545_combout ;
wire \my_regfile|data_readRegB[6]~548_combout ;
wire \my_regfile|data_readRegB[6]~547_combout ;
wire \my_regfile|data_readRegB[6]~549_combout ;
wire \my_regfile|data_readRegB[6]~560_combout ;
wire \my_regfile|data_readRegA[31]~28_combout ;
wire \my_processor|dataA[6]~77_combout ;
wire \my_processor|dataA[6]~78_combout ;
wire \my_processor|getDmemAddr|Add0~12_combout ;
wire \my_processor|address_dmem[6]~18_combout ;
wire \my_processor|data[5]~37_combout ;
wire \my_processor|data_writeReg[5]~256_combout ;
wire \my_processor|ALUOper|ShiftRight0~89_combout ;
wire \my_processor|ALUOper|ShiftRight0~90_combout ;
wire \my_processor|ALUOper|ShiftRight0~91_combout ;
wire \my_processor|data_writeReg[5]~254_combout ;
wire \my_processor|data_writeReg[5]~255_combout ;
wire \my_processor|data_writeReg[5]~257_combout ;
wire \my_processor|data_writeReg[5]~258_combout ;
wire \my_regfile|data_readRegB[5]~579_combout ;
wire \my_regfile|data_readRegB[5]~578_combout ;
wire \my_regfile|data_readRegB[5]~580_combout ;
wire \my_regfile|data_readRegB[5]~575_combout ;
wire \my_regfile|data_readRegB[5]~573_combout ;
wire \my_regfile|data_readRegB[5]~574_combout ;
wire \my_regfile|data_readRegB[5]~576_combout ;
wire \my_regfile|data_readRegB[5]~577_combout ;
wire \my_regfile|data_readRegB[5]~566_combout ;
wire \my_regfile|data_readRegB[5]~565_combout ;
wire \my_regfile|data_readRegB[5]~569_combout ;
wire \my_regfile|data_readRegB[5]~570_combout ;
wire \my_regfile|data_readRegB[5]~567_combout ;
wire \my_regfile|data_readRegB[5]~568_combout ;
wire \my_regfile|data_readRegB[5]~571_combout ;
wire \my_regfile|data_readRegB[5]~561_combout ;
wire \my_regfile|data_readRegB[5]~562_combout ;
wire \my_regfile|data_readRegB[5]~563_combout ;
wire \my_regfile|data_readRegB[5]~564_combout ;
wire \my_regfile|data_readRegB[5]~572_combout ;
wire \my_regfile|data_readRegB[5]~581_combout ;
wire \my_processor|dataB[5]~26_combout ;
wire \my_processor|getDmemAddr|Add0~10_combout ;
wire \my_processor|address_dmem[5]~17_combout ;
wire \my_processor|data_writeReg[4]~263_combout ;
wire \my_processor|ALUOper|ShiftRight0~93_combout ;
wire \my_processor|ALUOper|ShiftRight0~92_combout ;
wire \my_processor|ALUOper|ShiftRight0~94_combout ;
wire \my_processor|data_writeReg[4]~261_combout ;
wire \my_processor|data_writeReg[4]~262_combout ;
wire \my_processor|ALUOper|Add1~8_combout ;
wire \my_processor|data_writeReg[4]~259_combout ;
wire \my_processor|data_writeReg[4]~260_combout ;
wire \my_processor|data_writeReg[4]~264_combout ;
wire \my_processor|data_writeReg[4]~265_combout ;
wire \my_regfile|data_readRegB[4]~591_combout ;
wire \my_regfile|data_readRegB[4]~593_combout ;
wire \my_regfile|data_readRegB[4]~590_combout ;
wire \my_regfile|data_readRegB[4]~592_combout ;
wire \my_regfile|data_readRegB[4]~594_combout ;
wire \my_regfile|data_readRegB[4]~600_combout ;
wire \my_regfile|data_readRegB[4]~601_combout ;
wire \my_regfile|data_readRegB[4]~602_combout ;
wire \my_regfile|data_readRegB[4]~598_combout ;
wire \my_regfile|data_readRegB[4]~596_combout ;
wire \my_regfile|data_readRegB[4]~595_combout ;
wire \my_regfile|data_readRegB[4]~597_combout ;
wire \my_regfile|data_readRegB[4]~599_combout ;
wire \my_regfile|data_readRegB[4]~587_combout ;
wire \my_regfile|data_readRegB[4]~588_combout ;
wire \my_regfile|data_readRegB[4]~583_combout ;
wire \my_regfile|data_readRegB[4]~582_combout ;
wire \my_regfile|data_readRegB[4]~584_combout ;
wire \my_regfile|data_readRegB[4]~585_combout ;
wire \my_regfile|data_readRegB[4]~586_combout ;
wire \my_regfile|data_readRegB[4]~589_combout ;
wire \my_regfile|data_readRegB[4]~603_combout ;
wire \my_processor|dataB[4]~27_combout ;
wire \my_processor|getDmemAddr|Add0~8_combout ;
wire \my_processor|address_dmem[4]~16_combout ;
wire \my_regfile|regWriteCheck_loop[28].dffei|q[3]~feeder_combout ;
wire \my_regfile|data_readRegA[3]~616_combout ;
wire \my_regfile|data_readRegA[3]~617_combout ;
wire \my_regfile|data_readRegA[3]~618_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[3]~feeder_combout ;
wire \my_regfile|data_readRegA[3]~603_combout ;
wire \my_regfile|regWriteCheck_loop[3].dffei|q[3]~feeder_combout ;
wire \my_regfile|data_readRegA[3]~601_combout ;
wire \my_regfile|data_readRegA[3]~602_combout ;
wire \my_regfile|data_readRegA[3]~604_combout ;
wire \my_regfile|data_readRegA[3]~599_combout ;
wire \my_regfile|data_readRegA[3]~598_combout ;
wire \my_regfile|data_readRegA[3]~600_combout ;
wire \my_regfile|data_readRegA[3]~605_combout ;
wire \my_regfile|data_readRegA[3]~606_combout ;
wire \my_regfile|data_readRegA[3]~609_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[3]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[11].dffei|q[3]~feeder_combout ;
wire \my_regfile|data_readRegA[3]~607_combout ;
wire \my_regfile|data_readRegA[3]~608_combout ;
wire \my_regfile|data_readRegA[3]~610_combout ;
wire \my_regfile|data_readRegA[3]~612_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[3]~feeder_combout ;
wire \my_regfile|data_readRegA[3]~613_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[3]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[3]~feeder_combout ;
wire \my_regfile|data_readRegA[3]~611_combout ;
wire \my_regfile|data_readRegA[3]~614_combout ;
wire \my_regfile|data_readRegA[3]~615_combout ;
wire \my_regfile|data_readRegA[3]~619_combout ;
wire \my_processor|data[3]~35_combout ;
wire \my_processor|ALUOper|Add0~6_combout ;
wire \my_processor|data_writeReg[2]~268_combout ;
wire \my_processor|ALUOper|Add1~6_combout ;
wire \my_processor|data_writeReg[3]~269_combout ;
wire \my_processor|ALUOper|ShiftRight0~95_combout ;
wire \my_processor|data_writeReg[3]~266_combout ;
wire \my_processor|data_writeReg[3]~267_combout ;
wire \my_processor|data_writeReg[3]~270_combout ;
wire \my_processor|data_writeReg[3]~271_combout ;
wire \my_processor|data_writeReg[3]~272_combout ;
wire \my_processor|data_writeReg[3]~273_combout ;
wire \my_processor|data_writeReg[3]~274_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[3]~feeder_combout ;
wire \my_regfile|data_readRegB[3]~612_combout ;
wire \my_regfile|data_readRegB[3]~614_combout ;
wire \my_regfile|data_readRegB[3]~615_combout ;
wire \my_regfile|data_readRegB[3]~613_combout ;
wire \my_regfile|data_readRegB[3]~616_combout ;
wire \my_regfile|data_readRegB[3]~620_combout ;
wire \my_regfile|data_readRegB[3]~617_combout ;
wire \my_regfile|data_readRegB[3]~618_combout ;
wire \my_regfile|data_readRegB[3]~619_combout ;
wire \my_regfile|data_readRegB[3]~621_combout ;
wire \my_regfile|data_readRegB[3]~609_combout ;
wire \my_regfile|data_readRegB[3]~610_combout ;
wire \my_regfile|data_readRegB[3]~607_combout ;
wire \my_regfile|data_readRegB[3]~608_combout ;
wire \my_regfile|data_readRegB[3]~605_combout ;
wire \my_regfile|data_readRegB[3]~604_combout ;
wire \my_regfile|data_readRegB[3]~606_combout ;
wire \my_regfile|data_readRegB[3]~611_combout ;
wire \my_regfile|data_readRegB[3]~623_combout ;
wire \my_regfile|data_readRegB[3]~622_combout ;
wire \my_regfile|data_readRegB[3]~624_combout ;
wire \my_regfile|data_readRegB[3]~625_combout ;
wire \my_processor|dataA[3]~82_combout ;
wire \my_processor|dataA[3]~83_combout ;
wire \my_processor|getDmemAddr|Add0~6_combout ;
wire \my_processor|address_dmem[3]~15_combout ;
wire \my_processor|ALUOper|Add0~4_combout ;
wire \my_processor|data_writeReg[2]~279_combout ;
wire \my_processor|ALUOper|Add1~4_combout ;
wire \my_processor|data_writeReg[2]~277_combout ;
wire \my_processor|ALUOper|ShiftRight0~96_combout ;
wire \my_processor|data_writeReg[2]~275_combout ;
wire \my_processor|data_writeReg[2]~276_combout ;
wire \my_processor|data_writeReg[2]~278_combout ;
wire \my_processor|data_writeReg[2]~280_combout ;
wire \my_processor|data_writeReg[2]~281_combout ;
wire \my_processor|data_writeReg[2]~282_combout ;
wire \my_regfile|data_readRegB[2]~629_combout ;
wire \my_regfile|data_readRegB[2]~630_combout ;
wire \my_regfile|data_readRegB[2]~632_combout ;
wire \my_regfile|data_readRegB[2]~631_combout ;
wire \my_regfile|data_readRegB[2]~627_combout ;
wire \my_regfile|data_readRegB[2]~626_combout ;
wire \my_regfile|data_readRegB[2]~628_combout ;
wire \my_regfile|data_readRegB[2]~633_combout ;
wire \my_regfile|data_readRegB[2]~645_combout ;
wire \my_regfile|data_readRegB[2]~644_combout ;
wire \my_regfile|data_readRegB[2]~646_combout ;
wire \my_regfile|data_readRegB[2]~641_combout ;
wire \my_regfile|data_readRegB[2]~642_combout ;
wire \my_regfile|data_readRegB[2]~640_combout ;
wire \my_regfile|data_readRegB[2]~639_combout ;
wire \my_regfile|data_readRegB[2]~643_combout ;
wire \my_regfile|data_readRegB[2]~634_combout ;
wire \my_regfile|data_readRegB[2]~635_combout ;
wire \my_regfile|data_readRegB[2]~637_combout ;
wire \my_regfile|data_readRegB[2]~636_combout ;
wire \my_regfile|data_readRegB[2]~638_combout ;
wire \my_regfile|data_readRegB[2]~647_combout ;
wire \my_processor|dataA[2]~84_combout ;
wire \my_processor|dataA[2]~85_combout ;
wire \my_processor|getDmemAddr|Add0~4_combout ;
wire \my_processor|address_dmem[2]~14_combout ;
wire \my_processor|data[1]~33_combout ;
wire \my_processor|isAddOf~0_combout ;
wire \my_processor|data_writeReg[1]~291_combout ;
wire \my_processor|ALUOper|Add0~2_combout ;
wire \my_processor|data_writeReg[1]~308_combout ;
wire \my_processor|ALUOper|Add1~2_combout ;
wire \my_processor|ALUOper|Selector30~0_combout ;
wire \my_processor|ALUOper|Selector30~1_combout ;
wire \my_processor|data_writeReg[1]~283_combout ;
wire \my_processor|data_writeReg[1]~284_combout ;
wire \my_processor|data_writeReg[1]~285_combout ;
wire \my_processor|data_writeReg[1]~286_combout ;
wire \my_processor|data_writeReg[1]~287_combout ;
wire \my_processor|data_writeReg[1]~288_combout ;
wire \my_processor|data_writeReg[1]~289_combout ;
wire \my_processor|data_writeReg[1]~290_combout ;
wire \my_processor|data_writeReg[1]~292_combout ;
wire \my_processor|data_writeReg[1]~293_combout ;
wire \my_regfile|data_readRegB[1]~658_combout ;
wire \my_regfile|data_readRegB[1]~655_combout ;
wire \my_regfile|data_readRegB[1]~656_combout ;
wire \my_regfile|data_readRegB[1]~657_combout ;
wire \my_regfile|data_readRegB[1]~659_combout ;
wire \my_regfile|data_readRegB[1]~651_combout ;
wire \my_regfile|data_readRegB[1]~723_combout ;
wire \my_regfile|data_readRegB[1]~652_combout ;
wire \my_regfile|data_readRegB[1]~653_combout ;
wire \my_regfile|data_readRegB[1]~648_combout ;
wire \my_regfile|data_readRegB[1]~649_combout ;
wire \my_regfile|data_readRegB[1]~650_combout ;
wire \my_regfile|data_readRegB[1]~654_combout ;
wire \my_regfile|data_readRegB[1]~666_combout ;
wire \my_regfile|data_readRegB[1]~665_combout ;
wire \my_regfile|data_readRegB[1]~667_combout ;
wire \my_regfile|data_readRegB[1]~661_combout ;
wire \my_regfile|data_readRegB[1]~663_combout ;
wire \my_regfile|data_readRegB[1]~660_combout ;
wire \my_regfile|data_readRegB[1]~662_combout ;
wire \my_regfile|data_readRegB[1]~664_combout ;
wire \my_regfile|data_readRegB[1]~668_combout ;
wire \my_processor|dataB[1]~30_combout ;
wire \my_processor|getDmemAddr|Add0~2_combout ;
wire \my_processor|address_dmem[1]~13_combout ;
wire \my_regfile|regWriteCheck_loop[23].dffei|q[31]~feeder_combout ;
wire \my_regfile|data_readRegA[31]~16_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[31]~feeder_combout ;
wire \my_regfile|data_readRegA[31]~15_combout ;
wire \my_regfile|data_readRegA[31]~17_combout ;
wire \my_regfile|data_readRegA[31]~14_combout ;
wire \my_regfile|data_readRegA[31]~18_combout ;
wire \my_regfile|data_readRegA[31]~19_combout ;
wire \my_regfile|data_readRegA[31]~20_combout ;
wire \my_regfile|data_readRegA[31]~21_combout ;
wire \my_regfile|data_readRegA[31]~3_combout ;
wire \my_regfile|data_readRegA[31]~2_combout ;
wire \my_regfile|data_readRegA[31]~4_combout ;
wire \my_regfile|data_readRegA[31]~6_combout ;
wire \my_regfile|data_readRegA[31]~7_combout ;
wire \my_regfile|data_readRegA[31]~5_combout ;
wire \my_regfile|data_readRegA[31]~8_combout ;
wire \my_regfile|data_readRegA[31]~10_combout ;
wire \my_regfile|data_readRegA[31]~9_combout ;
wire \my_regfile|data_readRegA[31]~11_combout ;
wire \my_regfile|data_readRegA[31]~12_combout ;
wire \my_regfile|data_readRegA[31]~13_combout ;
wire \my_processor|data[31]~63_combout ;
wire \my_processor|dataB[30]~1_combout ;
wire \my_processor|ALUOper|Add0~59 ;
wire \my_processor|ALUOper|Add0~60_combout ;
wire \my_processor|ALUOper|Add1~59 ;
wire \my_processor|ALUOper|Add1~60_combout ;
wire \my_processor|ALUOper|Selector1~0_combout ;
wire \my_processor|ALUOper|Selector1~1_combout ;
wire \my_processor|ALUOper|ShiftLeft0~43_combout ;
wire \my_processor|ALUOper|ShiftLeft0~45_combout ;
wire \my_processor|ALUOper|ShiftLeft0~49_combout ;
wire \my_processor|ALUOper|ShiftLeft0~55_combout ;
wire \my_processor|ALUOper|Selector1~2_combout ;
wire \my_processor|ALUOper|Selector1~3_combout ;
wire \my_processor|data_writeReg[30]~313_combout ;
wire \my_processor|data_writeReg[30]~314_combout ;
wire \my_processor|data_writeReg[30]~58_combout ;
wire \my_processor|data_writeReg[30]~59_combout ;
wire \my_regfile|data_readRegA[30]~46_combout ;
wire \my_regfile|data_readRegA[30]~47_combout ;
wire \my_regfile|data_readRegA[30]~48_combout ;
wire \my_regfile|data_readRegA[30]~39_combout ;
wire \my_regfile|data_readRegA[30]~36_combout ;
wire \my_regfile|data_readRegA[30]~37_combout ;
wire \my_regfile|data_readRegA[30]~38_combout ;
wire \my_regfile|data_readRegA[30]~40_combout ;
wire \my_regfile|data_readRegA[30]~41_combout ;
wire \my_regfile|data_readRegA[30]~43_combout ;
wire \my_regfile|data_readRegA[30]~42_combout ;
wire \my_regfile|data_readRegA[30]~44_combout ;
wire \my_regfile|data_readRegA[30]~45_combout ;
wire \my_regfile|data_readRegA[30]~33_combout ;
wire \my_regfile|data_readRegA[30]~34_combout ;
wire \my_regfile|data_readRegA[30]~30_combout ;
wire \my_regfile|data_readRegA[30]~29_combout ;
wire \my_regfile|data_readRegA[30]~31_combout ;
wire \my_regfile|data_readRegA[30]~32_combout ;
wire \my_regfile|data_readRegA[30]~35_combout ;
wire \my_regfile|data_readRegA[30]~49_combout ;
wire \my_processor|data[30]~62_combout ;
wire \my_processor|dataB[31]~0_combout ;
wire \my_processor|ALUOper|Add0~61 ;
wire \my_processor|ALUOper|Add0~62_combout ;
wire \my_processor|ALUOper|Selector0~9_combout ;
wire \my_processor|ALUOper|Add1~61 ;
wire \my_processor|ALUOper|Add1~62_combout ;
wire \my_processor|ALUOper|Selector0~10_combout ;
wire \my_processor|ALUOper|Selector0~11_combout ;
wire \my_processor|ALUOper|Selector0~12_combout ;
wire \my_processor|data_writeReg[31]~54_combout ;
wire \my_processor|data_writeReg[31]~57_combout ;
wire \my_regfile|data_readRegB[31]~2_combout ;
wire \my_regfile|data_readRegB[31]~5_combout ;
wire \my_regfile|data_readRegB[31]~4_combout ;
wire \my_regfile|data_readRegB[31]~3_combout ;
wire \my_regfile|data_readRegB[31]~6_combout ;
wire \my_regfile|data_readRegB[31]~15_combout ;
wire \my_regfile|data_readRegB[31]~19_combout ;
wire \my_regfile|data_readRegB[31]~18_combout ;
wire \my_regfile|data_readRegB[31]~17_combout ;
wire \my_regfile|data_readRegB[31]~16_combout ;
wire \my_regfile|data_readRegB[31]~20_combout ;
wire \my_regfile|data_readRegB[31]~21_combout ;
wire \my_regfile|data_readRegB[31]~12_combout ;
wire \my_regfile|data_readRegB[31]~13_combout ;
wire \my_regfile|data_readRegB[31]~14_combout ;
wire \my_regfile|data_readRegB[31]~8_combout ;
wire \my_regfile|data_readRegB[31]~9_combout ;
wire \my_regfile|data_readRegB[31]~10_combout ;
wire \my_regfile|data_readRegB[31]~7_combout ;
wire \my_regfile|data_readRegB[31]~11_combout ;
wire \my_regfile|data_readRegB[31]~22_combout ;
wire \my_regfile|data_readRegA[31]~22_combout ;
wire \my_processor|dataA[31]~90_combout ;
wire \my_processor|dataA[31]~52_combout ;
wire \my_processor|ALUOper|Selector0~2_combout ;
wire \my_processor|ALUOper|Selector0~3_combout ;
wire \my_processor|ALUOper|Selector0~4_combout ;
wire \my_processor|ALUOper|Selector0~5_combout ;
wire \my_processor|ALUOper|Selector0~6_combout ;
wire \my_processor|ALUOper|Selector0~7_combout ;
wire \my_processor|ALUOper|Decoder0~0_combout ;
wire \my_processor|ALUOper|Add1~63 ;
wire \my_processor|ALUOper|Add1~64_combout ;
wire \my_processor|ALUOper|Add0~63 ;
wire \my_processor|ALUOper|Add0~64_combout ;
wire \my_processor|ALUOper|Selector32~0_combout ;
wire \my_processor|ctrl_writeReg[0]~0_combout ;
wire \my_processor|data_writeReg[31]~56_combout ;
wire \my_processor|data_writeReg[31]~303_combout ;
wire \my_processor|data_writeReg[0]~309_combout ;
wire \my_processor|ALUOper|Add0~0_combout ;
wire \my_processor|data_writeReg[0]~310_combout ;
wire \my_processor|ALUOper|Add1~0_combout ;
wire \my_processor|ALUOper|Selector31~0_combout ;
wire \my_processor|ALUOper|Selector31~1_combout ;
wire \my_processor|data_writeReg[0]~294_combout ;
wire \my_processor|data_writeReg[0]~295_combout ;
wire \my_processor|data_writeReg[0]~296_combout ;
wire \my_processor|data_writeReg[0]~297_combout ;
wire \my_processor|data_writeReg[0]~298_combout ;
wire \my_processor|data_writeReg[0]~299_combout ;
wire \my_processor|data_writeReg[0]~300_combout ;
wire \my_processor|data_writeReg[0]~301_combout ;
wire \my_processor|data_writeReg[0]~302_combout ;
wire \my_regfile|data_readRegB[0]~678_combout ;
wire \my_regfile|data_readRegB[0]~679_combout ;
wire \my_regfile|data_readRegB[0]~677_combout ;
wire \my_regfile|data_readRegB[0]~680_combout ;
wire \my_regfile|data_readRegB[0]~681_combout ;
wire \my_regfile|data_readRegB[0]~687_combout ;
wire \my_regfile|data_readRegB[0]~688_combout ;
wire \my_regfile|data_readRegB[0]~689_combout ;
wire \my_regfile|data_readRegB[0]~682_combout ;
wire \my_regfile|data_readRegB[0]~683_combout ;
wire \my_regfile|data_readRegB[0]~684_combout ;
wire \my_regfile|data_readRegB[0]~685_combout ;
wire \my_regfile|data_readRegB[0]~686_combout ;
wire \my_regfile|data_readRegB[0]~672_combout ;
wire \my_regfile|data_readRegB[0]~673_combout ;
wire \my_regfile|data_readRegB[0]~675_combout ;
wire \my_regfile|data_readRegB[0]~674_combout ;
wire \my_regfile|data_readRegB[0]~669_combout ;
wire \my_regfile|data_readRegB[0]~670_combout ;
wire \my_regfile|data_readRegB[0]~671_combout ;
wire \my_regfile|data_readRegB[0]~676_combout ;
wire \my_regfile|data_readRegB[0]~690_combout ;
wire \my_processor|dataA[0]~88_combout ;
wire \my_processor|dataA[0]~89_combout ;
wire \my_processor|getDmemAddr|Add0~0_combout ;
wire \my_regfile|data_readRegA[6]~718_combout ;
wire \my_processor|ctrl_readRegA[0]~17_combout ;
wire \my_processor|ctrl_readRegA[1]~18_combout ;
wire \my_processor|ctrl_readRegA[2]~19_combout ;
wire \my_processor|ctrl_readRegA[3]~20_combout ;
wire \my_processor|ctrl_readRegA[4]~21_combout ;
wire \my_processor|ctrl_readRegB[0]~13_combout ;
wire \my_processor|ctrl_readRegB[1]~14_combout ;
wire \my_processor|ctrl_readRegB[2]~15_combout ;
wire \my_processor|ctrl_readRegB[3]~16_combout ;
wire \my_processor|ctrl_readRegB[4]~17_combout ;
wire \my_processor|ctrl_writeReg[3]~4_combout ;
wire \my_processor|ctrl_writeReg[4]~5_combout ;
wire [31:0] \my_processor|pc_reg|q ;
wire [31:0] \my_imem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_regfile|regWriteCheck_loop[9].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[1].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[17].dffei|q ;
wire [31:0] \my_dmem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_regfile|regWriteCheck_loop[21].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[5].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[10].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[11].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[12].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[13].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[14].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[15].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[16].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[4].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[6].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[7].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[8].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[3].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[2].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[19].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[18].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[20].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[22].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[23].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[24].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[25].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[26].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[27].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[28].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[29].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[30].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[31].dffei|q ;
wire [1:0] \clock_div_4|r_reg ;

wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;

assign \my_imem|altsyncram_component|auto_generated|q_a [0] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [1] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [2] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [3] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [4] = \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [5] = \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [6] = \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [7] = \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [8] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [9] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [10] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [11] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [12] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [13] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [14] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [15] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [16] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [17] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [18] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [19] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [20] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [21] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [22] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [23] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [24] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [25] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [26] = \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [27] = \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [28] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [29] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [30] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [31] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [0] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [1] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [2] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [3] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [4] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [5] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [6] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [7] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [8] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [9] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [10] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [11] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [12] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [13] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [14] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [15] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [16] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [17] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [18] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [19] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [20] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [21] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [22] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [23] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [24] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [25] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [26] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [27] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [28] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [29] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [30] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [31] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \address_dmem[0]~output (
	.i(\my_processor|getDmemAddr|Add0~0_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[0]~output .bus_hold = "false";
defparam \address_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \address_dmem[1]~output (
	.i(\my_processor|getDmemAddr|Add0~2_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[1]~output .bus_hold = "false";
defparam \address_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \address_dmem[2]~output (
	.i(\my_processor|getDmemAddr|Add0~4_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[2]~output .bus_hold = "false";
defparam \address_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \address_dmem[3]~output (
	.i(\my_processor|getDmemAddr|Add0~6_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[3]~output .bus_hold = "false";
defparam \address_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \address_dmem[4]~output (
	.i(\my_processor|getDmemAddr|Add0~8_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[4]~output .bus_hold = "false";
defparam \address_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \address_dmem[5]~output (
	.i(\my_processor|getDmemAddr|Add0~10_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[5]~output .bus_hold = "false";
defparam \address_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \address_dmem[6]~output (
	.i(\my_processor|getDmemAddr|Add0~12_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[6]~output .bus_hold = "false";
defparam \address_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \address_dmem[7]~output (
	.i(\my_processor|getDmemAddr|Add0~14_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[7]~output .bus_hold = "false";
defparam \address_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \address_dmem[8]~output (
	.i(\my_processor|getDmemAddr|Add0~16_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[8]~output .bus_hold = "false";
defparam \address_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \address_dmem[9]~output (
	.i(\my_processor|getDmemAddr|Add0~18_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[9]~output .bus_hold = "false";
defparam \address_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \address_dmem[10]~output (
	.i(\my_processor|getDmemAddr|Add0~20_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[10]~output .bus_hold = "false";
defparam \address_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \address_dmem[11]~output (
	.i(\my_processor|getDmemAddr|Add0~22_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[11]~output .bus_hold = "false";
defparam \address_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \data[0]~output (
	.i(\my_regfile|data_readRegA[0]~685_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \data[1]~output (
	.i(\my_regfile|data_readRegA[1]~663_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \data[2]~output (
	.i(\my_regfile|data_readRegA[2]~641_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \data[3]~output (
	.i(\my_regfile|data_readRegA[3]~619_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \data[4]~output (
	.i(\my_regfile|data_readRegA[4]~597_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \data[5]~output (
	.i(\my_regfile|data_readRegA[5]~575_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \data[6]~output (
	.i(\my_regfile|data_readRegA[6]~718_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \data[7]~output (
	.i(\my_regfile|data_readRegA[7]~533_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \data[8]~output (
	.i(\my_regfile|data_readRegA[8]~512_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[8]~output .bus_hold = "false";
defparam \data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \data[9]~output (
	.i(\my_regfile|data_readRegA[9]~491_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[9]~output .bus_hold = "false";
defparam \data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \data[10]~output (
	.i(\my_regfile|data_readRegA[10]~470_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[10]~output .bus_hold = "false";
defparam \data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \data[11]~output (
	.i(\my_regfile|data_readRegA[11]~449_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[11]~output .bus_hold = "false";
defparam \data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \data[12]~output (
	.i(\my_regfile|data_readRegA[12]~428_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[12]~output .bus_hold = "false";
defparam \data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \data[13]~output (
	.i(\my_regfile|data_readRegA[13]~407_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[13]~output .bus_hold = "false";
defparam \data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \data[14]~output (
	.i(\my_regfile|data_readRegA[14]~386_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[14]~output .bus_hold = "false";
defparam \data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \data[15]~output (
	.i(\my_regfile|data_readRegA[15]~365_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[15]~output .bus_hold = "false";
defparam \data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \data[16]~output (
	.i(\my_regfile|data_readRegA[16]~344_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[16]~output .bus_hold = "false";
defparam \data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \data[17]~output (
	.i(\my_regfile|data_readRegA[17]~323_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[17]~output .bus_hold = "false";
defparam \data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \data[18]~output (
	.i(\my_regfile|data_readRegA[18]~302_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[18]~output .bus_hold = "false";
defparam \data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \data[19]~output (
	.i(\my_regfile|data_readRegA[19]~281_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[19]~output .bus_hold = "false";
defparam \data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \data[20]~output (
	.i(\my_regfile|data_readRegA[20]~260_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[20]~output .bus_hold = "false";
defparam \data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \data[21]~output (
	.i(\my_regfile|data_readRegA[21]~239_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[21]~output .bus_hold = "false";
defparam \data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \data[22]~output (
	.i(\my_regfile|data_readRegA[22]~218_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[22]~output .bus_hold = "false";
defparam \data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \data[23]~output (
	.i(\my_regfile|data_readRegA[23]~197_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[23]~output .bus_hold = "false";
defparam \data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \data[24]~output (
	.i(\my_regfile|data_readRegA[24]~176_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[24]~output .bus_hold = "false";
defparam \data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \data[25]~output (
	.i(\my_regfile|data_readRegA[25]~154_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[25]~output .bus_hold = "false";
defparam \data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \data[26]~output (
	.i(\my_regfile|data_readRegA[26]~133_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[26]~output .bus_hold = "false";
defparam \data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \data[27]~output (
	.i(\my_regfile|data_readRegA[27]~112_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[27]~output .bus_hold = "false";
defparam \data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \data[28]~output (
	.i(\my_regfile|data_readRegA[28]~91_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[28]~output .bus_hold = "false";
defparam \data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y6_N16
cycloneive_io_obuf \data[29]~output (
	.i(\my_regfile|data_readRegA[29]~70_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[29]~output .bus_hold = "false";
defparam \data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \data[30]~output (
	.i(\my_regfile|data_readRegA[30]~49_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[30]~output .bus_hold = "false";
defparam \data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \data[31]~output (
	.i(\my_regfile|data_readRegA[31]~22_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[31]~output .bus_hold = "false";
defparam \data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \ctrl_readRegA[0]~output (
	.i(\my_processor|ctrl_readRegA[0]~17_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[0]~output .bus_hold = "false";
defparam \ctrl_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \ctrl_readRegA[1]~output (
	.i(\my_processor|ctrl_readRegA[1]~18_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[1]~output .bus_hold = "false";
defparam \ctrl_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \ctrl_readRegA[2]~output (
	.i(\my_processor|ctrl_readRegA[2]~19_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[2]~output .bus_hold = "false";
defparam \ctrl_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \ctrl_readRegA[3]~output (
	.i(\my_processor|ctrl_readRegA[3]~20_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[3]~output .bus_hold = "false";
defparam \ctrl_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \ctrl_readRegA[4]~output (
	.i(\my_processor|ctrl_readRegA[4]~21_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[4]~output .bus_hold = "false";
defparam \ctrl_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \ctrl_readRegB[0]~output (
	.i(\my_processor|ctrl_readRegB[0]~13_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[0]~output .bus_hold = "false";
defparam \ctrl_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \ctrl_readRegB[1]~output (
	.i(\my_processor|ctrl_readRegB[1]~14_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[1]~output .bus_hold = "false";
defparam \ctrl_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \ctrl_readRegB[2]~output (
	.i(\my_processor|ctrl_readRegB[2]~15_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[2]~output .bus_hold = "false";
defparam \ctrl_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \ctrl_readRegB[3]~output (
	.i(\my_processor|ctrl_readRegB[3]~16_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[3]~output .bus_hold = "false";
defparam \ctrl_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \ctrl_readRegB[4]~output (
	.i(\my_processor|ctrl_readRegB[4]~17_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[4]~output .bus_hold = "false";
defparam \ctrl_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \data_writeReg[0]~output (
	.i(\my_processor|data_writeReg[0]~301_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[0]~output .bus_hold = "false";
defparam \data_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \data_writeReg[1]~output (
	.i(\my_processor|data_writeReg[1]~292_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[1]~output .bus_hold = "false";
defparam \data_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \data_writeReg[2]~output (
	.i(\my_processor|data_writeReg[2]~281_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[2]~output .bus_hold = "false";
defparam \data_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \data_writeReg[3]~output (
	.i(\my_processor|data_writeReg[3]~273_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[3]~output .bus_hold = "false";
defparam \data_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \data_writeReg[4]~output (
	.i(\my_processor|data_writeReg[4]~264_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[4]~output .bus_hold = "false";
defparam \data_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \data_writeReg[5]~output (
	.i(\my_processor|data_writeReg[5]~257_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[5]~output .bus_hold = "false";
defparam \data_writeReg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \data_writeReg[6]~output (
	.i(\my_processor|data_writeReg[6]~250_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[6]~output .bus_hold = "false";
defparam \data_writeReg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \data_writeReg[7]~output (
	.i(\my_processor|data_writeReg[7]~243_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[7]~output .bus_hold = "false";
defparam \data_writeReg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \data_writeReg[8]~output (
	.i(\my_processor|data_writeReg[8]~234_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[8]~output .bus_hold = "false";
defparam \data_writeReg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \data_writeReg[9]~output (
	.i(\my_processor|data_writeReg[9]~227_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[9]~output .bus_hold = "false";
defparam \data_writeReg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \data_writeReg[10]~output (
	.i(\my_processor|data_writeReg[10]~220_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[10]~output .bus_hold = "false";
defparam \data_writeReg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \data_writeReg[11]~output (
	.i(\my_processor|data_writeReg[11]~213_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[11]~output .bus_hold = "false";
defparam \data_writeReg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N9
cycloneive_io_obuf \data_writeReg[12]~output (
	.i(\my_processor|data_writeReg[12]~206_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[12]~output .bus_hold = "false";
defparam \data_writeReg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \data_writeReg[13]~output (
	.i(\my_processor|data_writeReg[13]~199_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[13]~output .bus_hold = "false";
defparam \data_writeReg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \data_writeReg[14]~output (
	.i(\my_processor|data_writeReg[14]~192_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[14]~output .bus_hold = "false";
defparam \data_writeReg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \data_writeReg[15]~output (
	.i(\my_processor|data_writeReg[15]~185_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[15]~output .bus_hold = "false";
defparam \data_writeReg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \data_writeReg[16]~output (
	.i(\my_processor|data_writeReg[16]~176_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[16]~output .bus_hold = "false";
defparam \data_writeReg[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \data_writeReg[17]~output (
	.i(\my_processor|data_writeReg[17]~169_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[17]~output .bus_hold = "false";
defparam \data_writeReg[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \data_writeReg[18]~output (
	.i(\my_processor|data_writeReg[18]~162_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[18]~output .bus_hold = "false";
defparam \data_writeReg[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \data_writeReg[19]~output (
	.i(\my_processor|data_writeReg[19]~155_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[19]~output .bus_hold = "false";
defparam \data_writeReg[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \data_writeReg[20]~output (
	.i(\my_processor|data_writeReg[20]~148_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[20]~output .bus_hold = "false";
defparam \data_writeReg[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \data_writeReg[21]~output (
	.i(\my_processor|data_writeReg[21]~141_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[21]~output .bus_hold = "false";
defparam \data_writeReg[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \data_writeReg[22]~output (
	.i(\my_processor|data_writeReg[22]~134_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[22]~output .bus_hold = "false";
defparam \data_writeReg[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N9
cycloneive_io_obuf \data_writeReg[23]~output (
	.i(\my_processor|data_writeReg[23]~127_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[23]~output .bus_hold = "false";
defparam \data_writeReg[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \data_writeReg[24]~output (
	.i(\my_processor|data_writeReg[24]~116_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[24]~output .bus_hold = "false";
defparam \data_writeReg[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \data_writeReg[25]~output (
	.i(\my_processor|data_writeReg[25]~108_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[25]~output .bus_hold = "false";
defparam \data_writeReg[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \data_writeReg[26]~output (
	.i(\my_processor|data_writeReg[26]~100_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[26]~output .bus_hold = "false";
defparam \data_writeReg[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \data_writeReg[27]~output (
	.i(\my_processor|data_writeReg[27]~92_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[27]~output .bus_hold = "false";
defparam \data_writeReg[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \data_writeReg[28]~output (
	.i(\my_processor|data_writeReg[28]~79_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[28]~output .bus_hold = "false";
defparam \data_writeReg[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \data_writeReg[29]~output (
	.i(\my_processor|data_writeReg[29]~312_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[29]~output .bus_hold = "false";
defparam \data_writeReg[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \data_writeReg[30]~output (
	.i(\my_processor|data_writeReg[30]~58_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[30]~output .bus_hold = "false";
defparam \data_writeReg[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \data_writeReg[31]~output (
	.i(\my_processor|data_writeReg[31]~54_combout ),
	.oe(\my_processor|data_writeReg[31]~303_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[31]~output .bus_hold = "false";
defparam \data_writeReg[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \data_readRegA[0]~output (
	.i(\my_regfile|data_readRegA[0]~685_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[0]~output .bus_hold = "false";
defparam \data_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \data_readRegA[1]~output (
	.i(\my_regfile|data_readRegA[1]~663_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[1]~output .bus_hold = "false";
defparam \data_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \data_readRegA[2]~output (
	.i(\my_regfile|data_readRegA[2]~641_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[2]~output .bus_hold = "false";
defparam \data_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \data_readRegA[3]~output (
	.i(\my_regfile|data_readRegA[3]~619_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[3]~output .bus_hold = "false";
defparam \data_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \data_readRegA[4]~output (
	.i(\my_regfile|data_readRegA[4]~597_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[4]~output .bus_hold = "false";
defparam \data_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \data_readRegA[5]~output (
	.i(\my_regfile|data_readRegA[5]~575_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[5]~output .bus_hold = "false";
defparam \data_readRegA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \data_readRegA[6]~output (
	.i(\my_regfile|data_readRegA[6]~718_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[6]~output .bus_hold = "false";
defparam \data_readRegA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \data_readRegA[7]~output (
	.i(\my_regfile|data_readRegA[7]~533_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[7]~output .bus_hold = "false";
defparam \data_readRegA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \data_readRegA[8]~output (
	.i(\my_regfile|data_readRegA[8]~512_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[8]~output .bus_hold = "false";
defparam \data_readRegA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \data_readRegA[9]~output (
	.i(\my_regfile|data_readRegA[9]~491_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[9]~output .bus_hold = "false";
defparam \data_readRegA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \data_readRegA[10]~output (
	.i(\my_regfile|data_readRegA[10]~470_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[10]~output .bus_hold = "false";
defparam \data_readRegA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \data_readRegA[11]~output (
	.i(\my_regfile|data_readRegA[11]~449_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[11]~output .bus_hold = "false";
defparam \data_readRegA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N9
cycloneive_io_obuf \data_readRegA[12]~output (
	.i(\my_regfile|data_readRegA[12]~428_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[12]~output .bus_hold = "false";
defparam \data_readRegA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \data_readRegA[13]~output (
	.i(\my_regfile|data_readRegA[13]~407_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[13]~output .bus_hold = "false";
defparam \data_readRegA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \data_readRegA[14]~output (
	.i(\my_regfile|data_readRegA[14]~386_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[14]~output .bus_hold = "false";
defparam \data_readRegA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \data_readRegA[15]~output (
	.i(\my_regfile|data_readRegA[15]~365_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[15]~output .bus_hold = "false";
defparam \data_readRegA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \data_readRegA[16]~output (
	.i(\my_regfile|data_readRegA[16]~344_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[16]~output .bus_hold = "false";
defparam \data_readRegA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \data_readRegA[17]~output (
	.i(\my_regfile|data_readRegA[17]~323_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[17]~output .bus_hold = "false";
defparam \data_readRegA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \data_readRegA[18]~output (
	.i(\my_regfile|data_readRegA[18]~302_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[18]~output .bus_hold = "false";
defparam \data_readRegA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \data_readRegA[19]~output (
	.i(\my_regfile|data_readRegA[19]~281_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[19]~output .bus_hold = "false";
defparam \data_readRegA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \data_readRegA[20]~output (
	.i(\my_regfile|data_readRegA[20]~260_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[20]~output .bus_hold = "false";
defparam \data_readRegA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \data_readRegA[21]~output (
	.i(\my_regfile|data_readRegA[21]~239_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[21]~output .bus_hold = "false";
defparam \data_readRegA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \data_readRegA[22]~output (
	.i(\my_regfile|data_readRegA[22]~218_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[22]~output .bus_hold = "false";
defparam \data_readRegA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \data_readRegA[23]~output (
	.i(\my_regfile|data_readRegA[23]~197_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[23]~output .bus_hold = "false";
defparam \data_readRegA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \data_readRegA[24]~output (
	.i(\my_regfile|data_readRegA[24]~176_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[24]~output .bus_hold = "false";
defparam \data_readRegA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \data_readRegA[25]~output (
	.i(\my_regfile|data_readRegA[25]~154_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[25]~output .bus_hold = "false";
defparam \data_readRegA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \data_readRegA[26]~output (
	.i(\my_regfile|data_readRegA[26]~133_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[26]~output .bus_hold = "false";
defparam \data_readRegA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \data_readRegA[27]~output (
	.i(\my_regfile|data_readRegA[27]~112_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[27]~output .bus_hold = "false";
defparam \data_readRegA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \data_readRegA[28]~output (
	.i(\my_regfile|data_readRegA[28]~91_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[28]~output .bus_hold = "false";
defparam \data_readRegA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \data_readRegA[29]~output (
	.i(\my_regfile|data_readRegA[29]~70_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[29]~output .bus_hold = "false";
defparam \data_readRegA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \data_readRegA[30]~output (
	.i(\my_regfile|data_readRegA[30]~49_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[30]~output .bus_hold = "false";
defparam \data_readRegA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \data_readRegA[31]~output (
	.i(\my_regfile|data_readRegA[31]~22_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[31]~output .bus_hold = "false";
defparam \data_readRegA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \data_readRegB[0]~output (
	.i(\my_regfile|data_readRegB[0]~690_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[0]~output .bus_hold = "false";
defparam \data_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \data_readRegB[1]~output (
	.i(\my_regfile|data_readRegB[1]~668_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[1]~output .bus_hold = "false";
defparam \data_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \data_readRegB[2]~output (
	.i(\my_regfile|data_readRegB[2]~647_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[2]~output .bus_hold = "false";
defparam \data_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \data_readRegB[3]~output (
	.i(\my_regfile|data_readRegB[3]~625_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[3]~output .bus_hold = "false";
defparam \data_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \data_readRegB[4]~output (
	.i(\my_regfile|data_readRegB[4]~603_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[4]~output .bus_hold = "false";
defparam \data_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \data_readRegB[5]~output (
	.i(\my_regfile|data_readRegB[5]~581_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[5]~output .bus_hold = "false";
defparam \data_readRegB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \data_readRegB[6]~output (
	.i(\my_regfile|data_readRegB[6]~560_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[6]~output .bus_hold = "false";
defparam \data_readRegB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \data_readRegB[7]~output (
	.i(\my_regfile|data_readRegB[7]~539_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[7]~output .bus_hold = "false";
defparam \data_readRegB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \data_readRegB[8]~output (
	.i(\my_regfile|data_readRegB[8]~518_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[8]~output .bus_hold = "false";
defparam \data_readRegB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \data_readRegB[9]~output (
	.i(\my_regfile|data_readRegB[9]~497_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[9]~output .bus_hold = "false";
defparam \data_readRegB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \data_readRegB[10]~output (
	.i(\my_regfile|data_readRegB[10]~476_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[10]~output .bus_hold = "false";
defparam \data_readRegB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \data_readRegB[11]~output (
	.i(\my_regfile|data_readRegB[11]~454_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[11]~output .bus_hold = "false";
defparam \data_readRegB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \data_readRegB[12]~output (
	.i(\my_regfile|data_readRegB[12]~432_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[12]~output .bus_hold = "false";
defparam \data_readRegB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \data_readRegB[13]~output (
	.i(\my_regfile|data_readRegB[13]~411_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[13]~output .bus_hold = "false";
defparam \data_readRegB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \data_readRegB[14]~output (
	.i(\my_regfile|data_readRegB[14]~390_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[14]~output .bus_hold = "false";
defparam \data_readRegB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \data_readRegB[15]~output (
	.i(\my_regfile|data_readRegB[15]~369_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[15]~output .bus_hold = "false";
defparam \data_readRegB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \data_readRegB[16]~output (
	.i(\my_regfile|data_readRegB[16]~348_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[16]~output .bus_hold = "false";
defparam \data_readRegB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \data_readRegB[17]~output (
	.i(\my_regfile|data_readRegB[17]~327_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[17]~output .bus_hold = "false";
defparam \data_readRegB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \data_readRegB[18]~output (
	.i(\my_regfile|data_readRegB[18]~305_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[18]~output .bus_hold = "false";
defparam \data_readRegB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \data_readRegB[19]~output (
	.i(\my_regfile|data_readRegB[19]~284_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[19]~output .bus_hold = "false";
defparam \data_readRegB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \data_readRegB[20]~output (
	.i(\my_regfile|data_readRegB[20]~262_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[20]~output .bus_hold = "false";
defparam \data_readRegB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \data_readRegB[21]~output (
	.i(\my_regfile|data_readRegB[21]~241_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[21]~output .bus_hold = "false";
defparam \data_readRegB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \data_readRegB[22]~output (
	.i(\my_regfile|data_readRegB[22]~220_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[22]~output .bus_hold = "false";
defparam \data_readRegB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \data_readRegB[23]~output (
	.i(\my_regfile|data_readRegB[23]~198_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[23]~output .bus_hold = "false";
defparam \data_readRegB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \data_readRegB[24]~output (
	.i(\my_regfile|data_readRegB[24]~177_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[24]~output .bus_hold = "false";
defparam \data_readRegB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \data_readRegB[25]~output (
	.i(\my_regfile|data_readRegB[25]~155_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[25]~output .bus_hold = "false";
defparam \data_readRegB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \data_readRegB[26]~output (
	.i(\my_regfile|data_readRegB[26]~134_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[26]~output .bus_hold = "false";
defparam \data_readRegB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \data_readRegB[27]~output (
	.i(\my_regfile|data_readRegB[27]~113_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[27]~output .bus_hold = "false";
defparam \data_readRegB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \data_readRegB[28]~output (
	.i(\my_regfile|data_readRegB[28]~92_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[28]~output .bus_hold = "false";
defparam \data_readRegB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \data_readRegB[29]~output (
	.i(\my_regfile|data_readRegB[29]~70_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[29]~output .bus_hold = "false";
defparam \data_readRegB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \data_readRegB[30]~output (
	.i(\my_regfile|data_readRegB[30]~49_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[30]~output .bus_hold = "false";
defparam \data_readRegB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \data_readRegB[31]~output (
	.i(\my_regfile|data_readRegB[31]~22_combout ),
	.oe(\my_regfile|data_readRegB[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[31]~output .bus_hold = "false";
defparam \data_readRegB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \imem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \imem_clock~output .bus_hold = "false";
defparam \imem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \dmem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dmem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \dmem_clock~output .bus_hold = "false";
defparam \dmem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \processor_clock~output (
	.i(!\clock_div_4|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\processor_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \processor_clock~output .bus_hold = "false";
defparam \processor_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \regfile_clock~output (
	.i(!\clock_div_4|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regfile_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \regfile_clock~output .bus_hold = "false";
defparam \regfile_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \address_imem[0]~output (
	.i(\my_processor|pc_reg|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[0]~output .bus_hold = "false";
defparam \address_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \address_imem[1]~output (
	.i(\my_processor|pc_reg|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[1]~output .bus_hold = "false";
defparam \address_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \address_imem[2]~output (
	.i(\my_processor|pc_reg|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[2]~output .bus_hold = "false";
defparam \address_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \address_imem[3]~output (
	.i(\my_processor|pc_reg|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[3]~output .bus_hold = "false";
defparam \address_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \address_imem[4]~output (
	.i(\my_processor|pc_reg|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[4]~output .bus_hold = "false";
defparam \address_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \address_imem[5]~output (
	.i(\my_processor|pc_reg|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[5]~output .bus_hold = "false";
defparam \address_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \address_imem[6]~output (
	.i(\my_processor|pc_reg|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[6]~output .bus_hold = "false";
defparam \address_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \address_imem[7]~output (
	.i(\my_processor|pc_reg|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[7]~output .bus_hold = "false";
defparam \address_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \address_imem[8]~output (
	.i(\my_processor|pc_reg|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[8]~output .bus_hold = "false";
defparam \address_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \address_imem[9]~output (
	.i(\my_processor|pc_reg|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[9]~output .bus_hold = "false";
defparam \address_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \address_imem[10]~output (
	.i(\my_processor|pc_reg|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[10]~output .bus_hold = "false";
defparam \address_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \address_imem[11]~output (
	.i(\my_processor|pc_reg|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[11]~output .bus_hold = "false";
defparam \address_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \q_imem[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[0]~output .bus_hold = "false";
defparam \q_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \q_imem[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[1]~output .bus_hold = "false";
defparam \q_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \q_imem[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[2]~output .bus_hold = "false";
defparam \q_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \q_imem[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[3]~output .bus_hold = "false";
defparam \q_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \q_imem[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[4]~output .bus_hold = "false";
defparam \q_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \q_imem[5]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[5]~output .bus_hold = "false";
defparam \q_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \q_imem[6]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[6]~output .bus_hold = "false";
defparam \q_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \q_imem[7]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[7]~output .bus_hold = "false";
defparam \q_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \q_imem[8]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[8]~output .bus_hold = "false";
defparam \q_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \q_imem[9]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[9]~output .bus_hold = "false";
defparam \q_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \q_imem[10]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[10]~output .bus_hold = "false";
defparam \q_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \q_imem[11]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[11]~output .bus_hold = "false";
defparam \q_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \q_imem[12]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[12]~output .bus_hold = "false";
defparam \q_imem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \q_imem[13]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[13]~output .bus_hold = "false";
defparam \q_imem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \q_imem[14]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[14]~output .bus_hold = "false";
defparam \q_imem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \q_imem[15]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[15]~output .bus_hold = "false";
defparam \q_imem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \q_imem[16]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[16]~output .bus_hold = "false";
defparam \q_imem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \q_imem[17]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[17]~output .bus_hold = "false";
defparam \q_imem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \q_imem[18]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[18]~output .bus_hold = "false";
defparam \q_imem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \q_imem[19]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[19]~output .bus_hold = "false";
defparam \q_imem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \q_imem[20]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[20]~output .bus_hold = "false";
defparam \q_imem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \q_imem[21]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[21]~output .bus_hold = "false";
defparam \q_imem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \q_imem[22]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[22]~output .bus_hold = "false";
defparam \q_imem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \q_imem[23]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[23]~output .bus_hold = "false";
defparam \q_imem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \q_imem[24]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[24]~output .bus_hold = "false";
defparam \q_imem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \q_imem[25]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[25]~output .bus_hold = "false";
defparam \q_imem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \q_imem[26]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[26]~output .bus_hold = "false";
defparam \q_imem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \q_imem[27]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[27]~output .bus_hold = "false";
defparam \q_imem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \q_imem[28]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[28]~output .bus_hold = "false";
defparam \q_imem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \q_imem[29]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[29]~output .bus_hold = "false";
defparam \q_imem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \q_imem[30]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[30]~output .bus_hold = "false";
defparam \q_imem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \q_imem[31]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[31]~output .bus_hold = "false";
defparam \q_imem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \wren~output (
	.i(\my_processor|checker|isSw~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wren~output_o ),
	.obar());
// synopsys translate_off
defparam \wren~output .bus_hold = "false";
defparam \wren~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \q_dmem[0]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[0]~output .bus_hold = "false";
defparam \q_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \q_dmem[1]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[1]~output .bus_hold = "false";
defparam \q_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \q_dmem[2]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[2]~output .bus_hold = "false";
defparam \q_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \q_dmem[3]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[3]~output .bus_hold = "false";
defparam \q_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \q_dmem[4]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[4]~output .bus_hold = "false";
defparam \q_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \q_dmem[5]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[5]~output .bus_hold = "false";
defparam \q_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \q_dmem[6]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[6]~output .bus_hold = "false";
defparam \q_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \q_dmem[7]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[7]~output .bus_hold = "false";
defparam \q_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \q_dmem[8]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[8]~output .bus_hold = "false";
defparam \q_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \q_dmem[9]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[9]~output .bus_hold = "false";
defparam \q_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \q_dmem[10]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[10]~output .bus_hold = "false";
defparam \q_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \q_dmem[11]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[11]~output .bus_hold = "false";
defparam \q_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \q_dmem[12]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[12]~output .bus_hold = "false";
defparam \q_dmem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \q_dmem[13]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[13]~output .bus_hold = "false";
defparam \q_dmem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \q_dmem[14]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[14]~output .bus_hold = "false";
defparam \q_dmem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N9
cycloneive_io_obuf \q_dmem[15]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[15]~output .bus_hold = "false";
defparam \q_dmem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \q_dmem[16]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[16]~output .bus_hold = "false";
defparam \q_dmem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \q_dmem[17]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[17]~output .bus_hold = "false";
defparam \q_dmem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \q_dmem[18]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[18]~output .bus_hold = "false";
defparam \q_dmem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \q_dmem[19]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[19]~output .bus_hold = "false";
defparam \q_dmem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \q_dmem[20]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[20]~output .bus_hold = "false";
defparam \q_dmem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \q_dmem[21]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[21]~output .bus_hold = "false";
defparam \q_dmem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \q_dmem[22]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[22]~output .bus_hold = "false";
defparam \q_dmem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \q_dmem[23]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[23]~output .bus_hold = "false";
defparam \q_dmem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \q_dmem[24]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[24]~output .bus_hold = "false";
defparam \q_dmem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \q_dmem[25]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[25]~output .bus_hold = "false";
defparam \q_dmem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \q_dmem[26]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[26]~output .bus_hold = "false";
defparam \q_dmem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \q_dmem[27]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[27]~output .bus_hold = "false";
defparam \q_dmem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N2
cycloneive_io_obuf \q_dmem[28]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[28]~output .bus_hold = "false";
defparam \q_dmem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \q_dmem[29]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[29]~output .bus_hold = "false";
defparam \q_dmem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \q_dmem[30]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[30]~output .bus_hold = "false";
defparam \q_dmem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \q_dmem[31]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[31]~output .bus_hold = "false";
defparam \q_dmem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \ctrl_writeEnable~output (
	.i(\my_processor|checker|isWriteReg~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeEnable~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeEnable~output .bus_hold = "false";
defparam \ctrl_writeEnable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \ctrl_writeReg[0]~output (
	.i(\my_processor|ctrl_writeReg[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[0]~output .bus_hold = "false";
defparam \ctrl_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \ctrl_writeReg[1]~output (
	.i(\my_processor|ctrl_writeReg[1]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[1]~output .bus_hold = "false";
defparam \ctrl_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \ctrl_writeReg[2]~output (
	.i(\my_processor|ctrl_writeReg[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[2]~output .bus_hold = "false";
defparam \ctrl_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \ctrl_writeReg[3]~output (
	.i(\my_processor|ctrl_writeReg[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[3]~output .bus_hold = "false";
defparam \ctrl_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \ctrl_writeReg[4]~output (
	.i(\my_processor|ctrl_writeReg[4]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[4]~output .bus_hold = "false";
defparam \ctrl_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \reg8[0]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[0]~output .bus_hold = "false";
defparam \reg8[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \reg8[1]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[1]~output .bus_hold = "false";
defparam \reg8[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \reg8[2]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[2]~output .bus_hold = "false";
defparam \reg8[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \reg8[3]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[3]~output .bus_hold = "false";
defparam \reg8[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \reg8[4]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[4]~output .bus_hold = "false";
defparam \reg8[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \reg8[5]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[5]~output .bus_hold = "false";
defparam \reg8[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \reg8[6]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[6]~output .bus_hold = "false";
defparam \reg8[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \reg8[7]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[7]~output .bus_hold = "false";
defparam \reg8[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N2
cycloneive_io_obuf \reg8[8]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[8]~output .bus_hold = "false";
defparam \reg8[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \reg8[9]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[9]~output .bus_hold = "false";
defparam \reg8[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \reg8[10]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[10]~output .bus_hold = "false";
defparam \reg8[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \reg8[11]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[11]~output .bus_hold = "false";
defparam \reg8[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \reg8[12]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[12]~output .bus_hold = "false";
defparam \reg8[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \reg8[13]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[13]~output .bus_hold = "false";
defparam \reg8[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \reg8[14]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[14]~output .bus_hold = "false";
defparam \reg8[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \reg8[15]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[15]~output .bus_hold = "false";
defparam \reg8[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \reg8[16]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[16]~output .bus_hold = "false";
defparam \reg8[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \reg8[17]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[17]~output .bus_hold = "false";
defparam \reg8[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \reg8[18]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[18]~output .bus_hold = "false";
defparam \reg8[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \reg8[19]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[19]~output .bus_hold = "false";
defparam \reg8[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \reg8[20]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[20]~output .bus_hold = "false";
defparam \reg8[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \reg8[21]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[21]~output .bus_hold = "false";
defparam \reg8[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \reg8[22]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[22]~output .bus_hold = "false";
defparam \reg8[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \reg8[23]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[23]~output .bus_hold = "false";
defparam \reg8[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \reg8[24]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[24]~output .bus_hold = "false";
defparam \reg8[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \reg8[25]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[25]~output .bus_hold = "false";
defparam \reg8[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \reg8[26]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[26]~output .bus_hold = "false";
defparam \reg8[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \reg8[27]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[27]~output .bus_hold = "false";
defparam \reg8[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \reg8[28]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[28]~output .bus_hold = "false";
defparam \reg8[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \reg8[29]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[29]~output .bus_hold = "false";
defparam \reg8[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \reg8[30]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[30]~output .bus_hold = "false";
defparam \reg8[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \reg8[31]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[31]~output .bus_hold = "false";
defparam \reg8[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \reg9[0]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[0]~output .bus_hold = "false";
defparam \reg9[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \reg9[1]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[1]~output .bus_hold = "false";
defparam \reg9[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \reg9[2]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[2]~output .bus_hold = "false";
defparam \reg9[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \reg9[3]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[3]~output .bus_hold = "false";
defparam \reg9[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \reg9[4]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[4]~output .bus_hold = "false";
defparam \reg9[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \reg9[5]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[5]~output .bus_hold = "false";
defparam \reg9[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \reg9[6]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[6]~output .bus_hold = "false";
defparam \reg9[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \reg9[7]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[7]~output .bus_hold = "false";
defparam \reg9[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \reg9[8]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[8]~output .bus_hold = "false";
defparam \reg9[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \reg9[9]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[9]~output .bus_hold = "false";
defparam \reg9[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \reg9[10]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[10]~output .bus_hold = "false";
defparam \reg9[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \reg9[11]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[11]~output .bus_hold = "false";
defparam \reg9[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \reg9[12]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[12]~output .bus_hold = "false";
defparam \reg9[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \reg9[13]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[13]~output .bus_hold = "false";
defparam \reg9[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \reg9[14]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[14]~output .bus_hold = "false";
defparam \reg9[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \reg9[15]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[15]~output .bus_hold = "false";
defparam \reg9[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \reg9[16]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[16]~output .bus_hold = "false";
defparam \reg9[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \reg9[17]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[17]~output .bus_hold = "false";
defparam \reg9[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \reg9[18]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[18]~output .bus_hold = "false";
defparam \reg9[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \reg9[19]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[19]~output .bus_hold = "false";
defparam \reg9[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \reg9[20]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[20]~output .bus_hold = "false";
defparam \reg9[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \reg9[21]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[21]~output .bus_hold = "false";
defparam \reg9[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \reg9[22]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[22]~output .bus_hold = "false";
defparam \reg9[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \reg9[23]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[23]~output .bus_hold = "false";
defparam \reg9[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \reg9[24]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[24]~output .bus_hold = "false";
defparam \reg9[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \reg9[25]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[25]~output .bus_hold = "false";
defparam \reg9[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \reg9[26]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[26]~output .bus_hold = "false";
defparam \reg9[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \reg9[27]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[27]~output .bus_hold = "false";
defparam \reg9[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \reg9[28]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[28]~output .bus_hold = "false";
defparam \reg9[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \reg9[29]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[29]~output .bus_hold = "false";
defparam \reg9[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \reg9[30]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[30]~output .bus_hold = "false";
defparam \reg9[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \reg9[31]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[31]~output .bus_hold = "false";
defparam \reg9[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \reg10[0]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[0]~output .bus_hold = "false";
defparam \reg10[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \reg10[1]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[1]~output .bus_hold = "false";
defparam \reg10[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \reg10[2]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[2]~output .bus_hold = "false";
defparam \reg10[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \reg10[3]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[3]~output .bus_hold = "false";
defparam \reg10[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \reg10[4]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[4]~output .bus_hold = "false";
defparam \reg10[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \reg10[5]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[5]~output .bus_hold = "false";
defparam \reg10[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \reg10[6]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[6]~output .bus_hold = "false";
defparam \reg10[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \reg10[7]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[7]~output .bus_hold = "false";
defparam \reg10[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \reg10[8]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[8]~output .bus_hold = "false";
defparam \reg10[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \reg10[9]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[9]~output .bus_hold = "false";
defparam \reg10[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \reg10[10]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[10]~output .bus_hold = "false";
defparam \reg10[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \reg10[11]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[11]~output .bus_hold = "false";
defparam \reg10[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \reg10[12]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[12]~output .bus_hold = "false";
defparam \reg10[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \reg10[13]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[13]~output .bus_hold = "false";
defparam \reg10[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \reg10[14]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[14]~output .bus_hold = "false";
defparam \reg10[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \reg10[15]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[15]~output .bus_hold = "false";
defparam \reg10[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \reg10[16]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[16]~output .bus_hold = "false";
defparam \reg10[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \reg10[17]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[17]~output .bus_hold = "false";
defparam \reg10[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \reg10[18]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[18]~output .bus_hold = "false";
defparam \reg10[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \reg10[19]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[19]~output .bus_hold = "false";
defparam \reg10[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \reg10[20]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[20]~output .bus_hold = "false";
defparam \reg10[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \reg10[21]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[21]~output .bus_hold = "false";
defparam \reg10[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \reg10[22]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[22]~output .bus_hold = "false";
defparam \reg10[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \reg10[23]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[23]~output .bus_hold = "false";
defparam \reg10[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \reg10[24]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[24]~output .bus_hold = "false";
defparam \reg10[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \reg10[25]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[25]~output .bus_hold = "false";
defparam \reg10[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \reg10[26]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[26]~output .bus_hold = "false";
defparam \reg10[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \reg10[27]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[27]~output .bus_hold = "false";
defparam \reg10[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \reg10[28]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[28]~output .bus_hold = "false";
defparam \reg10[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \reg10[29]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[29]~output .bus_hold = "false";
defparam \reg10[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \reg10[30]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[30]~output .bus_hold = "false";
defparam \reg10[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \reg10[31]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[31]~output .bus_hold = "false";
defparam \reg10[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \reg11[0]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[0]~output .bus_hold = "false";
defparam \reg11[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \reg11[1]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[1]~output .bus_hold = "false";
defparam \reg11[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \reg11[2]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[2]~output .bus_hold = "false";
defparam \reg11[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \reg11[3]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[3]~output .bus_hold = "false";
defparam \reg11[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \reg11[4]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[4]~output .bus_hold = "false";
defparam \reg11[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \reg11[5]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[5]~output .bus_hold = "false";
defparam \reg11[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \reg11[6]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[6]~output .bus_hold = "false";
defparam \reg11[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \reg11[7]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[7]~output .bus_hold = "false";
defparam \reg11[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \reg11[8]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[8]~output .bus_hold = "false";
defparam \reg11[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \reg11[9]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[9]~output .bus_hold = "false";
defparam \reg11[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \reg11[10]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[10]~output .bus_hold = "false";
defparam \reg11[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \reg11[11]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[11]~output .bus_hold = "false";
defparam \reg11[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \reg11[12]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[12]~output .bus_hold = "false";
defparam \reg11[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \reg11[13]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[13]~output .bus_hold = "false";
defparam \reg11[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \reg11[14]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[14]~output .bus_hold = "false";
defparam \reg11[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \reg11[15]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[15]~output .bus_hold = "false";
defparam \reg11[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \reg11[16]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[16]~output .bus_hold = "false";
defparam \reg11[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \reg11[17]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[17]~output .bus_hold = "false";
defparam \reg11[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \reg11[18]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[18]~output .bus_hold = "false";
defparam \reg11[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \reg11[19]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[19]~output .bus_hold = "false";
defparam \reg11[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \reg11[20]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[20]~output .bus_hold = "false";
defparam \reg11[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \reg11[21]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[21]~output .bus_hold = "false";
defparam \reg11[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \reg11[22]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[22]~output .bus_hold = "false";
defparam \reg11[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \reg11[23]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[23]~output .bus_hold = "false";
defparam \reg11[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \reg11[24]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[24]~output .bus_hold = "false";
defparam \reg11[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \reg11[25]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[25]~output .bus_hold = "false";
defparam \reg11[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \reg11[26]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[26]~output .bus_hold = "false";
defparam \reg11[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \reg11[27]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[27]~output .bus_hold = "false";
defparam \reg11[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \reg11[28]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[28]~output .bus_hold = "false";
defparam \reg11[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \reg11[29]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[29]~output .bus_hold = "false";
defparam \reg11[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \reg11[30]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[30]~output .bus_hold = "false";
defparam \reg11[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \reg11[31]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[31]~output .bus_hold = "false";
defparam \reg11[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y7_N16
cycloneive_io_obuf \reg12[0]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[0]~output .bus_hold = "false";
defparam \reg12[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \reg12[1]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[1]~output .bus_hold = "false";
defparam \reg12[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \reg12[2]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[2]~output .bus_hold = "false";
defparam \reg12[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \reg12[3]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[3]~output .bus_hold = "false";
defparam \reg12[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \reg12[4]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[4]~output .bus_hold = "false";
defparam \reg12[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \reg12[5]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[5]~output .bus_hold = "false";
defparam \reg12[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \reg12[6]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[6]~output .bus_hold = "false";
defparam \reg12[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \reg12[7]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[7]~output .bus_hold = "false";
defparam \reg12[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \reg12[8]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[8]~output .bus_hold = "false";
defparam \reg12[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \reg12[9]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[9]~output .bus_hold = "false";
defparam \reg12[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \reg12[10]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[10]~output .bus_hold = "false";
defparam \reg12[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \reg12[11]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[11]~output .bus_hold = "false";
defparam \reg12[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \reg12[12]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[12]~output .bus_hold = "false";
defparam \reg12[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \reg12[13]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[13]~output .bus_hold = "false";
defparam \reg12[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \reg12[14]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[14]~output .bus_hold = "false";
defparam \reg12[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \reg12[15]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[15]~output .bus_hold = "false";
defparam \reg12[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \reg12[16]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[16]~output .bus_hold = "false";
defparam \reg12[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \reg12[17]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[17]~output .bus_hold = "false";
defparam \reg12[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \reg12[18]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[18]~output .bus_hold = "false";
defparam \reg12[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \reg12[19]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[19]~output .bus_hold = "false";
defparam \reg12[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \reg12[20]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[20]~output .bus_hold = "false";
defparam \reg12[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \reg12[21]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[21]~output .bus_hold = "false";
defparam \reg12[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \reg12[22]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[22]~output .bus_hold = "false";
defparam \reg12[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \reg12[23]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[23]~output .bus_hold = "false";
defparam \reg12[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \reg12[24]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[24]~output .bus_hold = "false";
defparam \reg12[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \reg12[25]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[25]~output .bus_hold = "false";
defparam \reg12[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \reg12[26]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[26]~output .bus_hold = "false";
defparam \reg12[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \reg12[27]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[27]~output .bus_hold = "false";
defparam \reg12[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \reg12[28]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[28]~output .bus_hold = "false";
defparam \reg12[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \reg12[29]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[29]~output .bus_hold = "false";
defparam \reg12[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \reg12[30]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[30]~output .bus_hold = "false";
defparam \reg12[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \reg12[31]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[31]~output .bus_hold = "false";
defparam \reg12[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \reg13[0]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[0]~output .bus_hold = "false";
defparam \reg13[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \reg13[1]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[1]~output .bus_hold = "false";
defparam \reg13[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \reg13[2]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[2]~output .bus_hold = "false";
defparam \reg13[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \reg13[3]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[3]~output .bus_hold = "false";
defparam \reg13[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \reg13[4]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[4]~output .bus_hold = "false";
defparam \reg13[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \reg13[5]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[5]~output .bus_hold = "false";
defparam \reg13[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \reg13[6]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[6]~output .bus_hold = "false";
defparam \reg13[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \reg13[7]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[7]~output .bus_hold = "false";
defparam \reg13[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \reg13[8]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[8]~output .bus_hold = "false";
defparam \reg13[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \reg13[9]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[9]~output .bus_hold = "false";
defparam \reg13[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \reg13[10]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[10]~output .bus_hold = "false";
defparam \reg13[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \reg13[11]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[11]~output .bus_hold = "false";
defparam \reg13[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \reg13[12]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[12]~output .bus_hold = "false";
defparam \reg13[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \reg13[13]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[13]~output .bus_hold = "false";
defparam \reg13[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \reg13[14]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[14]~output .bus_hold = "false";
defparam \reg13[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \reg13[15]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[15]~output .bus_hold = "false";
defparam \reg13[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \reg13[16]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[16]~output .bus_hold = "false";
defparam \reg13[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \reg13[17]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[17]~output .bus_hold = "false";
defparam \reg13[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \reg13[18]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[18]~output .bus_hold = "false";
defparam \reg13[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \reg13[19]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[19]~output .bus_hold = "false";
defparam \reg13[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \reg13[20]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[20]~output .bus_hold = "false";
defparam \reg13[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \reg13[21]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[21]~output .bus_hold = "false";
defparam \reg13[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \reg13[22]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[22]~output .bus_hold = "false";
defparam \reg13[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \reg13[23]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[23]~output .bus_hold = "false";
defparam \reg13[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \reg13[24]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[24]~output .bus_hold = "false";
defparam \reg13[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \reg13[25]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[25]~output .bus_hold = "false";
defparam \reg13[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \reg13[26]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[26]~output .bus_hold = "false";
defparam \reg13[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \reg13[27]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[27]~output .bus_hold = "false";
defparam \reg13[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \reg13[28]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[28]~output .bus_hold = "false";
defparam \reg13[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \reg13[29]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[29]~output .bus_hold = "false";
defparam \reg13[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \reg13[30]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[30]~output .bus_hold = "false";
defparam \reg13[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \reg13[31]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[31]~output .bus_hold = "false";
defparam \reg13[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N28
cycloneive_lcell_comb \clock_div_4|r_reg[0]~0 (
// Equation(s):
// \clock_div_4|r_reg[0]~0_combout  = !\clock_div_4|r_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_div_4|r_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_div_4|r_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_div_4|r_reg[0]~0 .lut_mask = 16'h0F0F;
defparam \clock_div_4|r_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X58_Y1_N29
dffeas \clock_div_4|r_reg[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_div_4|r_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_div_4|r_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_div_4|r_reg[0] .is_wysiwyg = "true";
defparam \clock_div_4|r_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N18
cycloneive_lcell_comb \clock_div_4|clk_track~0 (
// Equation(s):
// \clock_div_4|clk_track~0_combout  = \clock_div_4|clk_track~q  $ (\clock_div_4|r_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_div_4|clk_track~q ),
	.datad(\clock_div_4|r_reg [0]),
	.cin(gnd),
	.combout(\clock_div_4|clk_track~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_div_4|clk_track~0 .lut_mask = 16'h0FF0;
defparam \clock_div_4|clk_track~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N30
cycloneive_lcell_comb \clock_div_4|clk_track~feeder (
// Equation(s):
// \clock_div_4|clk_track~feeder_combout  = \clock_div_4|clk_track~0_combout 

	.dataa(gnd),
	.datab(\clock_div_4|clk_track~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_div_4|clk_track~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock_div_4|clk_track~feeder .lut_mask = 16'hCCCC;
defparam \clock_div_4|clk_track~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N31
dffeas \clock_div_4|clk_track (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_div_4|clk_track~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_div_4|clk_track~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_div_4|clk_track .is_wysiwyg = "true";
defparam \clock_div_4|clk_track .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \clock_div_4|clk_track~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_div_4|clk_track~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_div_4|clk_track~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_div_4|clk_track~clkctrl .clock_type = "global clock";
defparam \clock_div_4|clk_track~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N0
cycloneive_lcell_comb \my_processor|pc_reg|q[0]~33 (
// Equation(s):
// \my_processor|pc_reg|q[0]~33_combout  = !\my_processor|pc_reg|q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|pc_reg|q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|pc_reg|q[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_reg|q[0]~33 .lut_mask = 16'h0F0F;
defparam \my_processor|pc_reg|q[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N1
dffeas \my_processor|pc_reg|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[0]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[0] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N4
cycloneive_lcell_comb \my_processor|pc_reg|q[1]~11 (
// Equation(s):
// \my_processor|pc_reg|q[1]~11_combout  = (\my_processor|pc_reg|q [0] & (\my_processor|pc_reg|q [1] $ (VCC))) # (!\my_processor|pc_reg|q [0] & (\my_processor|pc_reg|q [1] & VCC))
// \my_processor|pc_reg|q[1]~12  = CARRY((\my_processor|pc_reg|q [0] & \my_processor|pc_reg|q [1]))

	.dataa(\my_processor|pc_reg|q [0]),
	.datab(\my_processor|pc_reg|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|pc_reg|q[1]~11_combout ),
	.cout(\my_processor|pc_reg|q[1]~12 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[1]~11 .lut_mask = 16'h6688;
defparam \my_processor|pc_reg|q[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N5
dffeas \my_processor|pc_reg|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[1] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N6
cycloneive_lcell_comb \my_processor|pc_reg|q[2]~13 (
// Equation(s):
// \my_processor|pc_reg|q[2]~13_combout  = (\my_processor|pc_reg|q [2] & (!\my_processor|pc_reg|q[1]~12 )) # (!\my_processor|pc_reg|q [2] & ((\my_processor|pc_reg|q[1]~12 ) # (GND)))
// \my_processor|pc_reg|q[2]~14  = CARRY((!\my_processor|pc_reg|q[1]~12 ) # (!\my_processor|pc_reg|q [2]))

	.dataa(\my_processor|pc_reg|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[1]~12 ),
	.combout(\my_processor|pc_reg|q[2]~13_combout ),
	.cout(\my_processor|pc_reg|q[2]~14 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[2]~13 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_reg|q[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N7
dffeas \my_processor|pc_reg|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[2] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N8
cycloneive_lcell_comb \my_processor|pc_reg|q[3]~15 (
// Equation(s):
// \my_processor|pc_reg|q[3]~15_combout  = (\my_processor|pc_reg|q [3] & (\my_processor|pc_reg|q[2]~14  $ (GND))) # (!\my_processor|pc_reg|q [3] & (!\my_processor|pc_reg|q[2]~14  & VCC))
// \my_processor|pc_reg|q[3]~16  = CARRY((\my_processor|pc_reg|q [3] & !\my_processor|pc_reg|q[2]~14 ))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[2]~14 ),
	.combout(\my_processor|pc_reg|q[3]~15_combout ),
	.cout(\my_processor|pc_reg|q[3]~16 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[3]~15 .lut_mask = 16'hC30C;
defparam \my_processor|pc_reg|q[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N9
dffeas \my_processor|pc_reg|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[3] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N10
cycloneive_lcell_comb \my_processor|pc_reg|q[4]~17 (
// Equation(s):
// \my_processor|pc_reg|q[4]~17_combout  = (\my_processor|pc_reg|q [4] & (!\my_processor|pc_reg|q[3]~16 )) # (!\my_processor|pc_reg|q [4] & ((\my_processor|pc_reg|q[3]~16 ) # (GND)))
// \my_processor|pc_reg|q[4]~18  = CARRY((!\my_processor|pc_reg|q[3]~16 ) # (!\my_processor|pc_reg|q [4]))

	.dataa(\my_processor|pc_reg|q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[3]~16 ),
	.combout(\my_processor|pc_reg|q[4]~17_combout ),
	.cout(\my_processor|pc_reg|q[4]~18 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[4]~17 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_reg|q[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N11
dffeas \my_processor|pc_reg|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[4] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N12
cycloneive_lcell_comb \my_processor|pc_reg|q[5]~19 (
// Equation(s):
// \my_processor|pc_reg|q[5]~19_combout  = (\my_processor|pc_reg|q [5] & (\my_processor|pc_reg|q[4]~18  $ (GND))) # (!\my_processor|pc_reg|q [5] & (!\my_processor|pc_reg|q[4]~18  & VCC))
// \my_processor|pc_reg|q[5]~20  = CARRY((\my_processor|pc_reg|q [5] & !\my_processor|pc_reg|q[4]~18 ))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[4]~18 ),
	.combout(\my_processor|pc_reg|q[5]~19_combout ),
	.cout(\my_processor|pc_reg|q[5]~20 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[5]~19 .lut_mask = 16'hC30C;
defparam \my_processor|pc_reg|q[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N13
dffeas \my_processor|pc_reg|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[5]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[5] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N14
cycloneive_lcell_comb \my_processor|pc_reg|q[6]~21 (
// Equation(s):
// \my_processor|pc_reg|q[6]~21_combout  = (\my_processor|pc_reg|q [6] & (!\my_processor|pc_reg|q[5]~20 )) # (!\my_processor|pc_reg|q [6] & ((\my_processor|pc_reg|q[5]~20 ) # (GND)))
// \my_processor|pc_reg|q[6]~22  = CARRY((!\my_processor|pc_reg|q[5]~20 ) # (!\my_processor|pc_reg|q [6]))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[5]~20 ),
	.combout(\my_processor|pc_reg|q[6]~21_combout ),
	.cout(\my_processor|pc_reg|q[6]~22 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[6]~21 .lut_mask = 16'h3C3F;
defparam \my_processor|pc_reg|q[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N15
dffeas \my_processor|pc_reg|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[6]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[6] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N16
cycloneive_lcell_comb \my_processor|pc_reg|q[7]~23 (
// Equation(s):
// \my_processor|pc_reg|q[7]~23_combout  = (\my_processor|pc_reg|q [7] & (\my_processor|pc_reg|q[6]~22  $ (GND))) # (!\my_processor|pc_reg|q [7] & (!\my_processor|pc_reg|q[6]~22  & VCC))
// \my_processor|pc_reg|q[7]~24  = CARRY((\my_processor|pc_reg|q [7] & !\my_processor|pc_reg|q[6]~22 ))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[6]~22 ),
	.combout(\my_processor|pc_reg|q[7]~23_combout ),
	.cout(\my_processor|pc_reg|q[7]~24 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[7]~23 .lut_mask = 16'hC30C;
defparam \my_processor|pc_reg|q[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N17
dffeas \my_processor|pc_reg|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[7]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[7] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N18
cycloneive_lcell_comb \my_processor|pc_reg|q[8]~25 (
// Equation(s):
// \my_processor|pc_reg|q[8]~25_combout  = (\my_processor|pc_reg|q [8] & (!\my_processor|pc_reg|q[7]~24 )) # (!\my_processor|pc_reg|q [8] & ((\my_processor|pc_reg|q[7]~24 ) # (GND)))
// \my_processor|pc_reg|q[8]~26  = CARRY((!\my_processor|pc_reg|q[7]~24 ) # (!\my_processor|pc_reg|q [8]))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[7]~24 ),
	.combout(\my_processor|pc_reg|q[8]~25_combout ),
	.cout(\my_processor|pc_reg|q[8]~26 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[8]~25 .lut_mask = 16'h3C3F;
defparam \my_processor|pc_reg|q[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N19
dffeas \my_processor|pc_reg|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[8]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[8] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N20
cycloneive_lcell_comb \my_processor|pc_reg|q[9]~27 (
// Equation(s):
// \my_processor|pc_reg|q[9]~27_combout  = (\my_processor|pc_reg|q [9] & (\my_processor|pc_reg|q[8]~26  $ (GND))) # (!\my_processor|pc_reg|q [9] & (!\my_processor|pc_reg|q[8]~26  & VCC))
// \my_processor|pc_reg|q[9]~28  = CARRY((\my_processor|pc_reg|q [9] & !\my_processor|pc_reg|q[8]~26 ))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[8]~26 ),
	.combout(\my_processor|pc_reg|q[9]~27_combout ),
	.cout(\my_processor|pc_reg|q[9]~28 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[9]~27 .lut_mask = 16'hC30C;
defparam \my_processor|pc_reg|q[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N21
dffeas \my_processor|pc_reg|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[9]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[9] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N22
cycloneive_lcell_comb \my_processor|pc_reg|q[10]~29 (
// Equation(s):
// \my_processor|pc_reg|q[10]~29_combout  = (\my_processor|pc_reg|q [10] & (!\my_processor|pc_reg|q[9]~28 )) # (!\my_processor|pc_reg|q [10] & ((\my_processor|pc_reg|q[9]~28 ) # (GND)))
// \my_processor|pc_reg|q[10]~30  = CARRY((!\my_processor|pc_reg|q[9]~28 ) # (!\my_processor|pc_reg|q [10]))

	.dataa(\my_processor|pc_reg|q [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[9]~28 ),
	.combout(\my_processor|pc_reg|q[10]~29_combout ),
	.cout(\my_processor|pc_reg|q[10]~30 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[10]~29 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_reg|q[10]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N23
dffeas \my_processor|pc_reg|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[10]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[10] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N24
cycloneive_lcell_comb \my_processor|pc_reg|q[11]~31 (
// Equation(s):
// \my_processor|pc_reg|q[11]~31_combout  = \my_processor|pc_reg|q[10]~30  $ (!\my_processor|pc_reg|q [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|pc_reg|q [11]),
	.cin(\my_processor|pc_reg|q[10]~30 ),
	.combout(\my_processor|pc_reg|q[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_reg|q[11]~31 .lut_mask = 16'hF00F;
defparam \my_processor|pc_reg|q[11]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y40_N25
dffeas \my_processor|pc_reg|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[11]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[11] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A680;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A2280;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050000000;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA00028;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FA00028;
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N14
cycloneive_lcell_comb \my_processor|checker|isLw~0 (
// Equation(s):
// \my_processor|checker|isLw~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (!\my_imem|altsyncram_component|auto_generated|q_a [27] & (!\my_imem|altsyncram_component|auto_generated|q_a [28] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|checker|isLw~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isLw~0 .lut_mask = 16'h0001;
defparam \my_processor|checker|isLw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N0
cycloneive_lcell_comb \my_processor|checker|isAddi~0 (
// Equation(s):
// \my_processor|checker|isAddi~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [27] & 
// \my_imem|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|checker|isAddi~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isAddi~0 .lut_mask = 16'h1000;
defparam \my_processor|checker|isAddi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N22
cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~11 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~11_combout  = (\my_processor|checker|isLw~0_combout ) # (\my_processor|checker|isAddi~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|checker|isLw~0_combout ),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~11 .lut_mask = 16'hFFF0;
defparam \my_processor|ctrl_readRegA[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N12
cycloneive_lcell_comb \my_processor|checker|isI (
// Equation(s):
// \my_processor|checker|isI~combout  = (\my_processor|checker|isAddi~0_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|checker|isLw~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|checker|isLw~0_combout ),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isI~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isI .lut_mask = 16'hFFC0;
defparam \my_processor|checker|isI .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N4
cycloneive_lcell_comb \my_processor|ctrl_readRegB[0]~0 (
// Equation(s):
// \my_processor|ctrl_readRegB[0]~0_combout  = ((\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [17]))) # (!\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [12]))) # 
// (!\my_processor|ctrl_readRegA[4]~11_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_processor|ctrl_readRegA[4]~11_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[0]~0 .lut_mask = 16'hCFAF;
defparam \my_processor|ctrl_readRegB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N16
cycloneive_lcell_comb \my_processor|ctrl_readRegB[3]~2 (
// Equation(s):
// \my_processor|ctrl_readRegB[3]~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [15])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[3]~2 .lut_mask = 16'hF3C0;
defparam \my_processor|ctrl_readRegB[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N18
cycloneive_lcell_comb \my_processor|ctrl_readRegB[3]~3 (
// Equation(s):
// \my_processor|ctrl_readRegB[3]~3_combout  = (\my_processor|checker|isAddi~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_processor|checker|isAddi~0_combout  & (((\my_processor|ctrl_readRegB[3]~2_combout ) # 
// (!\my_processor|checker|isLw~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_processor|checker|isAddi~0_combout ),
	.datac(\my_processor|checker|isLw~0_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[3]~3 .lut_mask = 16'hBB8B;
defparam \my_processor|ctrl_readRegB[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000;
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N24
cycloneive_lcell_comb \my_processor|ctrl_readRegB[2]~6 (
// Equation(s):
// \my_processor|ctrl_readRegB[2]~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [14])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[2]~6 .lut_mask = 16'hCFC0;
defparam \my_processor|ctrl_readRegB[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N10
cycloneive_lcell_comb \my_processor|ctrl_readRegB[2]~7 (
// Equation(s):
// \my_processor|ctrl_readRegB[2]~7_combout  = (\my_processor|checker|isAddi~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_processor|checker|isAddi~0_combout  & (((\my_processor|ctrl_readRegB[2]~6_combout ) # 
// (!\my_processor|checker|isLw~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_processor|checker|isAddi~0_combout ),
	.datac(\my_processor|checker|isLw~0_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[2]~7 .lut_mask = 16'hBB8B;
defparam \my_processor|ctrl_readRegB[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N8
cycloneive_lcell_comb \my_processor|ctrl_readRegB[4]~4 (
// Equation(s):
// \my_processor|ctrl_readRegB[4]~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [16])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[4]~4 .lut_mask = 16'hF3C0;
defparam \my_processor|ctrl_readRegB[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N26
cycloneive_lcell_comb \my_processor|ctrl_readRegB[4]~5 (
// Equation(s):
// \my_processor|ctrl_readRegB[4]~5_combout  = (\my_processor|checker|isAddi~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_processor|checker|isAddi~0_combout  & (((\my_processor|ctrl_readRegB[4]~4_combout ) # 
// (!\my_processor|checker|isLw~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[4]~5 .lut_mask = 16'hAAF3;
defparam \my_processor|ctrl_readRegB[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~27 (
// Equation(s):
// \my_regfile|data_readRegB[31]~27_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|ctrl_readRegB[2]~7_combout  & !\my_processor|ctrl_readRegB[4]~5_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~7_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~27 .lut_mask = 16'h0088;
defparam \my_regfile|data_readRegB[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N2
cycloneive_lcell_comb \my_processor|ctrl_readRegB[1]~1 (
// Equation(s):
// \my_processor|ctrl_readRegB[1]~1_combout  = ((\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [13])))) # 
// (!\my_processor|ctrl_readRegA[4]~11_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_processor|ctrl_readRegA[4]~11_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[1]~1 .lut_mask = 16'hAFCF;
defparam \my_processor|ctrl_readRegB[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N0
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[11]~38 (
// Equation(s):
// \my_regfile|bcb|bitcheck[11]~38_combout  = (!\my_processor|ctrl_readRegB[4]~5_combout  & \my_processor|ctrl_readRegB[3]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[11]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[11]~38 .lut_mask = 16'h0F00;
defparam \my_regfile|bcb|bitcheck[11]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~25 (
// Equation(s):
// \my_regfile|data_readRegB[31]~25_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (!\my_processor|ctrl_readRegB[1]~1_combout  & ((!\my_regfile|bcb|bitcheck[11]~38_combout ) # (!\my_processor|ctrl_readRegB[2]~7_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~7_combout ),
	.datad(\my_regfile|bcb|bitcheck[11]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~25 .lut_mask = 16'h0222;
defparam \my_regfile|data_readRegB[31]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N30
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[27]~18 (
// Equation(s):
// \my_regfile|bcb|bitcheck[27]~18_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|ctrl_readRegB[4]~5_combout  & !\my_processor|ctrl_readRegB[2]~7_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[27]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[27]~18 .lut_mask = 16'h00C0;
defparam \my_regfile|bcb|bitcheck[27]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N28
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[31]~23 (
// Equation(s):
// \my_regfile|bcb|bitcheck[31]~23_combout  = (\my_processor|ctrl_readRegB[2]~7_combout  & (\my_processor|ctrl_readRegB[4]~5_combout  & \my_processor|ctrl_readRegB[3]~3_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~7_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[31]~23 .lut_mask = 16'hA000;
defparam \my_regfile|bcb|bitcheck[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N6
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[3]~30 (
// Equation(s):
// \my_regfile|bcb|bitcheck[3]~30_combout  = (!\my_processor|ctrl_readRegB[2]~7_combout  & (!\my_processor|ctrl_readRegB[4]~5_combout  & !\my_processor|ctrl_readRegB[3]~3_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~7_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[3]~30 .lut_mask = 16'h0011;
defparam \my_regfile|bcb|bitcheck[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~24 (
// Equation(s):
// \my_regfile|data_readRegB[31]~24_combout  = (\my_regfile|bcb|bitcheck[27]~18_combout ) # ((\my_regfile|bcb|bitcheck[31]~23_combout ) # (\my_regfile|bcb|bitcheck[3]~30_combout ))

	.dataa(\my_regfile|bcb|bitcheck[27]~18_combout ),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[31]~23_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~24 .lut_mask = 16'hFFFA;
defparam \my_regfile|data_readRegB[31]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N18
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[19]~10 (
// Equation(s):
// \my_regfile|bcb|bitcheck[19]~10_combout  = (!\my_processor|ctrl_readRegB[2]~7_combout  & (\my_processor|ctrl_readRegB[4]~5_combout  & !\my_processor|ctrl_readRegB[3]~3_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[2]~7_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[19]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[19]~10 .lut_mask = 16'h0030;
defparam \my_regfile|bcb|bitcheck[19]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N8
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[23]~15 (
// Equation(s):
// \my_regfile|bcb|bitcheck[23]~15_combout  = (\my_processor|ctrl_readRegB[4]~5_combout  & (\my_processor|ctrl_readRegB[2]~7_combout  & !\my_processor|ctrl_readRegB[3]~3_combout ))

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[2]~7_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[23]~15 .lut_mask = 16'h00A0;
defparam \my_regfile|bcb|bitcheck[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N2
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[7]~33 (
// Equation(s):
// \my_regfile|bcb|bitcheck[7]~33_combout  = (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_processor|ctrl_readRegB[2]~7_combout  & !\my_processor|ctrl_readRegB[3]~3_combout ))

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[2]~7_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[7]~33 .lut_mask = 16'h0050;
defparam \my_regfile|bcb|bitcheck[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~23 (
// Equation(s):
// \my_regfile|data_readRegB[31]~23_combout  = (\my_regfile|bcb|bitcheck[19]~10_combout ) # ((\my_regfile|bcb|bitcheck[23]~15_combout ) # (\my_regfile|bcb|bitcheck[7]~33_combout ))

	.dataa(\my_regfile|bcb|bitcheck[19]~10_combout ),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[23]~15_combout ),
	.datad(\my_regfile|bcb|bitcheck[7]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~23 .lut_mask = 16'hFFFA;
defparam \my_regfile|data_readRegB[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~26 (
// Equation(s):
// \my_regfile|data_readRegB[31]~26_combout  = (!\my_regfile|data_readRegB[31]~25_combout  & ((\my_regfile|bcb|bitcheck[11]~38_combout ) # ((\my_regfile|data_readRegB[31]~24_combout ) # (\my_regfile|data_readRegB[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~25_combout ),
	.datab(\my_regfile|bcb|bitcheck[11]~38_combout ),
	.datac(\my_regfile|data_readRegB[31]~24_combout ),
	.datad(\my_regfile|data_readRegB[31]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~26 .lut_mask = 16'h5554;
defparam \my_regfile|data_readRegB[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~28 (
// Equation(s):
// \my_regfile|data_readRegB[31]~28_combout  = (\my_regfile|data_readRegB[31]~26_combout ) # ((\my_processor|ctrl_readRegB[0]~0_combout  & (!\my_regfile|data_readRegB[31]~27_combout  & !\my_processor|ctrl_readRegB[1]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|data_readRegB[31]~27_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_regfile|data_readRegB[31]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~28 .lut_mask = 16'hFF02;
defparam \my_regfile|data_readRegB[31]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N4
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[15]~4 (
// Equation(s):
// \my_regfile|bcb|bitcheck[15]~4_combout  = (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_processor|ctrl_readRegB[2]~7_combout  & \my_processor|ctrl_readRegB[3]~3_combout ))

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[2]~7_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[15]~4 .lut_mask = 16'h5000;
defparam \my_regfile|bcb|bitcheck[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N10
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[12]~5 (
// Equation(s):
// \my_regfile|bcb|bitcheck[12]~5_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_processor|ctrl_readRegB[1]~1_combout ) # (!\my_regfile|bcb|bitcheck[15]~4_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|bcb|bitcheck[15]~4_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[12]~5 .lut_mask = 16'hFFBB;
defparam \my_regfile|bcb|bitcheck[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N8
cycloneive_lcell_comb \my_processor|checker|isSw~0 (
// Equation(s):
// \my_processor|checker|isSw~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & \my_processor|checker|isAddi~0_combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(gnd),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isSw~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isSw~0 .lut_mask = 16'hCC00;
defparam \my_processor|checker|isSw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D50000;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000064E904;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneive_lcell_comb \my_processor|data_writeReg[31]~55 (
// Equation(s):
// \my_processor|data_writeReg[31]~55_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [6] & (!\my_imem|altsyncram_component|auto_generated|q_a [5] & (!\my_imem|altsyncram_component|auto_generated|q_a [3] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~55 .lut_mask = 16'h0001;
defparam \my_processor|data_writeReg[31]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneive_lcell_comb \my_processor|data_writeReg[2]~20 (
// Equation(s):
// \my_processor|data_writeReg[2]~20_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [5] & (!\my_imem|altsyncram_component|auto_generated|q_a [6] & ((!\my_imem|altsyncram_component|auto_generated|q_a [3]) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~20 .lut_mask = 16'h0013;
defparam \my_processor|data_writeReg[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N20
cycloneive_lcell_comb \my_processor|checker|isALU~0 (
// Equation(s):
// \my_processor|checker|isALU~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_processor|checker|isLw~0_combout  & \my_processor|data_writeReg[2]~20_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isALU~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isALU~0 .lut_mask = 16'h4400;
defparam \my_processor|checker|isALU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N20
cycloneive_lcell_comb \my_processor|checker|isAddi~1 (
// Equation(s):
// \my_processor|checker|isAddi~1_combout  = (\my_processor|checker|isAddi~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [28])

	.dataa(gnd),
	.datab(\my_processor|checker|isAddi~0_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|checker|isAddi~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isAddi~1 .lut_mask = 16'h00CC;
defparam \my_processor|checker|isAddi~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N2
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~8 (
// Equation(s):
// \my_processor|ALUOper|Selector0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [6] & (((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|checker|isAddi~0_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [6] & (\my_imem|altsyncram_component|auto_generated|q_a [5] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|checker|isAddi~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_processor|checker|isAddi~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~8 .lut_mask = 16'hEE0E;
defparam \my_processor|ALUOper|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N26
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~13 (
// Equation(s):
// \my_processor|ALUOper|Selector0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_processor|ALUOper|Selector0~8_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|checker|isAddi~0_combout ))))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|ALUOper|Selector0~8_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~13 .lut_mask = 16'h0C04;
defparam \my_processor|ALUOper|Selector0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000910000;
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~6 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~6_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~6 .lut_mask = 16'h0011;
defparam \my_processor|ALUOper|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N4
cycloneive_lcell_comb \my_processor|data_writeReg[1]~21 (
// Equation(s):
// \my_processor|data_writeReg[1]~21_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & !\my_imem|altsyncram_component|auto_generated|q_a [11])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~21 .lut_mask = 16'h0033;
defparam \my_processor|data_writeReg[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N30
cycloneive_lcell_comb \my_processor|aulOper[0]~0 (
// Equation(s):
// \my_processor|aulOper[0]~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|checker|isAddi~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|checker|isAddi~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|aulOper[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aulOper[0]~0 .lut_mask = 16'hCC0C;
defparam \my_processor|aulOper[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N0
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[25]~2 (
// Equation(s):
// \my_regfile|bcb|bitcheck[25]~2_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|ctrl_readRegB[0]~0_combout  & !\my_processor|ctrl_readRegB[1]~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[25]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[25]~2 .lut_mask = 16'h00C0;
defparam \my_regfile|bcb|bitcheck[25]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N6
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[9]~3 (
// Equation(s):
// \my_regfile|bcb|bitcheck[9]~3_combout  = (!\my_processor|ctrl_readRegB[2]~7_combout  & (!\my_processor|ctrl_readRegB[4]~5_combout  & \my_regfile|bcb|bitcheck[25]~2_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~7_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datad(\my_regfile|bcb|bitcheck[25]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[9]~3 .lut_mask = 16'h0500;
defparam \my_regfile|bcb|bitcheck[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N8
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[11]~0 (
// Equation(s):
// \my_regfile|bcb|bitcheck[11]~0_combout  = (!\my_processor|ctrl_readRegB[2]~7_combout  & (!\my_processor|ctrl_readRegB[4]~5_combout  & \my_processor|ctrl_readRegB[3]~3_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~7_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[11]~0 .lut_mask = 16'h0500;
defparam \my_regfile|bcb|bitcheck[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N14
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[10]~1 (
// Equation(s):
// \my_regfile|bcb|bitcheck[10]~1_combout  = ((\my_processor|ctrl_readRegB[0]~0_combout ) # (!\my_regfile|bcb|bitcheck[11]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcb|bitcheck[11]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[10]~1 .lut_mask = 16'hDDFF;
defparam \my_regfile|bcb|bitcheck[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N16
cycloneive_lcell_comb \my_processor|checker|isLw (
// Equation(s):
// \my_processor|checker|isLw~combout  = (\my_processor|checker|isLw~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [30])

	.dataa(\my_processor|checker|isLw~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|checker|isLw~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isLw .lut_mask = 16'hAA00;
defparam \my_processor|checker|isLw .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FAAA5500;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N20
cycloneive_lcell_comb \my_processor|ctrl_readRegA[2]~5 (
// Equation(s):
// \my_processor|ctrl_readRegA[2]~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [24])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[2]~5 .lut_mask = 16'hF5A0;
defparam \my_processor|ctrl_readRegA[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N6
cycloneive_lcell_comb \my_processor|ctrl_readRegA[2]~6 (
// Equation(s):
// \my_processor|ctrl_readRegA[2]~6_combout  = (\my_processor|checker|isAddi~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|checker|isAddi~0_combout  & (((\my_processor|ctrl_readRegA[2]~5_combout ) # 
// (!\my_processor|checker|isLw~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~5_combout ),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[2]~6 .lut_mask = 16'hAAF3;
defparam \my_processor|ctrl_readRegA[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N6
cycloneive_lcell_comb \my_processor|ctrl_readRegA[3]~7 (
// Equation(s):
// \my_processor|ctrl_readRegA[3]~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [25]))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [20]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[3]~7 .lut_mask = 16'hFA50;
defparam \my_processor|ctrl_readRegA[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
cycloneive_lcell_comb \my_processor|ctrl_readRegA[3]~8 (
// Equation(s):
// \my_processor|ctrl_readRegA[3]~8_combout  = (\my_processor|checker|isAddi~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [25])))) # (!\my_processor|checker|isAddi~0_combout  & ((\my_processor|ctrl_readRegA[3]~7_combout ) # 
// ((!\my_processor|checker|isLw~0_combout ))))

	.dataa(\my_processor|ctrl_readRegA[3]~7_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_processor|checker|isAddi~0_combout ),
	.datad(\my_processor|checker|isLw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[3]~8 .lut_mask = 16'hCACF;
defparam \my_processor|ctrl_readRegA[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N4
cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~1 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [26])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~1 .lut_mask = 16'hF5A0;
defparam \my_processor|ctrl_readRegA[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N30
cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~2 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~2_combout  = (\my_processor|checker|isAddi~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26])) # (!\my_processor|checker|isAddi~0_combout  & (((\my_processor|ctrl_readRegA[4]~1_combout ) # 
// (!\my_processor|checker|isLw~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_processor|checker|isAddi~0_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datad(\my_processor|checker|isLw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~2 .lut_mask = 16'hB8BB;
defparam \my_processor|ctrl_readRegA[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N12
cycloneive_lcell_comb \my_regfile|bca|bitcheck[27]~30 (
// Equation(s):
// \my_regfile|bca|bitcheck[27]~30_combout  = (!\my_processor|ctrl_readRegA[2]~6_combout  & (\my_processor|ctrl_readRegA[3]~8_combout  & \my_processor|ctrl_readRegA[4]~2_combout ))

	.dataa(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[27]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[27]~30 .lut_mask = 16'h5000;
defparam \my_regfile|bca|bitcheck[27]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N24
cycloneive_lcell_comb \my_regfile|bca|bitcheck[31]~36 (
// Equation(s):
// \my_regfile|bca|bitcheck[31]~36_combout  = (\my_processor|ctrl_readRegA[2]~6_combout  & (\my_processor|ctrl_readRegA[4]~2_combout  & \my_processor|ctrl_readRegA[3]~8_combout ))

	.dataa(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[31]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[31]~36 .lut_mask = 16'hA000;
defparam \my_regfile|bca|bitcheck[31]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N24
cycloneive_lcell_comb \my_regfile|bca|bitcheck[3]~17 (
// Equation(s):
// \my_regfile|bca|bitcheck[3]~17_combout  = (!\my_processor|ctrl_readRegA[4]~2_combout  & (!\my_processor|ctrl_readRegA[2]~6_combout  & !\my_processor|ctrl_readRegA[3]~8_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[3]~17 .lut_mask = 16'h0005;
defparam \my_regfile|bca|bitcheck[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~25 (
// Equation(s):
// \my_regfile|data_readRegA[31]~25_combout  = (\my_regfile|bca|bitcheck[27]~30_combout ) # ((\my_regfile|bca|bitcheck[31]~36_combout ) # (\my_regfile|bca|bitcheck[3]~17_combout ))

	.dataa(gnd),
	.datab(\my_regfile|bca|bitcheck[27]~30_combout ),
	.datac(\my_regfile|bca|bitcheck[31]~36_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~25 .lut_mask = 16'hFFFC;
defparam \my_regfile|data_readRegA[31]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N22
cycloneive_lcell_comb \my_regfile|bca|bitcheck[11]~43 (
// Equation(s):
// \my_regfile|bca|bitcheck[11]~43_combout  = (!\my_processor|ctrl_readRegA[4]~2_combout  & \my_processor|ctrl_readRegA[3]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[11]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[11]~43 .lut_mask = 16'h0F00;
defparam \my_regfile|bca|bitcheck[11]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004EE4E4E4;
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N28
cycloneive_lcell_comb \my_processor|ctrl_readRegA[0]~3 (
// Equation(s):
// \my_processor|ctrl_readRegA[0]~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [22])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[0]~3 .lut_mask = 16'hCCF0;
defparam \my_processor|ctrl_readRegA[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N20
cycloneive_lcell_comb \my_processor|ctrl_readRegA[0]~4 (
// Equation(s):
// \my_processor|ctrl_readRegA[0]~4_combout  = (\my_processor|checker|isAddi~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [22])) # (!\my_processor|checker|isAddi~0_combout  & (((\my_processor|ctrl_readRegA[0]~3_combout ) # 
// (!\my_processor|checker|isLw~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_processor|checker|isAddi~0_combout ),
	.datac(\my_processor|checker|isLw~0_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[0]~4 .lut_mask = 16'hBB8B;
defparam \my_processor|ctrl_readRegA[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N30
cycloneive_lcell_comb \my_processor|ctrl_readRegA[1]~9 (
// Equation(s):
// \my_processor|ctrl_readRegA[1]~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [23]))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [18]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[1]~9 .lut_mask = 16'hFA50;
defparam \my_processor|ctrl_readRegA[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N28
cycloneive_lcell_comb \my_processor|ctrl_readRegA[1]~10 (
// Equation(s):
// \my_processor|ctrl_readRegA[1]~10_combout  = (\my_processor|checker|isAddi~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [23])))) # (!\my_processor|checker|isAddi~0_combout  & ((\my_processor|ctrl_readRegA[1]~9_combout ) # 
// ((!\my_processor|checker|isLw~0_combout ))))

	.dataa(\my_processor|ctrl_readRegA[1]~9_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_processor|checker|isAddi~0_combout ),
	.datad(\my_processor|checker|isLw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[1]~10 .lut_mask = 16'hCACF;
defparam \my_processor|ctrl_readRegA[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~26 (
// Equation(s):
// \my_regfile|data_readRegA[31]~26_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (!\my_processor|ctrl_readRegA[1]~10_combout  & ((!\my_processor|ctrl_readRegA[2]~6_combout ) # (!\my_regfile|bca|bitcheck[11]~43_combout ))))

	.dataa(\my_regfile|bca|bitcheck[11]~43_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~26 .lut_mask = 16'h0070;
defparam \my_regfile|data_readRegA[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N2
cycloneive_lcell_comb \my_regfile|bca|bitcheck[23]~25 (
// Equation(s):
// \my_regfile|bca|bitcheck[23]~25_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_imem|altsyncram_component|auto_generated|q_a [21] & \my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[23]~25 .lut_mask = 16'h3000;
defparam \my_regfile|bca|bitcheck[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N18
cycloneive_lcell_comb \my_regfile|bca|bitcheck[23]~26 (
// Equation(s):
// \my_regfile|bca|bitcheck[23]~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & !\my_imem|altsyncram_component|auto_generated|q_a [25]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[23]~26 .lut_mask = 16'h0808;
defparam \my_regfile|bca|bitcheck[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N28
cycloneive_lcell_comb \my_regfile|bca|bitcheck[23]~27 (
// Equation(s):
// \my_regfile|bca|bitcheck[23]~27_combout  = (\my_processor|ctrl_readRegA[4]~11_combout  & ((\my_processor|checker|isI~combout  & ((\my_regfile|bca|bitcheck[23]~26_combout ))) # (!\my_processor|checker|isI~combout  & (\my_regfile|bca|bitcheck[23]~25_combout 
// ))))

	.dataa(\my_regfile|bca|bitcheck[23]~25_combout ),
	.datab(\my_regfile|bca|bitcheck[23]~26_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|ctrl_readRegA[4]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[23]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[23]~27 .lut_mask = 16'hCA00;
defparam \my_regfile|bca|bitcheck[23]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N10
cycloneive_lcell_comb \my_regfile|bca|bitcheck[19]~14 (
// Equation(s):
// \my_regfile|bca|bitcheck[19]~14_combout  = (!\my_processor|ctrl_readRegA[2]~6_combout  & (!\my_processor|ctrl_readRegA[3]~8_combout  & \my_processor|ctrl_readRegA[4]~2_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[19]~14 .lut_mask = 16'h0300;
defparam \my_regfile|bca|bitcheck[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N6
cycloneive_lcell_comb \my_regfile|bca|bitcheck[7]~18 (
// Equation(s):
// \my_regfile|bca|bitcheck[7]~18_combout  = (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_processor|ctrl_readRegA[2]~6_combout  & !\my_processor|ctrl_readRegA[3]~8_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[7]~18 .lut_mask = 16'h0050;
defparam \my_regfile|bca|bitcheck[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~24 (
// Equation(s):
// \my_regfile|data_readRegA[31]~24_combout  = (\my_regfile|bca|bitcheck[23]~27_combout ) # ((\my_regfile|bca|bitcheck[19]~14_combout ) # (\my_regfile|bca|bitcheck[7]~18_combout ))

	.dataa(\my_regfile|bca|bitcheck[23]~27_combout ),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[19]~14_combout ),
	.datad(\my_regfile|bca|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~24 .lut_mask = 16'hFFFA;
defparam \my_regfile|data_readRegA[31]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~27 (
// Equation(s):
// \my_regfile|data_readRegA[31]~27_combout  = (!\my_regfile|data_readRegA[31]~26_combout  & ((\my_regfile|data_readRegA[31]~25_combout ) # ((\my_regfile|bca|bitcheck[11]~43_combout ) # (\my_regfile|data_readRegA[31]~24_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~25_combout ),
	.datab(\my_regfile|data_readRegA[31]~26_combout ),
	.datac(\my_regfile|bca|bitcheck[11]~43_combout ),
	.datad(\my_regfile|data_readRegA[31]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~27 .lut_mask = 16'h3332;
defparam \my_regfile|data_readRegA[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N28
cycloneive_lcell_comb \my_regfile|bca|bitcheck[25]~42 (
// Equation(s):
// \my_regfile|bca|bitcheck[25]~42_combout  = (!\my_processor|ctrl_readRegA[1]~10_combout  & \my_processor|ctrl_readRegA[0]~4_combout )

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[25]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[25]~42 .lut_mask = 16'h5050;
defparam \my_regfile|bca|bitcheck[25]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~23 (
// Equation(s):
// \my_regfile|data_readRegA[31]~23_combout  = (\my_regfile|bca|bitcheck[25]~42_combout  & (((\my_processor|ctrl_readRegA[4]~2_combout ) # (!\my_processor|ctrl_readRegA[2]~6_combout )) # (!\my_processor|ctrl_readRegA[3]~8_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datad(\my_regfile|bca|bitcheck[25]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~23 .lut_mask = 16'hDF00;
defparam \my_regfile|data_readRegA[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~719 (
// Equation(s):
// \my_regfile|data_readRegA[31]~719_combout  = (\my_processor|checker|isAddi~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_regfile|data_readRegA[31]~27_combout ) # (\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_regfile|data_readRegA[31]~27_combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~719_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~719 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[31]~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
cycloneive_lcell_comb \my_processor|checker|isDmem~0 (
// Equation(s):
// \my_processor|checker|isDmem~0_combout  = (\my_processor|checker|isLw~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # ((\my_imem|altsyncram_component|auto_generated|q_a [28] & \my_processor|checker|isAddi~0_combout )))) # 
// (!\my_processor|checker|isLw~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_processor|checker|isAddi~0_combout )))

	.dataa(\my_processor|checker|isLw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|checker|isAddi~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|checker|isDmem~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isDmem~0 .lut_mask = 16'hEAC0;
defparam \my_processor|checker|isDmem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N4
cycloneive_lcell_comb \my_processor|address_dmem[0]~12 (
// Equation(s):
// \my_processor|address_dmem[0]~12_combout  = (\my_processor|getDmemAddr|Add0~0_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|checker|isDmem~0_combout ),
	.datad(\my_processor|getDmemAddr|Add0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[0]~12 .lut_mask = 16'hFF0F;
defparam \my_processor|address_dmem[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000099D00034;
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N22
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[15]~12 (
// Equation(s):
// \my_regfile|bcb|bitcheck[15]~12_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_regfile|bcb|bitcheck[15]~4_combout  & \my_processor|ctrl_readRegB[0]~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|bcb|bitcheck[15]~4_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[15]~12 .lut_mask = 16'hC000;
defparam \my_regfile|bcb|bitcheck[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N2
cycloneive_lcell_comb \my_regfile|bca|bitcheck[9]~6 (
// Equation(s):
// \my_regfile|bca|bitcheck[9]~6_combout  = (\my_processor|ctrl_readRegA[3]~8_combout  & !\my_processor|ctrl_readRegA[4]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[9]~6 .lut_mask = 16'h00F0;
defparam \my_regfile|bca|bitcheck[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N8
cycloneive_lcell_comb \my_regfile|bca|bitcheck[9]~7 (
// Equation(s):
// \my_regfile|bca|bitcheck[9]~7_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (!\my_processor|ctrl_readRegA[2]~6_combout  & (!\my_processor|ctrl_readRegA[1]~10_combout  & \my_regfile|bca|bitcheck[9]~6_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_regfile|bca|bitcheck[9]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[9]~7 .lut_mask = 16'h0200;
defparam \my_regfile|bca|bitcheck[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N12
cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~0 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~0_combout  = (!\my_processor|checker|isLw~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|checker|isAddi~0_combout )))

	.dataa(\my_processor|checker|isLw~0_combout ),
	.datab(\my_processor|checker|isAddi~0_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~0 .lut_mask = 16'h5511;
defparam \my_processor|ctrl_readRegA[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N30
cycloneive_lcell_comb \my_processor|ctrl_writeReg[1]~2 (
// Equation(s):
// \my_processor|ctrl_writeReg[1]~2_combout  = (!\my_processor|checker|isSw~0_combout  & ((\my_processor|ctrl_writeReg[0]~0_combout ) # ((!\my_processor|ctrl_readRegA[4]~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[1]~2 .lut_mask = 16'h0F04;
defparam \my_processor|ctrl_writeReg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N20
cycloneive_lcell_comb \my_processor|ctrl_writeReg[0]~1 (
// Equation(s):
// \my_processor|ctrl_writeReg[0]~1_combout  = (!\my_processor|ctrl_readRegA[4]~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_processor|checker|isSw~0_combout  & !\my_processor|ctrl_writeReg[0]~0_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[0]~1 .lut_mask = 16'h0004;
defparam \my_processor|ctrl_writeReg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N2
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[8]~8 (
// Equation(s):
// \my_regfile|bcw|bitcheck[8]~8_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_processor|ctrl_readRegA[4]~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [25]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[8]~8 .lut_mask = 16'h0300;
defparam \my_regfile|bcw|bitcheck[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N26
cycloneive_lcell_comb \my_processor|checker|isWriteReg~0 (
// Equation(s):
// \my_processor|checker|isWriteReg~0_combout  = (!\my_processor|checker|isSw~0_combout  & ((\my_processor|checker|isALU~0_combout ) # ((\my_processor|checker|isAddi~1_combout ) # (\my_processor|checker|isLw~combout ))))

	.dataa(\my_processor|checker|isALU~0_combout ),
	.datab(\my_processor|checker|isAddi~1_combout ),
	.datac(\my_processor|checker|isLw~combout ),
	.datad(\my_processor|checker|isSw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isWriteReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isWriteReg~0 .lut_mask = 16'h00FE;
defparam \my_processor|checker|isWriteReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N4
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[8]~9 (
// Equation(s):
// \my_regfile|bcw|bitcheck[8]~9_combout  = (!\my_processor|checker|isSw~0_combout  & (\my_regfile|bcw|bitcheck[8]~8_combout  & (\my_processor|checker|isWriteReg~0_combout  & !\my_processor|ctrl_writeReg[0]~0_combout )))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_regfile|bcw|bitcheck[8]~8_combout ),
	.datac(\my_processor|checker|isWriteReg~0_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[8]~9 .lut_mask = 16'h0040;
defparam \my_regfile|bcw|bitcheck[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N28
cycloneive_lcell_comb \my_processor|ctrl_writeReg[2]~3 (
// Equation(s):
// \my_processor|ctrl_writeReg[2]~3_combout  = (!\my_processor|checker|isSw~0_combout  & ((\my_processor|ctrl_writeReg[0]~0_combout ) # ((!\my_processor|ctrl_readRegA[4]~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[2]~3 .lut_mask = 16'h0F04;
defparam \my_processor|ctrl_writeReg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N16
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[9]~10 (
// Equation(s):
// \my_regfile|bcw|bitcheck[9]~10_combout  = (!\my_processor|ctrl_writeReg[1]~2_combout  & (\my_processor|ctrl_writeReg[0]~1_combout  & (\my_regfile|bcw|bitcheck[8]~9_combout  & !\my_processor|ctrl_writeReg[2]~3_combout )))

	.dataa(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datac(\my_regfile|bcw|bitcheck[8]~9_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[9]~10 .lut_mask = 16'h0040;
defparam \my_regfile|bcw|bitcheck[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N13
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N2
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[10]~11 (
// Equation(s):
// \my_regfile|bcw|bitcheck[10]~11_combout  = (\my_processor|ctrl_writeReg[1]~2_combout  & (!\my_processor|ctrl_writeReg[0]~1_combout  & (\my_regfile|bcw|bitcheck[8]~9_combout  & !\my_processor|ctrl_writeReg[2]~3_combout )))

	.dataa(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datac(\my_regfile|bcw|bitcheck[8]~9_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[10]~11 .lut_mask = 16'h0020;
defparam \my_regfile|bcw|bitcheck[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N11
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N10
cycloneive_lcell_comb \my_regfile|bca|bitcheck[11]~4 (
// Equation(s):
// \my_regfile|bca|bitcheck[11]~4_combout  = (!\my_processor|ctrl_readRegA[2]~6_combout  & (\my_processor|ctrl_readRegA[3]~8_combout  & !\my_processor|ctrl_readRegA[4]~2_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[11]~4 .lut_mask = 16'h0030;
defparam \my_regfile|bca|bitcheck[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N12
cycloneive_lcell_comb \my_regfile|bca|bitcheck[10]~5 (
// Equation(s):
// \my_regfile|bca|bitcheck[10]~5_combout  = (\my_processor|ctrl_readRegA[0]~4_combout ) # ((!\my_regfile|bca|bitcheck[11]~4_combout ) # (!\my_processor|ctrl_readRegA[1]~10_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_regfile|bca|bitcheck[11]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[10]~5 .lut_mask = 16'hAFFF;
defparam \my_regfile|bca|bitcheck[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~672 (
// Equation(s):
// \my_regfile|data_readRegA[0]~672_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [0]) # (\my_regfile|bca|bitcheck[10]~5_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [0]) # (\my_regfile|bca|bitcheck[10]~5_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[10]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~672 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[0]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N30
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[15]~16 (
// Equation(s):
// \my_regfile|bcw|bitcheck[15]~16_combout  = (\my_processor|ctrl_writeReg[0]~1_combout  & (\my_regfile|bcw|bitcheck[8]~9_combout  & (\my_processor|ctrl_writeReg[2]~3_combout  & \my_processor|ctrl_writeReg[1]~2_combout )))

	.dataa(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datab(\my_regfile|bcw|bitcheck[8]~9_combout ),
	.datac(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datad(\my_processor|ctrl_writeReg[1]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[15]~16 .lut_mask = 16'h8000;
defparam \my_regfile|bcw|bitcheck[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N25
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N20
cycloneive_lcell_comb \my_regfile|bca|bitcheck[15]~8 (
// Equation(s):
// \my_regfile|bca|bitcheck[15]~8_combout  = (\my_processor|ctrl_readRegA[2]~6_combout  & (\my_processor|ctrl_readRegA[3]~8_combout  & !\my_processor|ctrl_readRegA[4]~2_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[15]~8 .lut_mask = 16'h00C0;
defparam \my_regfile|bca|bitcheck[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N18
cycloneive_lcell_comb \my_regfile|bca|bitcheck[15]~16 (
// Equation(s):
// \my_regfile|bca|bitcheck[15]~16_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout  & \my_regfile|bca|bitcheck[15]~8_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[15]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[15]~16 .lut_mask = 16'hC000;
defparam \my_regfile|bca|bitcheck[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N6
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[16]~0 (
// Equation(s):
// \my_regfile|bcw|bitcheck[16]~0_combout  = (!\my_processor|checker|isSw~0_combout  & (!\my_processor|ctrl_readRegA[4]~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[16]~0 .lut_mask = 16'h0100;
defparam \my_regfile|bcw|bitcheck[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N24
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[16]~1 (
// Equation(s):
// \my_regfile|bcw|bitcheck[16]~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_processor|checker|isWriteReg~0_combout  & (!\my_processor|ctrl_writeReg[0]~0_combout  & \my_regfile|bcw|bitcheck[16]~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_processor|checker|isWriteReg~0_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datad(\my_regfile|bcw|bitcheck[16]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[16]~1 .lut_mask = 16'h0400;
defparam \my_regfile|bcw|bitcheck[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N16
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[16]~17 (
// Equation(s):
// \my_regfile|bcw|bitcheck[16]~17_combout  = (!\my_processor|ctrl_writeReg[0]~1_combout  & (\my_regfile|bcw|bitcheck[16]~1_combout  & !\my_processor|ctrl_writeReg[2]~3_combout ))

	.dataa(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datab(\my_regfile|bcw|bitcheck[16]~1_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[16]~17 .lut_mask = 16'h0044;
defparam \my_regfile|bcw|bitcheck[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N3
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N12
cycloneive_lcell_comb \my_regfile|bca|bitcheck[16]~15 (
// Equation(s):
// \my_regfile|bca|bitcheck[16]~15_combout  = (\my_processor|ctrl_readRegA[1]~10_combout ) # ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_regfile|bca|bitcheck[19]~14_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[19]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[16]~15 .lut_mask = 16'hFCFF;
defparam \my_regfile|bca|bitcheck[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~675 (
// Equation(s):
// \my_regfile|data_readRegA[0]~675_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [0] & (((\my_regfile|regWriteCheck_loop[16].dffei|q [0]) # (\my_regfile|bca|bitcheck[16]~15_combout )))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [0] & 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [0]) # (\my_regfile|bca|bitcheck[16]~15_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~675 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[0]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N2
cycloneive_lcell_comb \my_regfile|bca|bitcheck[12]~9 (
// Equation(s):
// \my_regfile|bca|bitcheck[12]~9_combout  = (\my_processor|ctrl_readRegA[1]~10_combout ) # ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_regfile|bca|bitcheck[15]~8_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[15]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[12]~9 .lut_mask = 16'hFCFF;
defparam \my_regfile|bca|bitcheck[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N26
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[11]~12 (
// Equation(s):
// \my_regfile|bcw|bitcheck[11]~12_combout  = (!\my_processor|ctrl_writeReg[2]~3_combout  & (\my_processor|ctrl_writeReg[1]~2_combout  & (\my_regfile|bcw|bitcheck[8]~9_combout  & \my_processor|ctrl_writeReg[0]~1_combout )))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datac(\my_regfile|bcw|bitcheck[8]~9_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[11]~12 .lut_mask = 16'h4000;
defparam \my_regfile|bcw|bitcheck[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y46_N19
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N22
cycloneive_lcell_comb \my_regfile|bca|bitcheck[11]~10 (
// Equation(s):
// \my_regfile|bca|bitcheck[11]~10_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (\my_processor|ctrl_readRegA[1]~10_combout  & \my_regfile|bca|bitcheck[11]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_regfile|bca|bitcheck[11]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[11]~10 .lut_mask = 16'hA000;
defparam \my_regfile|bca|bitcheck[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~673 (
// Equation(s):
// \my_regfile|data_readRegA[0]~673_combout  = (\my_regfile|bca|bitcheck[12]~9_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [0]) # ((!\my_regfile|bca|bitcheck[11]~10_combout )))) # (!\my_regfile|bca|bitcheck[12]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [0]) # (!\my_regfile|bca|bitcheck[11]~10_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[11]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~673 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[0]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N14
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[13]~14 (
// Equation(s):
// \my_regfile|bcw|bitcheck[13]~14_combout  = (\my_processor|ctrl_writeReg[2]~3_combout  & (!\my_processor|ctrl_writeReg[1]~2_combout  & (\my_regfile|bcw|bitcheck[8]~9_combout  & \my_processor|ctrl_writeReg[0]~1_combout )))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datac(\my_regfile|bcw|bitcheck[8]~9_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[13]~14 .lut_mask = 16'h2000;
defparam \my_regfile|bcw|bitcheck[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y48_N27
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y48_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[14].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[14].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~302_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[0]~302_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[14].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[0]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N16
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[14]~15 (
// Equation(s):
// \my_regfile|bcw|bitcheck[14]~15_combout  = (\my_processor|ctrl_writeReg[2]~3_combout  & (\my_processor|ctrl_writeReg[1]~2_combout  & (\my_regfile|bcw|bitcheck[8]~9_combout  & !\my_processor|ctrl_writeReg[0]~1_combout )))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datac(\my_regfile|bcw|bitcheck[8]~9_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[14]~15 .lut_mask = 16'h0080;
defparam \my_regfile|bcw|bitcheck[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y48_N1
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[14].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N26
cycloneive_lcell_comb \my_regfile|bca|bitcheck[13]~12 (
// Equation(s):
// \my_regfile|bca|bitcheck[13]~12_combout  = (\my_processor|ctrl_readRegA[2]~6_combout  & \my_processor|ctrl_readRegA[3]~8_combout )

	.dataa(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[13]~12 .lut_mask = 16'hAA00;
defparam \my_regfile|bca|bitcheck[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N12
cycloneive_lcell_comb \my_regfile|bca|bitcheck[13]~13 (
// Equation(s):
// \my_regfile|bca|bitcheck[13]~13_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|bca|bitcheck[13]~12_combout  & !\my_processor|ctrl_readRegA[1]~10_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|bca|bitcheck[13]~12_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[13]~13 .lut_mask = 16'h0020;
defparam \my_regfile|bca|bitcheck[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N28
cycloneive_lcell_comb \my_regfile|bca|bitcheck[14]~11 (
// Equation(s):
// \my_regfile|bca|bitcheck[14]~11_combout  = ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_regfile|bca|bitcheck[15]~8_combout )) # (!\my_processor|ctrl_readRegA[1]~10_combout )

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[15]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[14]~11 .lut_mask = 16'hF3FF;
defparam \my_regfile|bca|bitcheck[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y48_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~674 (
// Equation(s):
// \my_regfile|data_readRegA[0]~674_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [0]) # ((\my_regfile|bca|bitcheck[14]~11_combout )))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [0] & 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [0]) # (\my_regfile|bca|bitcheck[14]~11_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [0]),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [0]),
	.datac(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~674 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[0]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~676 (
// Equation(s):
// \my_regfile|data_readRegA[0]~676_combout  = (\my_regfile|data_readRegA[0]~672_combout  & (\my_regfile|data_readRegA[0]~675_combout  & (\my_regfile|data_readRegA[0]~673_combout  & \my_regfile|data_readRegA[0]~674_combout )))

	.dataa(\my_regfile|data_readRegA[0]~672_combout ),
	.datab(\my_regfile|data_readRegA[0]~675_combout ),
	.datac(\my_regfile|data_readRegA[0]~673_combout ),
	.datad(\my_regfile|data_readRegA[0]~674_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~676 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~302_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~302_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N30
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[18]~29 (
// Equation(s):
// \my_regfile|bcw|bitcheck[18]~29_combout  = (!\my_processor|ctrl_readRegA[4]~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_processor|checker|isSw~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[18]~29 .lut_mask = 16'h0100;
defparam \my_regfile|bcw|bitcheck[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N6
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[18]~30 (
// Equation(s):
// \my_regfile|bcw|bitcheck[18]~30_combout  = (!\my_processor|ctrl_writeReg[0]~0_combout  & (\my_processor|checker|isWriteReg~0_combout  & (\my_regfile|bcw|bitcheck[18]~29_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datab(\my_processor|checker|isWriteReg~0_combout ),
	.datac(\my_regfile|bcw|bitcheck[18]~29_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[18]~30 .lut_mask = 16'h4000;
defparam \my_regfile|bcw|bitcheck[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N28
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[22]~33 (
// Equation(s):
// \my_regfile|bcw|bitcheck[22]~33_combout  = (\my_regfile|bcw|bitcheck[18]~30_combout  & (!\my_processor|ctrl_writeReg[0]~1_combout  & \my_processor|ctrl_writeReg[2]~3_combout ))

	.dataa(\my_regfile|bcw|bitcheck[18]~30_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[22]~33 .lut_mask = 16'h2200;
defparam \my_regfile|bcw|bitcheck[22]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N13
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N2
cycloneive_lcell_comb \my_regfile|bca|bitcheck[20]~28 (
// Equation(s):
// \my_regfile|bca|bitcheck[20]~28_combout  = ((\my_processor|ctrl_readRegA[0]~4_combout ) # (\my_processor|ctrl_readRegA[1]~10_combout )) # (!\my_regfile|bca|bitcheck[23]~27_combout )

	.dataa(gnd),
	.datab(\my_regfile|bca|bitcheck[23]~27_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[20]~28 .lut_mask = 16'hFFF3;
defparam \my_regfile|bca|bitcheck[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N0
cycloneive_lcell_comb \my_regfile|bca|bitcheck[22]~29 (
// Equation(s):
// \my_regfile|bca|bitcheck[22]~29_combout  = ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_processor|ctrl_readRegA[1]~10_combout )) # (!\my_regfile|bca|bitcheck[23]~27_combout )

	.dataa(gnd),
	.datab(\my_regfile|bca|bitcheck[23]~27_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[22]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[22]~29 .lut_mask = 16'hF3FF;
defparam \my_regfile|bca|bitcheck[22]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[20].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[20].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~302_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~302_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[20].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N8
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[20]~32 (
// Equation(s):
// \my_regfile|bcw|bitcheck[20]~32_combout  = (!\my_processor|ctrl_writeReg[0]~1_combout  & (\my_regfile|bcw|bitcheck[16]~1_combout  & \my_processor|ctrl_writeReg[2]~3_combout ))

	.dataa(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datab(\my_regfile|bcw|bitcheck[16]~1_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[20]~32 .lut_mask = 16'h4400;
defparam \my_regfile|bcw|bitcheck[20]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N3
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[20].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~678 (
// Equation(s):
// \my_regfile|data_readRegA[0]~678_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [0] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [0] & 
// (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datac(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~678 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[0]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N8
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[19]~26 (
// Equation(s):
// \my_regfile|bcw|bitcheck[19]~26_combout  = (!\my_processor|ctrl_readRegA[4]~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_processor|checker|isSw~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[19]~26 .lut_mask = 16'h0100;
defparam \my_regfile|bcw|bitcheck[19]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N8
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[19]~27 (
// Equation(s):
// \my_regfile|bcw|bitcheck[19]~27_combout  = (\my_regfile|bcw|bitcheck[19]~26_combout  & (\my_processor|checker|isWriteReg~0_combout  & (!\my_processor|ctrl_writeReg[0]~0_combout  & \my_processor|ctrl_writeReg[0]~1_combout )))

	.dataa(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.datab(\my_processor|checker|isWriteReg~0_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[19]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[19]~27 .lut_mask = 16'h0800;
defparam \my_regfile|bcw|bitcheck[19]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N20
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[23]~34 (
// Equation(s):
// \my_regfile|bcw|bitcheck[23]~34_combout  = (\my_processor|ctrl_writeReg[1]~2_combout  & (\my_regfile|bcw|bitcheck[19]~27_combout  & \my_processor|ctrl_writeReg[2]~3_combout ))

	.dataa(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datab(gnd),
	.datac(\my_regfile|bcw|bitcheck[19]~27_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[23]~34 .lut_mask = 16'hA000;
defparam \my_regfile|bcw|bitcheck[23]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y40_N11
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N10
cycloneive_lcell_comb \my_regfile|bca|bitcheck[24]~31 (
// Equation(s):
// \my_regfile|bca|bitcheck[24]~31_combout  = (\my_processor|ctrl_readRegA[1]~10_combout ) # ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_regfile|bca|bitcheck[27]~30_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[27]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[24]~31 .lut_mask = 16'hFAFF;
defparam \my_regfile|bca|bitcheck[24]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N20
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[24]~35 (
// Equation(s):
// \my_regfile|bcw|bitcheck[24]~35_combout  = (!\my_processor|ctrl_readRegA[4]~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_processor|checker|isSw~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[24]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[24]~35 .lut_mask = 16'h0100;
defparam \my_regfile|bcw|bitcheck[24]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N8
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[24]~36 (
// Equation(s):
// \my_regfile|bcw|bitcheck[24]~36_combout  = (\my_regfile|bcw|bitcheck[24]~35_combout  & (\my_processor|checker|isWriteReg~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [25] & !\my_processor|ctrl_writeReg[0]~0_combout )))

	.dataa(\my_regfile|bcw|bitcheck[24]~35_combout ),
	.datab(\my_processor|checker|isWriteReg~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[24]~36 .lut_mask = 16'h0080;
defparam \my_regfile|bcw|bitcheck[24]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N20
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[24]~37 (
// Equation(s):
// \my_regfile|bcw|bitcheck[24]~37_combout  = (\my_regfile|bcw|bitcheck[24]~36_combout  & (!\my_processor|ctrl_writeReg[2]~3_combout  & !\my_processor|ctrl_writeReg[0]~1_combout ))

	.dataa(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.datab(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[24]~37 .lut_mask = 16'h0022;
defparam \my_regfile|bcw|bitcheck[24]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y40_N17
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N4
cycloneive_lcell_comb \my_regfile|bca|bitcheck[23]~32 (
// Equation(s):
// \my_regfile|bca|bitcheck[23]~32_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout  & \my_regfile|bca|bitcheck[23]~27_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[23]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[23]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[23]~32 .lut_mask = 16'h8800;
defparam \my_regfile|bca|bitcheck[23]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~679 (
// Equation(s):
// \my_regfile|data_readRegA[0]~679_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [0] & ((\my_regfile|bca|bitcheck[24]~31_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [0] & 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|bca|bitcheck[24]~31_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[23]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~679 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[0]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N16
cycloneive_lcell_comb \my_regfile|bca|bitcheck[18]~23 (
// Equation(s):
// \my_regfile|bca|bitcheck[18]~23_combout  = ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_regfile|bca|bitcheck[19]~14_combout )) # (!\my_processor|ctrl_readRegA[1]~10_combout )

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[19]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[18]~23 .lut_mask = 16'hF3FF;
defparam \my_regfile|bca|bitcheck[18]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N6
cycloneive_lcell_comb \my_regfile|bca|bitcheck[19]~24 (
// Equation(s):
// \my_regfile|bca|bitcheck[19]~24_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout  & \my_regfile|bca|bitcheck[19]~14_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[19]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[19]~24 .lut_mask = 16'hC000;
defparam \my_regfile|bca|bitcheck[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~302_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~302_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N22
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[18]~31 (
// Equation(s):
// \my_regfile|bcw|bitcheck[18]~31_combout  = (\my_regfile|bcw|bitcheck[18]~30_combout  & (!\my_processor|ctrl_writeReg[0]~1_combout  & !\my_processor|ctrl_writeReg[2]~3_combout ))

	.dataa(\my_regfile|bcw|bitcheck[18]~30_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[18]~31 .lut_mask = 16'h0022;
defparam \my_regfile|bcw|bitcheck[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N27
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~302_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~302_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N10
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[19]~28 (
// Equation(s):
// \my_regfile|bcw|bitcheck[19]~28_combout  = (\my_processor|ctrl_writeReg[1]~2_combout  & (\my_regfile|bcw|bitcheck[19]~27_combout  & !\my_processor|ctrl_writeReg[2]~3_combout ))

	.dataa(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datab(gnd),
	.datac(\my_regfile|bcw|bitcheck[19]~27_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[19]~28 .lut_mask = 16'h00A0;
defparam \my_regfile|bcw|bitcheck[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N25
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~677 (
// Equation(s):
// \my_regfile|data_readRegA[0]~677_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [0])) # (!\my_regfile|bca|bitcheck[19]~24_combout ))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [0]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [0]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~677 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[0]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N18
cycloneive_lcell_comb \my_regfile|bca|bitcheck[25]~34 (
// Equation(s):
// \my_regfile|bca|bitcheck[25]~34_combout  = (\my_processor|ctrl_readRegA[3]~8_combout  & !\my_processor|ctrl_readRegA[2]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[25]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[25]~34 .lut_mask = 16'h00F0;
defparam \my_regfile|bca|bitcheck[25]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N4
cycloneive_lcell_comb \my_regfile|bca|bitcheck[25]~35 (
// Equation(s):
// \my_regfile|bca|bitcheck[25]~35_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (\my_processor|ctrl_readRegA[4]~2_combout  & (!\my_processor|ctrl_readRegA[1]~10_combout  & \my_regfile|bca|bitcheck[25]~34_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_regfile|bca|bitcheck[25]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[25]~35 .lut_mask = 16'h0800;
defparam \my_regfile|bca|bitcheck[25]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N28
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[25]~38 (
// Equation(s):
// \my_regfile|bcw|bitcheck[25]~38_combout  = (\my_regfile|bcw|bitcheck[24]~36_combout  & (!\my_processor|ctrl_writeReg[2]~3_combout  & \my_processor|ctrl_writeReg[0]~1_combout ))

	.dataa(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.datab(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[25]~38 .lut_mask = 16'h2200;
defparam \my_regfile|bcw|bitcheck[25]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N5
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N10
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[26]~39 (
// Equation(s):
// \my_regfile|bcw|bitcheck[26]~39_combout  = (!\my_processor|ctrl_readRegA[4]~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_imem|altsyncram_component|auto_generated|q_a [26]))

	.dataa(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[26]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[26]~39 .lut_mask = 16'h4400;
defparam \my_regfile|bcw|bitcheck[26]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N8
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[26]~40 (
// Equation(s):
// \my_regfile|bcw|bitcheck[26]~40_combout  = (\my_processor|checker|isWriteReg~0_combout  & (!\my_processor|checker|isSw~0_combout  & ((\my_regfile|bcw|bitcheck[26]~39_combout ) # (\my_processor|ctrl_writeReg[0]~0_combout ))))

	.dataa(\my_processor|checker|isWriteReg~0_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_regfile|bcw|bitcheck[26]~39_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[26]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[26]~40 .lut_mask = 16'h2220;
defparam \my_regfile|bcw|bitcheck[26]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N18
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[26]~41 (
// Equation(s):
// \my_regfile|bcw|bitcheck[26]~41_combout  = (!\my_processor|ctrl_writeReg[2]~3_combout  & (!\my_processor|ctrl_writeReg[0]~1_combout  & (\my_processor|ctrl_writeReg[1]~2_combout  & \my_regfile|bcw|bitcheck[26]~40_combout )))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datad(\my_regfile|bcw|bitcheck[26]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[26]~41 .lut_mask = 16'h1000;
defparam \my_regfile|bcw|bitcheck[26]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N31
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N22
cycloneive_lcell_comb \my_regfile|bca|bitcheck[26]~33 (
// Equation(s):
// \my_regfile|bca|bitcheck[26]~33_combout  = ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_regfile|bca|bitcheck[27]~30_combout )) # (!\my_processor|ctrl_readRegA[1]~10_combout )

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[27]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[26]~33 .lut_mask = 16'hDDFF;
defparam \my_regfile|bca|bitcheck[26]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~680 (
// Equation(s):
// \my_regfile|data_readRegA[0]~680_combout  = (\my_regfile|bca|bitcheck[25]~35_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [0]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & (((\my_regfile|regWriteCheck_loop[26].dffei|q [0]) # (\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~680 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[0]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~681 (
// Equation(s):
// \my_regfile|data_readRegA[0]~681_combout  = (\my_regfile|data_readRegA[0]~678_combout  & (\my_regfile|data_readRegA[0]~679_combout  & (\my_regfile|data_readRegA[0]~677_combout  & \my_regfile|data_readRegA[0]~680_combout )))

	.dataa(\my_regfile|data_readRegA[0]~678_combout ),
	.datab(\my_regfile|data_readRegA[0]~679_combout ),
	.datac(\my_regfile|data_readRegA[0]~677_combout ),
	.datad(\my_regfile|data_readRegA[0]~680_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~681 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N2
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[31]~46 (
// Equation(s):
// \my_regfile|bcw|bitcheck[31]~46_combout  = (\my_processor|ctrl_writeReg[1]~2_combout  & (\my_processor|ctrl_writeReg[0]~1_combout  & (\my_processor|ctrl_writeReg[2]~3_combout  & \my_regfile|bcw|bitcheck[26]~40_combout )))

	.dataa(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datac(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datad(\my_regfile|bcw|bitcheck[26]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[31]~46 .lut_mask = 16'h8000;
defparam \my_regfile|bcw|bitcheck[31]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y42_N1
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N28
cycloneive_lcell_comb \my_regfile|bca|bitcheck[31]~41 (
// Equation(s):
// \my_regfile|bca|bitcheck[31]~41_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (\my_processor|ctrl_readRegA[1]~10_combout  & \my_regfile|bca|bitcheck[31]~36_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[31]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[31]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[31]~41 .lut_mask = 16'h8800;
defparam \my_regfile|bca|bitcheck[31]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[27].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[27].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~302_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~302_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[27].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N22
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[27]~42 (
// Equation(s):
// \my_regfile|bcw|bitcheck[27]~42_combout  = (\my_processor|ctrl_writeReg[1]~2_combout  & (\my_processor|ctrl_writeReg[0]~1_combout  & (!\my_processor|ctrl_writeReg[2]~3_combout  & \my_regfile|bcw|bitcheck[26]~40_combout )))

	.dataa(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datac(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datad(\my_regfile|bcw|bitcheck[26]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[27]~42 .lut_mask = 16'h0800;
defparam \my_regfile|bcw|bitcheck[27]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N3
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[27].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N30
cycloneive_lcell_comb \my_regfile|bca|bitcheck[27]~38 (
// Equation(s):
// \my_regfile|bca|bitcheck[27]~38_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout  & \my_regfile|bca|bitcheck[27]~30_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[27]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[27]~38 .lut_mask = 16'h8800;
defparam \my_regfile|bca|bitcheck[27]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N20
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[28]~43 (
// Equation(s):
// \my_regfile|bcw|bitcheck[28]~43_combout  = (\my_processor|ctrl_writeReg[2]~3_combout  & (!\my_processor|ctrl_writeReg[0]~1_combout  & \my_regfile|bcw|bitcheck[24]~36_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[28]~43 .lut_mask = 16'h2200;
defparam \my_regfile|bcw|bitcheck[28]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N1
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N30
cycloneive_lcell_comb \my_regfile|bca|bitcheck[28]~37 (
// Equation(s):
// \my_regfile|bca|bitcheck[28]~37_combout  = (\my_processor|ctrl_readRegA[0]~4_combout ) # ((\my_processor|ctrl_readRegA[1]~10_combout ) # (!\my_regfile|bca|bitcheck[31]~36_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[31]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[28]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[28]~37 .lut_mask = 16'hEEFF;
defparam \my_regfile|bca|bitcheck[28]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~682 (
// Equation(s):
// \my_regfile|data_readRegA[0]~682_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [0] & (((\my_regfile|regWriteCheck_loop[28].dffei|q [0]) # (\my_regfile|bca|bitcheck[28]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [0] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [0]) # (\my_regfile|bca|bitcheck[28]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[28]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~682 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[0]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N12
cycloneive_lcell_comb \my_regfile|bca|bitcheck[5]~1 (
// Equation(s):
// \my_regfile|bca|bitcheck[5]~1_combout  = (\my_processor|ctrl_readRegA[2]~6_combout  & (\my_processor|ctrl_readRegA[0]~4_combout  & !\my_processor|ctrl_readRegA[1]~10_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[5]~1 .lut_mask = 16'h00C0;
defparam \my_regfile|bca|bitcheck[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N6
cycloneive_lcell_comb \my_regfile|bca|bitcheck[29]~40 (
// Equation(s):
// \my_regfile|bca|bitcheck[29]~40_combout  = (\my_processor|ctrl_readRegA[4]~2_combout  & (\my_processor|ctrl_readRegA[3]~8_combout  & \my_regfile|bca|bitcheck[5]~1_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_regfile|bca|bitcheck[5]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[29]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[29]~40 .lut_mask = 16'hA000;
defparam \my_regfile|bca|bitcheck[29]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N0
cycloneive_lcell_comb \my_regfile|bca|bitcheck[30]~39 (
// Equation(s):
// \my_regfile|bca|bitcheck[30]~39_combout  = (\my_processor|ctrl_readRegA[0]~4_combout ) # ((!\my_regfile|bca|bitcheck[31]~36_combout ) # (!\my_processor|ctrl_readRegA[1]~10_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[31]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[30]~39 .lut_mask = 16'hBBFF;
defparam \my_regfile|bca|bitcheck[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~302_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~302_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N0
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[30]~45 (
// Equation(s):
// \my_regfile|bcw|bitcheck[30]~45_combout  = (\my_processor|ctrl_writeReg[1]~2_combout  & (!\my_processor|ctrl_writeReg[0]~1_combout  & (\my_processor|ctrl_writeReg[2]~3_combout  & \my_regfile|bcw|bitcheck[26]~40_combout )))

	.dataa(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datac(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datad(\my_regfile|bcw|bitcheck[26]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[30]~45 .lut_mask = 16'h2000;
defparam \my_regfile|bcw|bitcheck[30]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N31
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N14
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[29]~44 (
// Equation(s):
// \my_regfile|bcw|bitcheck[29]~44_combout  = (\my_regfile|bcw|bitcheck[24]~36_combout  & (\my_processor|ctrl_writeReg[2]~3_combout  & \my_processor|ctrl_writeReg[0]~1_combout ))

	.dataa(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.datab(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[29]~44 .lut_mask = 16'h8800;
defparam \my_regfile|bcw|bitcheck[29]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N11
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~683 (
// Equation(s):
// \my_regfile|data_readRegA[0]~683_combout  = (\my_regfile|bca|bitcheck[29]~40_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [0] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [0])))) # 
// (!\my_regfile|bca|bitcheck[29]~40_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [0]))))

	.dataa(\my_regfile|bca|bitcheck[29]~40_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [0]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~683 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[0]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~684 (
// Equation(s):
// \my_regfile|data_readRegA[0]~684_combout  = (\my_regfile|data_readRegA[0]~682_combout  & (\my_regfile|data_readRegA[0]~683_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [0]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datac(\my_regfile|data_readRegA[0]~682_combout ),
	.datad(\my_regfile|data_readRegA[0]~683_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~684_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~684 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[0]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N14
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[1]~3 (
// Equation(s):
// \my_regfile|bcw|bitcheck[1]~3_combout  = (\my_processor|ctrl_writeReg[0]~0_combout ) # ((!\my_processor|ctrl_readRegA[4]~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [25]) # (\my_imem|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[1]~3 .lut_mask = 16'hFF54;
defparam \my_regfile|bcw|bitcheck[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N12
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[1]~4 (
// Equation(s):
// \my_regfile|bcw|bitcheck[1]~4_combout  = (\my_processor|checker|isWriteReg~0_combout  & (\my_processor|ctrl_writeReg[0]~1_combout  & ((\my_processor|checker|isSw~0_combout ) # (!\my_regfile|bcw|bitcheck[1]~3_combout ))))

	.dataa(\my_processor|checker|isWriteReg~0_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_regfile|bcw|bitcheck[1]~3_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[1]~4 .lut_mask = 16'h8A00;
defparam \my_regfile|bcw|bitcheck[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N4
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[3]~24 (
// Equation(s):
// \my_regfile|bcw|bitcheck[3]~24_combout  = (!\my_processor|ctrl_writeReg[2]~3_combout  & (\my_processor|ctrl_writeReg[1]~2_combout  & \my_regfile|bcw|bitcheck[1]~4_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datad(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[3]~24 .lut_mask = 16'h3000;
defparam \my_regfile|bcw|bitcheck[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N23
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~667 (
// Equation(s):
// \my_regfile|data_readRegA[0]~667_combout  = (((\my_regfile|regWriteCheck_loop[3].dffei|q [0]) # (!\my_regfile|bca|bitcheck[3]~17_combout )) # (!\my_processor|ctrl_readRegA[0]~4_combout )) # (!\my_processor|ctrl_readRegA[1]~10_combout )

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[3]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~667 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[0]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N8
cycloneive_lcell_comb \my_regfile|bca|bitcheck[0]~44 (
// Equation(s):
// \my_regfile|bca|bitcheck[0]~44_combout  = (\my_processor|ctrl_readRegA[0]~4_combout ) # ((\my_processor|ctrl_readRegA[1]~10_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[0]~44 .lut_mask = 16'hFCFF;
defparam \my_regfile|bca|bitcheck[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N24
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[4]~18 (
// Equation(s):
// \my_regfile|bcw|bitcheck[4]~18_combout  = (\my_processor|ctrl_writeReg[0]~0_combout ) # ((!\my_processor|ctrl_readRegA[4]~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [25]) # (\my_imem|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[4]~18 .lut_mask = 16'hFF54;
defparam \my_regfile|bcw|bitcheck[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N18
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[4]~19 (
// Equation(s):
// \my_regfile|bcw|bitcheck[4]~19_combout  = (\my_processor|checker|isWriteReg~0_combout  & (!\my_processor|ctrl_writeReg[0]~1_combout  & ((\my_processor|checker|isSw~0_combout ) # (!\my_regfile|bcw|bitcheck[4]~18_combout ))))

	.dataa(\my_processor|checker|isWriteReg~0_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_regfile|bcw|bitcheck[4]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[4]~19 .lut_mask = 16'h2022;
defparam \my_regfile|bcw|bitcheck[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N6
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[2]~25 (
// Equation(s):
// \my_regfile|bcw|bitcheck[2]~25_combout  = (!\my_processor|ctrl_writeReg[2]~3_combout  & (\my_processor|ctrl_writeReg[1]~2_combout  & \my_regfile|bcw|bitcheck[4]~19_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datad(\my_regfile|bcw|bitcheck[4]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[2]~25 .lut_mask = 16'h3000;
defparam \my_regfile|bcw|bitcheck[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N5
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N14
cycloneive_lcell_comb \my_regfile|bca|bitcheck[2]~45 (
// Equation(s):
// \my_regfile|bca|bitcheck[2]~45_combout  = (\my_processor|ctrl_readRegA[0]~4_combout ) # ((!\my_regfile|bca|bitcheck[3]~17_combout ) # (!\my_processor|ctrl_readRegA[1]~10_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[2]~45 .lut_mask = 16'hCFFF;
defparam \my_regfile|bca|bitcheck[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~668 (
// Equation(s):
// \my_regfile|data_readRegA[0]~668_combout  = (\my_regfile|data_readRegA[0]~667_combout  & (\my_regfile|bca|bitcheck[0]~44_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [0]) # (\my_regfile|bca|bitcheck[2]~45_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~667_combout ),
	.datab(\my_regfile|bca|bitcheck[0]~44_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[2]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~668 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[0]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[7].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[7].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~302_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~302_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[7].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N14
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[7]~22 (
// Equation(s):
// \my_regfile|bcw|bitcheck[7]~22_combout  = (\my_processor|ctrl_writeReg[1]~2_combout  & (\my_processor|ctrl_writeReg[2]~3_combout  & \my_regfile|bcw|bitcheck[1]~4_combout ))

	.dataa(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datad(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[7]~22 .lut_mask = 16'hA000;
defparam \my_regfile|bcw|bitcheck[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y48_N15
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[7].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N0
cycloneive_lcell_comb \my_regfile|bca|bitcheck[7]~22 (
// Equation(s):
// \my_regfile|bca|bitcheck[7]~22_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (\my_processor|ctrl_readRegA[1]~10_combout  & \my_regfile|bca|bitcheck[7]~18_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_regfile|bca|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[7]~22 .lut_mask = 16'hC000;
defparam \my_regfile|bca|bitcheck[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N30
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[8]~23 (
// Equation(s):
// \my_regfile|bcw|bitcheck[8]~23_combout  = (!\my_processor|ctrl_writeReg[1]~2_combout  & (!\my_processor|ctrl_writeReg[2]~3_combout  & (!\my_processor|ctrl_writeReg[0]~1_combout  & \my_regfile|bcw|bitcheck[8]~9_combout )))

	.dataa(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datad(\my_regfile|bcw|bitcheck[8]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[8]~23 .lut_mask = 16'h0100;
defparam \my_regfile|bcw|bitcheck[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y46_N7
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N4
cycloneive_lcell_comb \my_regfile|bca|bitcheck[8]~21 (
// Equation(s):
// \my_regfile|bca|bitcheck[8]~21_combout  = (\my_processor|ctrl_readRegA[0]~4_combout ) # ((\my_processor|ctrl_readRegA[1]~10_combout ) # (!\my_regfile|bca|bitcheck[11]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_regfile|bca|bitcheck[11]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[8]~21 .lut_mask = 16'hFAFF;
defparam \my_regfile|bca|bitcheck[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~670 (
// Equation(s):
// \my_regfile|data_readRegA[0]~670_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [0] & (((\my_regfile|regWriteCheck_loop[8].dffei|q [0]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [0] & 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [0]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~670 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[0]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N16
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[4]~20 (
// Equation(s):
// \my_regfile|bcw|bitcheck[4]~20_combout  = (!\my_processor|ctrl_writeReg[1]~2_combout  & (\my_processor|ctrl_writeReg[2]~3_combout  & \my_regfile|bcw|bitcheck[4]~19_combout ))

	.dataa(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datad(\my_regfile|bcw|bitcheck[4]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[4]~20 .lut_mask = 16'h5000;
defparam \my_regfile|bcw|bitcheck[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N13
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N12
cycloneive_lcell_comb \my_regfile|bca|bitcheck[4]~19 (
// Equation(s):
// \my_regfile|bca|bitcheck[4]~19_combout  = (\my_processor|ctrl_readRegA[1]~10_combout ) # ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_regfile|bca|bitcheck[7]~18_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[4]~19 .lut_mask = 16'hEEFF;
defparam \my_regfile|bca|bitcheck[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N10
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[6]~21 (
// Equation(s):
// \my_regfile|bcw|bitcheck[6]~21_combout  = (\my_processor|ctrl_writeReg[2]~3_combout  & (\my_processor|ctrl_writeReg[1]~2_combout  & \my_regfile|bcw|bitcheck[4]~19_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datad(\my_regfile|bcw|bitcheck[4]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[6]~21 .lut_mask = 16'hC000;
defparam \my_regfile|bcw|bitcheck[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N3
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N2
cycloneive_lcell_comb \my_regfile|bca|bitcheck[6]~20 (
// Equation(s):
// \my_regfile|bca|bitcheck[6]~20_combout  = ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_regfile|bca|bitcheck[7]~18_combout )) # (!\my_processor|ctrl_readRegA[1]~10_combout )

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[6]~20 .lut_mask = 16'hF5FF;
defparam \my_regfile|bca|bitcheck[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~669 (
// Equation(s):
// \my_regfile|data_readRegA[0]~669_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [0] & (((\my_regfile|regWriteCheck_loop[6].dffei|q [0]) # (\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [0] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [0]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~669 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[0]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N22
cycloneive_lcell_comb \my_regfile|bca|bitcheck[21]~2 (
// Equation(s):
// \my_regfile|bca|bitcheck[21]~2_combout  = (\my_processor|ctrl_readRegA[4]~2_combout  & (!\my_processor|ctrl_readRegA[3]~8_combout  & \my_regfile|bca|bitcheck[5]~1_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[5]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[21]~2 .lut_mask = 16'h2200;
defparam \my_regfile|bca|bitcheck[21]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N0
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[5]~6 (
// Equation(s):
// \my_regfile|bcw|bitcheck[5]~6_combout  = (\my_processor|ctrl_writeReg[2]~3_combout  & (!\my_processor|ctrl_writeReg[1]~2_combout  & \my_regfile|bcw|bitcheck[1]~4_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datad(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[5]~6 .lut_mask = 16'h0A00;
defparam \my_regfile|bcw|bitcheck[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N21
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~665 (
// Equation(s):
// \my_regfile|data_readRegA[0]~665_combout  = (\my_processor|ctrl_readRegA[4]~2_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[5].dffei|q [0]) # (!\my_regfile|bca|bitcheck[5]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[5]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~665 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[0]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N24
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[21]~7 (
// Equation(s):
// \my_regfile|bcw|bitcheck[21]~7_combout  = (\my_processor|ctrl_writeReg[2]~3_combout  & (\my_processor|ctrl_writeReg[0]~1_combout  & \my_regfile|bcw|bitcheck[16]~1_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcw|bitcheck[16]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[21]~7 .lut_mask = 16'h8800;
defparam \my_regfile|bcw|bitcheck[21]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N23
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[17].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[17].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~302_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[0]~302_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[17].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[0]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N16
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[17]~2 (
// Equation(s):
// \my_regfile|bcw|bitcheck[17]~2_combout  = (!\my_processor|ctrl_writeReg[2]~3_combout  & (\my_processor|ctrl_writeReg[0]~1_combout  & \my_regfile|bcw|bitcheck[16]~1_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcw|bitcheck[16]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[17]~2 .lut_mask = 16'h4400;
defparam \my_regfile|bcw|bitcheck[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N27
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[17].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N26
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[1]~5 (
// Equation(s):
// \my_regfile|bcw|bitcheck[1]~5_combout  = (!\my_processor|ctrl_writeReg[2]~3_combout  & (!\my_processor|ctrl_writeReg[1]~2_combout  & \my_regfile|bcw|bitcheck[1]~4_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datad(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[1]~5 .lut_mask = 16'h0300;
defparam \my_regfile|bcw|bitcheck[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N17
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N18
cycloneive_lcell_comb \my_regfile|bca|bitcheck[17]~0 (
// Equation(s):
// \my_regfile|bca|bitcheck[17]~0_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (!\my_processor|ctrl_readRegA[2]~6_combout  & (!\my_processor|ctrl_readRegA[1]~10_combout  & !\my_processor|ctrl_readRegA[3]~8_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[17]~0 .lut_mask = 16'h0002;
defparam \my_regfile|bca|bitcheck[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~664 (
// Equation(s):
// \my_regfile|data_readRegA[0]~664_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [0])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [0])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [0]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [0]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~664 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[0]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~666 (
// Equation(s):
// \my_regfile|data_readRegA[0]~666_combout  = (\my_regfile|data_readRegA[0]~665_combout  & (\my_regfile|data_readRegA[0]~664_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [0]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|data_readRegA[0]~665_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [0]),
	.datad(\my_regfile|data_readRegA[0]~664_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~666 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[0]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~671 (
// Equation(s):
// \my_regfile|data_readRegA[0]~671_combout  = (\my_regfile|data_readRegA[0]~668_combout  & (\my_regfile|data_readRegA[0]~670_combout  & (\my_regfile|data_readRegA[0]~669_combout  & \my_regfile|data_readRegA[0]~666_combout )))

	.dataa(\my_regfile|data_readRegA[0]~668_combout ),
	.datab(\my_regfile|data_readRegA[0]~670_combout ),
	.datac(\my_regfile|data_readRegA[0]~669_combout ),
	.datad(\my_regfile|data_readRegA[0]~666_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~671 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~685 (
// Equation(s):
// \my_regfile|data_readRegA[0]~685_combout  = (\my_regfile|data_readRegA[0]~676_combout  & (\my_regfile|data_readRegA[0]~681_combout  & (\my_regfile|data_readRegA[0]~684_combout  & \my_regfile|data_readRegA[0]~671_combout )))

	.dataa(\my_regfile|data_readRegA[0]~676_combout ),
	.datab(\my_regfile|data_readRegA[0]~681_combout ),
	.datac(\my_regfile|data_readRegA[0]~684_combout ),
	.datad(\my_regfile|data_readRegA[0]~671_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~685_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~685 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N28
cycloneive_lcell_comb \my_processor|data[0]~32 (
// Equation(s):
// \my_processor|data[0]~32_combout  = (\my_regfile|data_readRegA[0]~685_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~719_combout ),
	.datad(\my_regfile|data_readRegA[0]~685_combout ),
	.cin(gnd),
	.combout(\my_processor|data[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[0]~32 .lut_mask = 16'hFF0F;
defparam \my_processor|data[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[3].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[3].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg[2]~282_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~282_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[3].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N5
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[3].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~623 (
// Equation(s):
// \my_regfile|data_readRegA[2]~623_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [2]) # (!\my_processor|ctrl_readRegA[1]~10_combout ))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// ((\my_processor|ctrl_readRegA[1]~10_combout )))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [2]),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~623 .lut_mask = 16'hF3CC;
defparam \my_regfile|data_readRegA[2]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~624 (
// Equation(s):
// \my_regfile|data_readRegA[2]~624_combout  = ((\my_regfile|data_readRegA[2]~623_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [2])))) # (!\my_regfile|bca|bitcheck[3]~17_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [2]),
	.datad(\my_regfile|data_readRegA[2]~623_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~624 .lut_mask = 16'hFD55;
defparam \my_regfile|data_readRegA[2]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N1
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y45_N31
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~625 (
// Equation(s):
// \my_regfile|data_readRegA[2]~625_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [2]) # ((\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [2]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~625 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[2]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N29
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~621 (
// Equation(s):
// \my_regfile|data_readRegA[2]~621_combout  = (\my_processor|ctrl_readRegA[4]~2_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[5].dffei|q [2]) # (!\my_regfile|bca|bitcheck[5]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[5]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~621 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[2]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N31
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N29
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N7
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~620 (
// Equation(s):
// \my_regfile|data_readRegA[2]~620_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [2]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [2]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~620 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[2]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~622 (
// Equation(s):
// \my_regfile|data_readRegA[2]~622_combout  = (\my_regfile|data_readRegA[2]~621_combout  & (\my_regfile|data_readRegA[2]~620_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [2]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|data_readRegA[2]~621_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [2]),
	.datad(\my_regfile|data_readRegA[2]~620_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~622 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[2]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N13
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N15
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~626 (
// Equation(s):
// \my_regfile|data_readRegA[2]~626_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [2] & (((\my_regfile|regWriteCheck_loop[8].dffei|q [2]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [2] & 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [2]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~626 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[2]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~627 (
// Equation(s):
// \my_regfile|data_readRegA[2]~627_combout  = (\my_regfile|data_readRegA[2]~624_combout  & (\my_regfile|data_readRegA[2]~625_combout  & (\my_regfile|data_readRegA[2]~622_combout  & \my_regfile|data_readRegA[2]~626_combout )))

	.dataa(\my_regfile|data_readRegA[2]~624_combout ),
	.datab(\my_regfile|data_readRegA[2]~625_combout ),
	.datac(\my_regfile|data_readRegA[2]~622_combout ),
	.datad(\my_regfile|data_readRegA[2]~626_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~627 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y46_N31
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N26
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[12]~13 (
// Equation(s):
// \my_regfile|bcw|bitcheck[12]~13_combout  = (\my_regfile|bcw|bitcheck[8]~9_combout  & (\my_processor|ctrl_writeReg[2]~3_combout  & (!\my_processor|ctrl_writeReg[1]~2_combout  & !\my_processor|ctrl_writeReg[0]~1_combout )))

	.dataa(\my_regfile|bcw|bitcheck[8]~9_combout ),
	.datab(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[12]~13 .lut_mask = 16'h0008;
defparam \my_regfile|bcw|bitcheck[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y46_N9
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~629 (
// Equation(s):
// \my_regfile|data_readRegA[2]~629_combout  = (\my_regfile|bca|bitcheck[12]~9_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [2]) # ((!\my_regfile|bca|bitcheck[11]~10_combout )))) # (!\my_regfile|bca|bitcheck[12]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [2]) # (!\my_regfile|bca|bitcheck[11]~10_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[11]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~629 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[2]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y48_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg[2]~282_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~282_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y48_N7
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y48_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[14].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[14].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg[2]~282_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~282_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[14].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y48_N9
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[14].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y48_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~630 (
// Equation(s):
// \my_regfile|data_readRegA[2]~630_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [2]) # ((\my_regfile|bca|bitcheck[14]~11_combout )))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [2] & 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [2]) # (\my_regfile|bca|bitcheck[14]~11_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [2]),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [2]),
	.datac(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~630 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[2]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N13
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y48_N23
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~631 (
// Equation(s):
// \my_regfile|data_readRegA[2]~631_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [2] & (((\my_regfile|regWriteCheck_loop[16].dffei|q [2]) # (\my_regfile|bca|bitcheck[16]~15_combout )))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [2] & 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [2]) # (\my_regfile|bca|bitcheck[16]~15_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~631 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[2]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg[2]~282_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~282_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y44_N21
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y44_N15
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~628 (
// Equation(s):
// \my_regfile|data_readRegA[2]~628_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [2]) # (\my_regfile|bca|bitcheck[10]~5_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [2]) # ((\my_regfile|bca|bitcheck[10]~5_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[10]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~628 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[2]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~632 (
// Equation(s):
// \my_regfile|data_readRegA[2]~632_combout  = (\my_regfile|data_readRegA[2]~629_combout  & (\my_regfile|data_readRegA[2]~630_combout  & (\my_regfile|data_readRegA[2]~631_combout  & \my_regfile|data_readRegA[2]~628_combout )))

	.dataa(\my_regfile|data_readRegA[2]~629_combout ),
	.datab(\my_regfile|data_readRegA[2]~630_combout ),
	.datac(\my_regfile|data_readRegA[2]~631_combout ),
	.datad(\my_regfile|data_readRegA[2]~628_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~632 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N9
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N7
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~635 (
// Equation(s):
// \my_regfile|data_readRegA[2]~635_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [2]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & (((\my_regfile|regWriteCheck_loop[24].dffei|q [2]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~635 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[2]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N21
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N27
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~636 (
// Equation(s):
// \my_regfile|data_readRegA[2]~636_combout  = (\my_regfile|bca|bitcheck[25]~35_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [2]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & (((\my_regfile|regWriteCheck_loop[26].dffei|q [2]) # (\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~636 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[2]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N21
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N31
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~634 (
// Equation(s):
// \my_regfile|data_readRegA[2]~634_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [2]) # (\my_regfile|bca|bitcheck[22]~29_combout )))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [2]) # (\my_regfile|bca|bitcheck[22]~29_combout ))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[22]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~634 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[2]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N11
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N25
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~633 (
// Equation(s):
// \my_regfile|data_readRegA[2]~633_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [2] & (((\my_regfile|regWriteCheck_loop[18].dffei|q [2]) # (\my_regfile|bca|bitcheck[18]~23_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [2] & 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [2]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~633 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[2]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~637 (
// Equation(s):
// \my_regfile|data_readRegA[2]~637_combout  = (\my_regfile|data_readRegA[2]~635_combout  & (\my_regfile|data_readRegA[2]~636_combout  & (\my_regfile|data_readRegA[2]~634_combout  & \my_regfile|data_readRegA[2]~633_combout )))

	.dataa(\my_regfile|data_readRegA[2]~635_combout ),
	.datab(\my_regfile|data_readRegA[2]~636_combout ),
	.datac(\my_regfile|data_readRegA[2]~634_combout ),
	.datad(\my_regfile|data_readRegA[2]~633_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~637 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y40_N1
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[2]~282_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N17
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N19
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~638 (
// Equation(s):
// \my_regfile|data_readRegA[2]~638_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [2]) # ((!\my_regfile|bca|bitcheck[27]~38_combout )))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [2]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~638 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[2]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N29
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N11
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~639 (
// Equation(s):
// \my_regfile|data_readRegA[2]~639_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [2]) # ((!\my_regfile|bca|bitcheck[29]~40_combout )))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [2]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[29]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~639 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[2]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~640 (
// Equation(s):
// \my_regfile|data_readRegA[2]~640_combout  = (\my_regfile|data_readRegA[2]~638_combout  & (\my_regfile|data_readRegA[2]~639_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [2]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [2]),
	.datab(\my_regfile|data_readRegA[2]~638_combout ),
	.datac(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datad(\my_regfile|data_readRegA[2]~639_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~640 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[2]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~641 (
// Equation(s):
// \my_regfile|data_readRegA[2]~641_combout  = (\my_regfile|data_readRegA[2]~627_combout  & (\my_regfile|data_readRegA[2]~632_combout  & (\my_regfile|data_readRegA[2]~637_combout  & \my_regfile|data_readRegA[2]~640_combout )))

	.dataa(\my_regfile|data_readRegA[2]~627_combout ),
	.datab(\my_regfile|data_readRegA[2]~632_combout ),
	.datac(\my_regfile|data_readRegA[2]~637_combout ),
	.datad(\my_regfile|data_readRegA[2]~640_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~641 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N8
cycloneive_lcell_comb \my_processor|data[2]~34 (
// Equation(s):
// \my_processor|data[2]~34_combout  = (\my_regfile|data_readRegA[2]~641_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[2]~641_combout ),
	.cin(gnd),
	.combout(\my_processor|data[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[2]~34 .lut_mask = 16'hFF55;
defparam \my_processor|data[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N16
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[11]~6 (
// Equation(s):
// \my_regfile|bcb|bitcheck[11]~6_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|bcb|bitcheck[11]~0_combout  & \my_processor|ctrl_readRegB[1]~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|bcb|bitcheck[11]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[11]~6 .lut_mask = 16'hC000;
defparam \my_regfile|bcb|bitcheck[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N9
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~585 (
// Equation(s):
// \my_regfile|data_readRegA[4]~585_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [4] & (((\my_regfile|regWriteCheck_loop[12].dffei|q [4]) # (\my_regfile|bca|bitcheck[12]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[11]~10_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [4]) # (\my_regfile|bca|bitcheck[12]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[12]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~585 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[4]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y48_N17
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y48_N23
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~584 (
// Equation(s):
// \my_regfile|data_readRegA[4]~584_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [4]) # (\my_regfile|bca|bitcheck[10]~5_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [4]) # (\my_regfile|bca|bitcheck[10]~5_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[10]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~584 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[4]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y48_N29
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y48_N11
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y48_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~586 (
// Equation(s):
// \my_regfile|data_readRegA[4]~586_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [4]) # (\my_regfile|bca|bitcheck[14]~11_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & (((\my_regfile|regWriteCheck_loop[14].dffei|q [4]) # (\my_regfile|bca|bitcheck[14]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~586 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[4]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N15
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y48_N1
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~587 (
// Equation(s):
// \my_regfile|data_readRegA[4]~587_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [4])) # (!\my_regfile|bca|bitcheck[15]~16_combout ))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [4]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [4]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~587 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[4]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y48_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~588 (
// Equation(s):
// \my_regfile|data_readRegA[4]~588_combout  = (\my_regfile|data_readRegA[4]~585_combout  & (\my_regfile|data_readRegA[4]~584_combout  & (\my_regfile|data_readRegA[4]~586_combout  & \my_regfile|data_readRegA[4]~587_combout )))

	.dataa(\my_regfile|data_readRegA[4]~585_combout ),
	.datab(\my_regfile|data_readRegA[4]~584_combout ),
	.datac(\my_regfile|data_readRegA[4]~586_combout ),
	.datad(\my_regfile|data_readRegA[4]~587_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~588 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N3
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N13
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~592 (
// Equation(s):
// \my_regfile|data_readRegA[4]~592_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [4] & (((\my_regfile|regWriteCheck_loop[26].dffei|q [4]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [4]) # (\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~592 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[4]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N29
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N27
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~590 (
// Equation(s):
// \my_regfile|data_readRegA[4]~590_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [4]) # ((\my_regfile|bca|bitcheck[20]~28_combout )))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [4]) # (\my_regfile|bca|bitcheck[20]~28_combout ))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~590 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[4]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N11
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[4]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[4]~feeder_combout  = \my_processor|data_writeReg[4]~265_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~265_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[4]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N21
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~589 (
// Equation(s):
// \my_regfile|data_readRegA[4]~589_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [4]) # ((\my_regfile|bca|bitcheck[18]~23_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [4]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [4]),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [4]),
	.datac(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~589 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[4]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N19
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N13
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~591 (
// Equation(s):
// \my_regfile|data_readRegA[4]~591_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [4]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & (((\my_regfile|regWriteCheck_loop[24].dffei|q [4]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~591 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[4]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~593 (
// Equation(s):
// \my_regfile|data_readRegA[4]~593_combout  = (\my_regfile|data_readRegA[4]~592_combout  & (\my_regfile|data_readRegA[4]~590_combout  & (\my_regfile|data_readRegA[4]~589_combout  & \my_regfile|data_readRegA[4]~591_combout )))

	.dataa(\my_regfile|data_readRegA[4]~592_combout ),
	.datab(\my_regfile|data_readRegA[4]~590_combout ),
	.datac(\my_regfile|data_readRegA[4]~589_combout ),
	.datad(\my_regfile|data_readRegA[4]~591_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~593 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N1
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N16
cycloneive_lcell_comb \my_regfile|bca|bitcheck[3]~46 (
// Equation(s):
// \my_regfile|bca|bitcheck[3]~46_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (\my_processor|ctrl_readRegA[1]~10_combout  & \my_regfile|bca|bitcheck[3]~17_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[3]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[3]~46 .lut_mask = 16'hC000;
defparam \my_regfile|bca|bitcheck[3]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N15
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~579 (
// Equation(s):
// \my_regfile|data_readRegA[4]~579_combout  = ((\my_processor|ctrl_readRegA[0]~4_combout ) # ((\my_processor|ctrl_readRegA[1]~10_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [4]))) # (!\my_regfile|bca|bitcheck[3]~17_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~579 .lut_mask = 16'hFDDD;
defparam \my_regfile|data_readRegA[4]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~580 (
// Equation(s):
// \my_regfile|data_readRegA[4]~580_combout  = (\my_regfile|data_readRegA[4]~579_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [4]) # (!\my_regfile|bca|bitcheck[3]~46_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [4]),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[3]~46_combout ),
	.datad(\my_regfile|data_readRegA[4]~579_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~580 .lut_mask = 16'hAF00;
defparam \my_regfile|data_readRegA[4]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N31
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y45_N21
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~582 (
// Equation(s):
// \my_regfile|data_readRegA[4]~582_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [4] & ((\my_regfile|bca|bitcheck[8]~21_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [4])))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|bca|bitcheck[8]~21_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [4]))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [4]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~582 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[4]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y48_N29
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y48_N23
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y48_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~581 (
// Equation(s):
// \my_regfile|data_readRegA[4]~581_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & (((\my_regfile|regWriteCheck_loop[6].dffei|q [4]) # (\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [4]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~581 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[4]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y47_N31
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~577 (
// Equation(s):
// \my_regfile|data_readRegA[4]~577_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_processor|ctrl_readRegA[4]~2_combout ) # ((\my_regfile|regWriteCheck_loop[5].dffei|q [4]) # (!\my_regfile|bca|bitcheck[5]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[5]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~577 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[4]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y49_N15
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y49_N9
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~576 (
// Equation(s):
// \my_regfile|data_readRegA[4]~576_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [4]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [4]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~576 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[4]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y47_N29
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~578 (
// Equation(s):
// \my_regfile|data_readRegA[4]~578_combout  = (\my_regfile|data_readRegA[4]~577_combout  & (\my_regfile|data_readRegA[4]~576_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [4]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|data_readRegA[4]~577_combout ),
	.datab(\my_regfile|data_readRegA[4]~576_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~578 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[4]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~583 (
// Equation(s):
// \my_regfile|data_readRegA[4]~583_combout  = (\my_regfile|data_readRegA[4]~580_combout  & (\my_regfile|data_readRegA[4]~582_combout  & (\my_regfile|data_readRegA[4]~581_combout  & \my_regfile|data_readRegA[4]~578_combout )))

	.dataa(\my_regfile|data_readRegA[4]~580_combout ),
	.datab(\my_regfile|data_readRegA[4]~582_combout ),
	.datac(\my_regfile|data_readRegA[4]~581_combout ),
	.datad(\my_regfile|data_readRegA[4]~578_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~583 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y42_N17
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[4]~265_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[4]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[4]~feeder_combout  = \my_processor|data_writeReg[4]~265_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~265_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[4]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N27
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y41_N3
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~595 (
// Equation(s):
// \my_regfile|data_readRegA[4]~595_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [4] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [4]) # (!\my_regfile|bca|bitcheck[29]~40_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [4] & 
// (\my_regfile|bca|bitcheck[30]~39_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [4]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[29]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~595 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[4]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y41_N9
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y41_N19
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~594 (
// Equation(s):
// \my_regfile|data_readRegA[4]~594_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [4] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~594 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[4]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~596 (
// Equation(s):
// \my_regfile|data_readRegA[4]~596_combout  = (\my_regfile|data_readRegA[4]~595_combout  & (\my_regfile|data_readRegA[4]~594_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [4]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datac(\my_regfile|data_readRegA[4]~595_combout ),
	.datad(\my_regfile|data_readRegA[4]~594_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~596 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[4]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~597 (
// Equation(s):
// \my_regfile|data_readRegA[4]~597_combout  = (\my_regfile|data_readRegA[4]~588_combout  & (\my_regfile|data_readRegA[4]~593_combout  & (\my_regfile|data_readRegA[4]~583_combout  & \my_regfile|data_readRegA[4]~596_combout )))

	.dataa(\my_regfile|data_readRegA[4]~588_combout ),
	.datab(\my_regfile|data_readRegA[4]~593_combout ),
	.datac(\my_regfile|data_readRegA[4]~583_combout ),
	.datad(\my_regfile|data_readRegA[4]~596_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~597 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N4
cycloneive_lcell_comb \my_processor|dataA[4]~80 (
// Equation(s):
// \my_processor|dataA[4]~80_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[4]~597_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~23_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[4]~597_combout ),
	.datad(\my_regfile|data_readRegA[31]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[4]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[4]~80 .lut_mask = 16'h3031;
defparam \my_processor|dataA[4]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N6
cycloneive_lcell_comb \my_processor|dataA[4]~81 (
// Equation(s):
// \my_processor|dataA[4]~81_combout  = (\my_processor|dataA[4]~80_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[4]~603_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~28_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_processor|dataA[4]~80_combout ),
	.datad(\my_regfile|data_readRegB[4]~603_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[4]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[4]~81 .lut_mask = 16'hFCF4;
defparam \my_processor|dataA[4]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N22
cycloneive_lcell_comb \my_processor|dataB[3]~28 (
// Equation(s):
// \my_processor|dataB[3]~28_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [3])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[3]~625_combout )) # 
// (!\my_regfile|data_readRegB[31]~28_combout )))

	.dataa(\my_regfile|data_readRegB[31]~28_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_regfile|data_readRegB[3]~625_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[3]~28 .lut_mask = 16'hF3D1;
defparam \my_processor|dataB[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N28
cycloneive_lcell_comb \my_processor|dataB[2]~29 (
// Equation(s):
// \my_processor|dataB[2]~29_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[2]~647_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_regfile|data_readRegB[31]~28_combout ),
	.datad(\my_regfile|data_readRegB[2]~647_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[2]~29 .lut_mask = 16'hDD8D;
defparam \my_processor|dataB[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N29
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N15
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~650 (
// Equation(s):
// \my_regfile|data_readRegA[1]~650_combout  = (\my_regfile|bca|bitcheck[10]~5_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [1])) # (!\my_regfile|bca|bitcheck[9]~7_combout ))) # (!\my_regfile|bca|bitcheck[10]~5_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [1]) # (!\my_regfile|bca|bitcheck[9]~7_combout ))))

	.dataa(\my_regfile|bca|bitcheck[10]~5_combout ),
	.datab(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [1]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~650 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[1]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N7
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~653 (
// Equation(s):
// \my_regfile|data_readRegA[1]~653_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [1] & (((\my_regfile|regWriteCheck_loop[16].dffei|q [1]) # (\my_regfile|bca|bitcheck[16]~15_combout )))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [1] & 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [1]) # (\my_regfile|bca|bitcheck[16]~15_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~653 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[1]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y46_N3
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y46_N29
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~651 (
// Equation(s):
// \my_regfile|data_readRegA[1]~651_combout  = (\my_regfile|bca|bitcheck[12]~9_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [1]) # ((!\my_regfile|bca|bitcheck[11]~10_combout )))) # (!\my_regfile|bca|bitcheck[12]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [1]) # (!\my_regfile|bca|bitcheck[11]~10_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[11]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~651 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[1]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y48_N19
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y48_N5
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~652 (
// Equation(s):
// \my_regfile|data_readRegA[1]~652_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [1]) # (\my_regfile|bca|bitcheck[14]~11_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & (((\my_regfile|regWriteCheck_loop[14].dffei|q [1]) # (\my_regfile|bca|bitcheck[14]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~652 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[1]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~654 (
// Equation(s):
// \my_regfile|data_readRegA[1]~654_combout  = (\my_regfile|data_readRegA[1]~650_combout  & (\my_regfile|data_readRegA[1]~653_combout  & (\my_regfile|data_readRegA[1]~651_combout  & \my_regfile|data_readRegA[1]~652_combout )))

	.dataa(\my_regfile|data_readRegA[1]~650_combout ),
	.datab(\my_regfile|data_readRegA[1]~653_combout ),
	.datac(\my_regfile|data_readRegA[1]~651_combout ),
	.datad(\my_regfile|data_readRegA[1]~652_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~654 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[31].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[31].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[31].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N21
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[31].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N27
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N5
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~660 (
// Equation(s):
// \my_regfile|data_readRegA[1]~660_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [1] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [1] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~660 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[1]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N27
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N13
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~661 (
// Equation(s):
// \my_regfile|data_readRegA[1]~661_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [1] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [1] & 
// (!\my_regfile|bca|bitcheck[29]~40_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[29]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~661 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[1]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~662 (
// Equation(s):
// \my_regfile|data_readRegA[1]~662_combout  = (\my_regfile|data_readRegA[1]~660_combout  & (\my_regfile|data_readRegA[1]~661_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [1]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [1]),
	.datab(\my_regfile|data_readRegA[1]~660_combout ),
	.datac(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datad(\my_regfile|data_readRegA[1]~661_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~662 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[1]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N1
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N3
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~656 (
// Equation(s):
// \my_regfile|data_readRegA[1]~656_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & (((\my_regfile|regWriteCheck_loop[20].dffei|q [1]) # (\my_regfile|bca|bitcheck[20]~28_combout )))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [1]) # (\my_regfile|bca|bitcheck[20]~28_combout ))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~656 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[1]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N29
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N7
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~658 (
// Equation(s):
// \my_regfile|data_readRegA[1]~658_combout  = (\my_regfile|bca|bitcheck[25]~35_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [1]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & (((\my_regfile|regWriteCheck_loop[26].dffei|q [1]) # (\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~658 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[1]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N31
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N9
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~655 (
// Equation(s):
// \my_regfile|data_readRegA[1]~655_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [1] & (((\my_regfile|regWriteCheck_loop[18].dffei|q [1]) # (\my_regfile|bca|bitcheck[18]~23_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [1] & 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [1]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~655 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[1]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N21
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N3
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~657 (
// Equation(s):
// \my_regfile|data_readRegA[1]~657_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [1]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [1]) # ((\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [1]),
	.datac(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~657 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[1]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~659 (
// Equation(s):
// \my_regfile|data_readRegA[1]~659_combout  = (\my_regfile|data_readRegA[1]~656_combout  & (\my_regfile|data_readRegA[1]~658_combout  & (\my_regfile|data_readRegA[1]~655_combout  & \my_regfile|data_readRegA[1]~657_combout )))

	.dataa(\my_regfile|data_readRegA[1]~656_combout ),
	.datab(\my_regfile|data_readRegA[1]~658_combout ),
	.datac(\my_regfile|data_readRegA[1]~655_combout ),
	.datad(\my_regfile|data_readRegA[1]~657_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~659 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[2].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[2].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[2].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N25
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[2].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[3].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[3].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[3].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N11
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[3].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~645 (
// Equation(s):
// \my_regfile|data_readRegA[1]~645_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [1]) # (!\my_processor|ctrl_readRegA[0]~4_combout ))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & 
// (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~645 .lut_mask = 16'hFC3C;
defparam \my_regfile|data_readRegA[1]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~646 (
// Equation(s):
// \my_regfile|data_readRegA[1]~646_combout  = ((\my_regfile|data_readRegA[1]~645_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [1])))) # (!\my_regfile|bca|bitcheck[3]~17_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [1]),
	.datad(\my_regfile|data_readRegA[1]~645_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~646 .lut_mask = 16'hFB33;
defparam \my_regfile|data_readRegA[1]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[8].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[8].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[8].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N23
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[8].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[7].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[7].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[1]~293_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[7].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[1]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y48_N31
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[7].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~648 (
// Equation(s):
// \my_regfile|data_readRegA[1]~648_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [1]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [1]) # ((\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [1]),
	.datac(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~648 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[1]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N7
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y44_N17
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~647 (
// Equation(s):
// \my_regfile|data_readRegA[1]~647_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [1]) # ((\my_regfile|bca|bitcheck[4]~19_combout )))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [1] & 
// (\my_regfile|bca|bitcheck[6]~20_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [1]) # (\my_regfile|bca|bitcheck[4]~19_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [1]),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [1]),
	.datac(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~647 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[1]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N1
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~643 (
// Equation(s):
// \my_regfile|data_readRegA[1]~643_combout  = (\my_processor|ctrl_readRegA[4]~2_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[5].dffei|q [1]) # (!\my_regfile|bca|bitcheck[5]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[5]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~643 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[1]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N15
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N15
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y48_N29
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~642 (
// Equation(s):
// \my_regfile|data_readRegA[1]~642_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [1])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [1])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [1]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~642 .lut_mask = 16'hDFD5;
defparam \my_regfile|data_readRegA[1]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~644 (
// Equation(s):
// \my_regfile|data_readRegA[1]~644_combout  = (\my_regfile|data_readRegA[1]~643_combout  & (\my_regfile|data_readRegA[1]~642_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [1]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|data_readRegA[1]~643_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [1]),
	.datad(\my_regfile|data_readRegA[1]~642_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~644 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[1]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~649 (
// Equation(s):
// \my_regfile|data_readRegA[1]~649_combout  = (\my_regfile|data_readRegA[1]~646_combout  & (\my_regfile|data_readRegA[1]~648_combout  & (\my_regfile|data_readRegA[1]~647_combout  & \my_regfile|data_readRegA[1]~644_combout )))

	.dataa(\my_regfile|data_readRegA[1]~646_combout ),
	.datab(\my_regfile|data_readRegA[1]~648_combout ),
	.datac(\my_regfile|data_readRegA[1]~647_combout ),
	.datad(\my_regfile|data_readRegA[1]~644_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~649 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~663 (
// Equation(s):
// \my_regfile|data_readRegA[1]~663_combout  = (\my_regfile|data_readRegA[1]~654_combout  & (\my_regfile|data_readRegA[1]~662_combout  & (\my_regfile|data_readRegA[1]~659_combout  & \my_regfile|data_readRegA[1]~649_combout )))

	.dataa(\my_regfile|data_readRegA[1]~654_combout ),
	.datab(\my_regfile|data_readRegA[1]~662_combout ),
	.datac(\my_regfile|data_readRegA[1]~659_combout ),
	.datad(\my_regfile|data_readRegA[1]~649_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~663 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N12
cycloneive_lcell_comb \my_processor|dataA[1]~86 (
// Equation(s):
// \my_processor|dataA[1]~86_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[1]~663_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~23_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[31]~27_combout ),
	.datad(\my_regfile|data_readRegA[1]~663_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[1]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[1]~86 .lut_mask = 16'h3301;
defparam \my_processor|dataA[1]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N6
cycloneive_lcell_comb \my_processor|dataA[1]~87 (
// Equation(s):
// \my_processor|dataA[1]~87_combout  = (\my_processor|dataA[1]~86_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[1]~668_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~28_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[1]~668_combout ),
	.datad(\my_processor|dataA[1]~86_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[1]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[1]~87 .lut_mask = 16'hFFC4;
defparam \my_processor|dataA[1]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N30
cycloneive_lcell_comb \my_processor|dataB[0]~31 (
// Equation(s):
// \my_processor|dataB[0]~31_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [0])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[0]~690_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\my_regfile|data_readRegB[0]~690_combout ),
	.datad(\my_regfile|data_readRegB[31]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[0]~31 .lut_mask = 16'hD8DD;
defparam \my_processor|dataB[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N16
cycloneive_lcell_comb \my_processor|ALUOper|Add0~0 (
// Equation(s):
// \my_processor|ALUOper|Add0~0_combout  = (\my_processor|dataB[0]~31_combout  & (\my_processor|dataA[0]~89_combout  $ (VCC))) # (!\my_processor|dataB[0]~31_combout  & (\my_processor|dataA[0]~89_combout  & VCC))
// \my_processor|ALUOper|Add0~1  = CARRY((\my_processor|dataB[0]~31_combout  & \my_processor|dataA[0]~89_combout ))

	.dataa(\my_processor|dataB[0]~31_combout ),
	.datab(\my_processor|dataA[0]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Add0~0_combout ),
	.cout(\my_processor|ALUOper|Add0~1 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|ALUOper|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N18
cycloneive_lcell_comb \my_processor|ALUOper|Add0~2 (
// Equation(s):
// \my_processor|ALUOper|Add0~2_combout  = (\my_processor|dataB[1]~30_combout  & ((\my_processor|dataA[1]~87_combout  & (\my_processor|ALUOper|Add0~1  & VCC)) # (!\my_processor|dataA[1]~87_combout  & (!\my_processor|ALUOper|Add0~1 )))) # 
// (!\my_processor|dataB[1]~30_combout  & ((\my_processor|dataA[1]~87_combout  & (!\my_processor|ALUOper|Add0~1 )) # (!\my_processor|dataA[1]~87_combout  & ((\my_processor|ALUOper|Add0~1 ) # (GND)))))
// \my_processor|ALUOper|Add0~3  = CARRY((\my_processor|dataB[1]~30_combout  & (!\my_processor|dataA[1]~87_combout  & !\my_processor|ALUOper|Add0~1 )) # (!\my_processor|dataB[1]~30_combout  & ((!\my_processor|ALUOper|Add0~1 ) # 
// (!\my_processor|dataA[1]~87_combout ))))

	.dataa(\my_processor|dataB[1]~30_combout ),
	.datab(\my_processor|dataA[1]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~1 ),
	.combout(\my_processor|ALUOper|Add0~2_combout ),
	.cout(\my_processor|ALUOper|Add0~3 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~2 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N20
cycloneive_lcell_comb \my_processor|ALUOper|Add0~4 (
// Equation(s):
// \my_processor|ALUOper|Add0~4_combout  = ((\my_processor|dataA[2]~85_combout  $ (\my_processor|dataB[2]~29_combout  $ (!\my_processor|ALUOper|Add0~3 )))) # (GND)
// \my_processor|ALUOper|Add0~5  = CARRY((\my_processor|dataA[2]~85_combout  & ((\my_processor|dataB[2]~29_combout ) # (!\my_processor|ALUOper|Add0~3 ))) # (!\my_processor|dataA[2]~85_combout  & (\my_processor|dataB[2]~29_combout  & 
// !\my_processor|ALUOper|Add0~3 )))

	.dataa(\my_processor|dataA[2]~85_combout ),
	.datab(\my_processor|dataB[2]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~3 ),
	.combout(\my_processor|ALUOper|Add0~4_combout ),
	.cout(\my_processor|ALUOper|Add0~5 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~4 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N22
cycloneive_lcell_comb \my_processor|ALUOper|Add0~6 (
// Equation(s):
// \my_processor|ALUOper|Add0~6_combout  = (\my_processor|dataA[3]~83_combout  & ((\my_processor|dataB[3]~28_combout  & (\my_processor|ALUOper|Add0~5  & VCC)) # (!\my_processor|dataB[3]~28_combout  & (!\my_processor|ALUOper|Add0~5 )))) # 
// (!\my_processor|dataA[3]~83_combout  & ((\my_processor|dataB[3]~28_combout  & (!\my_processor|ALUOper|Add0~5 )) # (!\my_processor|dataB[3]~28_combout  & ((\my_processor|ALUOper|Add0~5 ) # (GND)))))
// \my_processor|ALUOper|Add0~7  = CARRY((\my_processor|dataA[3]~83_combout  & (!\my_processor|dataB[3]~28_combout  & !\my_processor|ALUOper|Add0~5 )) # (!\my_processor|dataA[3]~83_combout  & ((!\my_processor|ALUOper|Add0~5 ) # 
// (!\my_processor|dataB[3]~28_combout ))))

	.dataa(\my_processor|dataA[3]~83_combout ),
	.datab(\my_processor|dataB[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~5 ),
	.combout(\my_processor|ALUOper|Add0~6_combout ),
	.cout(\my_processor|ALUOper|Add0~7 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~6 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N24
cycloneive_lcell_comb \my_processor|ALUOper|Add0~8 (
// Equation(s):
// \my_processor|ALUOper|Add0~8_combout  = ((\my_processor|dataA[4]~81_combout  $ (\my_processor|dataB[4]~27_combout  $ (!\my_processor|ALUOper|Add0~7 )))) # (GND)
// \my_processor|ALUOper|Add0~9  = CARRY((\my_processor|dataA[4]~81_combout  & ((\my_processor|dataB[4]~27_combout ) # (!\my_processor|ALUOper|Add0~7 ))) # (!\my_processor|dataA[4]~81_combout  & (\my_processor|dataB[4]~27_combout  & 
// !\my_processor|ALUOper|Add0~7 )))

	.dataa(\my_processor|dataA[4]~81_combout ),
	.datab(\my_processor|dataB[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~7 ),
	.combout(\my_processor|ALUOper|Add0~8_combout ),
	.cout(\my_processor|ALUOper|Add0~9 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~8 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N26
cycloneive_lcell_comb \my_processor|data[4]~36 (
// Equation(s):
// \my_processor|data[4]~36_combout  = (\my_regfile|data_readRegA[4]~597_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[4]~597_combout ),
	.cin(gnd),
	.combout(\my_processor|data[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[4]~36 .lut_mask = 16'hFF55;
defparam \my_processor|data[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N10
cycloneive_lcell_comb \my_processor|data_writeReg[2]~60 (
// Equation(s):
// \my_processor|data_writeReg[2]~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_imem|altsyncram_component|auto_generated|q_a [4] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # 
// (!\my_processor|checker|isAddi~0_combout ))))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~60 .lut_mask = 16'h00D0;
defparam \my_processor|data_writeReg[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N29
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N3
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~573 (
// Equation(s):
// \my_regfile|data_readRegA[5]~573_combout  = (\my_regfile|bca|bitcheck[29]~40_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [5] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [5])))) # 
// (!\my_regfile|bca|bitcheck[29]~40_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [5]))))

	.dataa(\my_regfile|bca|bitcheck[29]~40_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~573 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[5]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N23
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y39_N29
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~572 (
// Equation(s):
// \my_regfile|data_readRegA[5]~572_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [5] & (((\my_regfile|regWriteCheck_loop[28].dffei|q [5]) # (\my_regfile|bca|bitcheck[28]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [5] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [5]) # (\my_regfile|bca|bitcheck[28]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[28]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~572 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[5]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~574 (
// Equation(s):
// \my_regfile|data_readRegA[5]~574_combout  = (\my_regfile|data_readRegA[5]~573_combout  & (\my_regfile|data_readRegA[5]~572_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [5]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datab(\my_regfile|data_readRegA[5]~573_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [5]),
	.datad(\my_regfile|data_readRegA[5]~572_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~574 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[5]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~258_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~258_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y47_N1
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y48_N7
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~562 (
// Equation(s):
// \my_regfile|data_readRegA[5]~562_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [5] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [5])) # (!\my_regfile|bca|bitcheck[9]~7_combout ))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [5] & 
// (\my_regfile|bca|bitcheck[10]~5_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [5]) # (!\my_regfile|bca|bitcheck[9]~7_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[10]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~562 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[5]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y47_N7
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y48_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~258_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~258_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y48_N31
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y48_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~564 (
// Equation(s):
// \my_regfile|data_readRegA[5]~564_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [5] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [5])) # (!\my_regfile|bca|bitcheck[13]~13_combout ))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [5] & 
// (\my_regfile|bca|bitcheck[14]~11_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [5]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~564 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[5]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y47_N13
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y47_N3
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~565 (
// Equation(s):
// \my_regfile|data_readRegA[5]~565_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [5] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [5]) # (!\my_regfile|bca|bitcheck[15]~16_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [5] & 
// (\my_regfile|bca|bitcheck[16]~15_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [5]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~565 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[5]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N7
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y49_N13
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~563 (
// Equation(s):
// \my_regfile|data_readRegA[5]~563_combout  = (\my_regfile|bca|bitcheck[12]~9_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [5]) # (!\my_regfile|bca|bitcheck[11]~10_combout )))) # (!\my_regfile|bca|bitcheck[12]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [5]) # (!\my_regfile|bca|bitcheck[11]~10_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[11]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~563 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[5]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y48_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~566 (
// Equation(s):
// \my_regfile|data_readRegA[5]~566_combout  = (\my_regfile|data_readRegA[5]~562_combout  & (\my_regfile|data_readRegA[5]~564_combout  & (\my_regfile|data_readRegA[5]~565_combout  & \my_regfile|data_readRegA[5]~563_combout )))

	.dataa(\my_regfile|data_readRegA[5]~562_combout ),
	.datab(\my_regfile|data_readRegA[5]~564_combout ),
	.datac(\my_regfile|data_readRegA[5]~565_combout ),
	.datad(\my_regfile|data_readRegA[5]~563_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~566 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N5
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N11
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~567 (
// Equation(s):
// \my_regfile|data_readRegA[5]~567_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [5] & ((\my_regfile|bca|bitcheck[18]~23_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [5])))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|bca|bitcheck[18]~23_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [5]))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~567 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[5]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y40_N3
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y40_N13
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~569 (
// Equation(s):
// \my_regfile|data_readRegA[5]~569_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [5]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & (((\my_regfile|regWriteCheck_loop[24].dffei|q [5]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~569 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[5]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~258_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~258_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[5]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N7
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[20].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[20].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~258_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~258_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[20].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[5]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N21
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[20].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~568 (
// Equation(s):
// \my_regfile|data_readRegA[5]~568_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [5]) # ((\my_regfile|bca|bitcheck[20]~28_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [5] & 
// (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [5]) # (\my_regfile|bca|bitcheck[20]~28_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [5]),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [5]),
	.datac(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datad(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~568 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[5]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N13
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N3
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~570 (
// Equation(s):
// \my_regfile|data_readRegA[5]~570_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [5] & (((\my_regfile|regWriteCheck_loop[26].dffei|q [5]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [5] & 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [5]) # (\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~570 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[5]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~571 (
// Equation(s):
// \my_regfile|data_readRegA[5]~571_combout  = (\my_regfile|data_readRegA[5]~567_combout  & (\my_regfile|data_readRegA[5]~569_combout  & (\my_regfile|data_readRegA[5]~568_combout  & \my_regfile|data_readRegA[5]~570_combout )))

	.dataa(\my_regfile|data_readRegA[5]~567_combout ),
	.datab(\my_regfile|data_readRegA[5]~569_combout ),
	.datac(\my_regfile|data_readRegA[5]~568_combout ),
	.datad(\my_regfile|data_readRegA[5]~570_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~571 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N11
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y43_N21
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~559 (
// Equation(s):
// \my_regfile|data_readRegA[5]~559_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|bca|bitcheck[6]~20_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [5])))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [5] & ((\my_regfile|bca|bitcheck[6]~20_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [5]))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~559 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[5]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N25
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N7
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~560 (
// Equation(s):
// \my_regfile|data_readRegA[5]~560_combout  = (\my_regfile|bca|bitcheck[8]~21_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [5])) # (!\my_regfile|bca|bitcheck[7]~22_combout ))) # (!\my_regfile|bca|bitcheck[8]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [5]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~560 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[5]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[2].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[2].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~258_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~258_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[2].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[5]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N3
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[2].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~557 (
// Equation(s):
// \my_regfile|data_readRegA[5]~557_combout  = (\my_processor|ctrl_readRegA[0]~4_combout ) # (((\my_processor|ctrl_readRegA[1]~10_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [5])) # (!\my_regfile|bca|bitcheck[3]~17_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~557 .lut_mask = 16'hEFCF;
defparam \my_regfile|data_readRegA[5]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N11
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~558 (
// Equation(s):
// \my_regfile|data_readRegA[5]~558_combout  = (\my_regfile|data_readRegA[5]~557_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [5]) # (!\my_regfile|bca|bitcheck[3]~46_combout )))

	.dataa(\my_regfile|data_readRegA[5]~557_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~46_combout ),
	.datac(gnd),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~558 .lut_mask = 16'hAA22;
defparam \my_regfile|data_readRegA[5]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[17].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[17].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~258_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~258_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[17].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[5]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y47_N21
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[17].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~258_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~258_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N25
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~554 (
// Equation(s):
// \my_regfile|data_readRegA[5]~554_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [5])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [5])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [5]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~554 .lut_mask = 16'hDFD5;
defparam \my_regfile|data_readRegA[5]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~258_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~258_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[5]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y47_N17
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y47_N21
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~555 (
// Equation(s):
// \my_regfile|data_readRegA[5]~555_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_processor|ctrl_readRegA[4]~2_combout ) # ((\my_regfile|regWriteCheck_loop[5].dffei|q [5]) # (!\my_regfile|bca|bitcheck[5]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[5]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~555 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[5]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~556 (
// Equation(s):
// \my_regfile|data_readRegA[5]~556_combout  = (\my_regfile|data_readRegA[5]~554_combout  & (\my_regfile|data_readRegA[5]~555_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [5]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|data_readRegA[5]~554_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [5]),
	.datac(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datad(\my_regfile|data_readRegA[5]~555_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~556 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[5]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~561 (
// Equation(s):
// \my_regfile|data_readRegA[5]~561_combout  = (\my_regfile|data_readRegA[5]~559_combout  & (\my_regfile|data_readRegA[5]~560_combout  & (\my_regfile|data_readRegA[5]~558_combout  & \my_regfile|data_readRegA[5]~556_combout )))

	.dataa(\my_regfile|data_readRegA[5]~559_combout ),
	.datab(\my_regfile|data_readRegA[5]~560_combout ),
	.datac(\my_regfile|data_readRegA[5]~558_combout ),
	.datad(\my_regfile|data_readRegA[5]~556_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~561 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~575 (
// Equation(s):
// \my_regfile|data_readRegA[5]~575_combout  = (\my_regfile|data_readRegA[5]~574_combout  & (\my_regfile|data_readRegA[5]~566_combout  & (\my_regfile|data_readRegA[5]~571_combout  & \my_regfile|data_readRegA[5]~561_combout )))

	.dataa(\my_regfile|data_readRegA[5]~574_combout ),
	.datab(\my_regfile|data_readRegA[5]~566_combout ),
	.datac(\my_regfile|data_readRegA[5]~571_combout ),
	.datad(\my_regfile|data_readRegA[5]~561_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~575 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N2
cycloneive_lcell_comb \my_processor|dataA[5]~115 (
// Equation(s):
// \my_processor|dataA[5]~115_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[5]~575_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~23_combout ),
	.datab(\my_regfile|data_readRegA[31]~27_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegA[5]~575_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[5]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[5]~115 .lut_mask = 16'h0F01;
defparam \my_processor|dataA[5]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N10
cycloneive_lcell_comb \my_processor|dataA[5]~79 (
// Equation(s):
// \my_processor|dataA[5]~79_combout  = (\my_processor|dataA[5]~115_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[5]~581_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~28_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[5]~581_combout ),
	.datad(\my_processor|dataA[5]~115_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[5]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[5]~79 .lut_mask = 16'hFFC4;
defparam \my_processor|dataA[5]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~56 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~56_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[0]~89_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & (\my_processor|dataA[1]~87_combout ))))

	.dataa(\my_processor|dataA[1]~87_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[0]~89_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~56 .lut_mask = 16'h0E02;
defparam \my_processor|ALUOper|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~34 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[3]~83_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[5]~79_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[5]~79_combout ),
	.datad(\my_processor|dataA[3]~83_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~34 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~57 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~57_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[2]~85_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[4]~81_combout ))

	.dataa(gnd),
	.datab(\my_processor|dataA[4]~81_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[2]~85_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~57 .lut_mask = 16'hFC0C;
defparam \my_processor|ALUOper|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~58 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~57_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~34_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~34_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~58 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~102 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~102_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~56_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~58_combout )))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~56_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~102 .lut_mask = 16'h0B08;
defparam \my_processor|ALUOper|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N28
cycloneive_lcell_comb \my_processor|aulOper[1]~1 (
// Equation(s):
// \my_processor|aulOper[1]~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|checker|isAddi~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_processor|checker|isAddi~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|aulOper[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aulOper[1]~1 .lut_mask = 16'hCC0C;
defparam \my_processor|aulOper[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N24
cycloneive_lcell_comb \my_processor|data_writeReg[4]~66 (
// Equation(s):
// \my_processor|data_writeReg[4]~66_combout  = (!\my_processor|checker|isAddi~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [4]) # ((\my_processor|aulOper[1]~1_combout  & \my_imem|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|aulOper[1]~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_processor|checker|isAddi~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~66 .lut_mask = 16'h00EA;
defparam \my_processor|data_writeReg[4]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N14
cycloneive_lcell_comb \my_processor|data_writeReg[4]~236 (
// Equation(s):
// \my_processor|data_writeReg[4]~236_combout  = (!\my_processor|data_writeReg[2]~60_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_processor|data_writeReg[4]~66_combout )))

	.dataa(\my_processor|data_writeReg[4]~66_combout ),
	.datab(\my_processor|data_writeReg[2]~60_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~236 .lut_mask = 16'h1133;
defparam \my_processor|data_writeReg[4]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N16
cycloneive_lcell_comb \my_processor|ALUOper|Add1~0 (
// Equation(s):
// \my_processor|ALUOper|Add1~0_combout  = (\my_processor|dataB[0]~31_combout  & (\my_processor|dataA[0]~89_combout  $ (VCC))) # (!\my_processor|dataB[0]~31_combout  & ((\my_processor|dataA[0]~89_combout ) # (GND)))
// \my_processor|ALUOper|Add1~1  = CARRY((\my_processor|dataA[0]~89_combout ) # (!\my_processor|dataB[0]~31_combout ))

	.dataa(\my_processor|dataB[0]~31_combout ),
	.datab(\my_processor|dataA[0]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Add1~0_combout ),
	.cout(\my_processor|ALUOper|Add1~1 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~0 .lut_mask = 16'h66DD;
defparam \my_processor|ALUOper|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N18
cycloneive_lcell_comb \my_processor|ALUOper|Add1~2 (
// Equation(s):
// \my_processor|ALUOper|Add1~2_combout  = (\my_processor|dataA[1]~87_combout  & ((\my_processor|dataB[1]~30_combout  & (!\my_processor|ALUOper|Add1~1 )) # (!\my_processor|dataB[1]~30_combout  & (\my_processor|ALUOper|Add1~1  & VCC)))) # 
// (!\my_processor|dataA[1]~87_combout  & ((\my_processor|dataB[1]~30_combout  & ((\my_processor|ALUOper|Add1~1 ) # (GND))) # (!\my_processor|dataB[1]~30_combout  & (!\my_processor|ALUOper|Add1~1 ))))
// \my_processor|ALUOper|Add1~3  = CARRY((\my_processor|dataA[1]~87_combout  & (\my_processor|dataB[1]~30_combout  & !\my_processor|ALUOper|Add1~1 )) # (!\my_processor|dataA[1]~87_combout  & ((\my_processor|dataB[1]~30_combout ) # 
// (!\my_processor|ALUOper|Add1~1 ))))

	.dataa(\my_processor|dataA[1]~87_combout ),
	.datab(\my_processor|dataB[1]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~1 ),
	.combout(\my_processor|ALUOper|Add1~2_combout ),
	.cout(\my_processor|ALUOper|Add1~3 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~2 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N20
cycloneive_lcell_comb \my_processor|ALUOper|Add1~4 (
// Equation(s):
// \my_processor|ALUOper|Add1~4_combout  = ((\my_processor|dataB[2]~29_combout  $ (\my_processor|dataA[2]~85_combout  $ (\my_processor|ALUOper|Add1~3 )))) # (GND)
// \my_processor|ALUOper|Add1~5  = CARRY((\my_processor|dataB[2]~29_combout  & (\my_processor|dataA[2]~85_combout  & !\my_processor|ALUOper|Add1~3 )) # (!\my_processor|dataB[2]~29_combout  & ((\my_processor|dataA[2]~85_combout ) # 
// (!\my_processor|ALUOper|Add1~3 ))))

	.dataa(\my_processor|dataB[2]~29_combout ),
	.datab(\my_processor|dataA[2]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~3 ),
	.combout(\my_processor|ALUOper|Add1~4_combout ),
	.cout(\my_processor|ALUOper|Add1~5 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~4 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N22
cycloneive_lcell_comb \my_processor|ALUOper|Add1~6 (
// Equation(s):
// \my_processor|ALUOper|Add1~6_combout  = (\my_processor|dataB[3]~28_combout  & ((\my_processor|dataA[3]~83_combout  & (!\my_processor|ALUOper|Add1~5 )) # (!\my_processor|dataA[3]~83_combout  & ((\my_processor|ALUOper|Add1~5 ) # (GND))))) # 
// (!\my_processor|dataB[3]~28_combout  & ((\my_processor|dataA[3]~83_combout  & (\my_processor|ALUOper|Add1~5  & VCC)) # (!\my_processor|dataA[3]~83_combout  & (!\my_processor|ALUOper|Add1~5 ))))
// \my_processor|ALUOper|Add1~7  = CARRY((\my_processor|dataB[3]~28_combout  & ((!\my_processor|ALUOper|Add1~5 ) # (!\my_processor|dataA[3]~83_combout ))) # (!\my_processor|dataB[3]~28_combout  & (!\my_processor|dataA[3]~83_combout  & 
// !\my_processor|ALUOper|Add1~5 )))

	.dataa(\my_processor|dataB[3]~28_combout ),
	.datab(\my_processor|dataA[3]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~5 ),
	.combout(\my_processor|ALUOper|Add1~6_combout ),
	.cout(\my_processor|ALUOper|Add1~7 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~6 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N24
cycloneive_lcell_comb \my_processor|ALUOper|Add1~8 (
// Equation(s):
// \my_processor|ALUOper|Add1~8_combout  = ((\my_processor|dataA[4]~81_combout  $ (\my_processor|dataB[4]~27_combout  $ (\my_processor|ALUOper|Add1~7 )))) # (GND)
// \my_processor|ALUOper|Add1~9  = CARRY((\my_processor|dataA[4]~81_combout  & ((!\my_processor|ALUOper|Add1~7 ) # (!\my_processor|dataB[4]~27_combout ))) # (!\my_processor|dataA[4]~81_combout  & (!\my_processor|dataB[4]~27_combout  & 
// !\my_processor|ALUOper|Add1~7 )))

	.dataa(\my_processor|dataA[4]~81_combout ),
	.datab(\my_processor|dataB[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~7 ),
	.combout(\my_processor|ALUOper|Add1~8_combout ),
	.cout(\my_processor|ALUOper|Add1~9 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~8 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N26
cycloneive_lcell_comb \my_processor|ALUOper|Add1~10 (
// Equation(s):
// \my_processor|ALUOper|Add1~10_combout  = (\my_processor|dataB[5]~26_combout  & ((\my_processor|dataA[5]~79_combout  & (!\my_processor|ALUOper|Add1~9 )) # (!\my_processor|dataA[5]~79_combout  & ((\my_processor|ALUOper|Add1~9 ) # (GND))))) # 
// (!\my_processor|dataB[5]~26_combout  & ((\my_processor|dataA[5]~79_combout  & (\my_processor|ALUOper|Add1~9  & VCC)) # (!\my_processor|dataA[5]~79_combout  & (!\my_processor|ALUOper|Add1~9 ))))
// \my_processor|ALUOper|Add1~11  = CARRY((\my_processor|dataB[5]~26_combout  & ((!\my_processor|ALUOper|Add1~9 ) # (!\my_processor|dataA[5]~79_combout ))) # (!\my_processor|dataB[5]~26_combout  & (!\my_processor|dataA[5]~79_combout  & 
// !\my_processor|ALUOper|Add1~9 )))

	.dataa(\my_processor|dataB[5]~26_combout ),
	.datab(\my_processor|dataA[5]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~9 ),
	.combout(\my_processor|ALUOper|Add1~10_combout ),
	.cout(\my_processor|ALUOper|Add1~11 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~10 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N6
cycloneive_lcell_comb \my_processor|data_writeReg[5]~252 (
// Equation(s):
// \my_processor|data_writeReg[5]~252_combout  = (\my_processor|data_writeReg[4]~66_combout  & (\my_processor|ALUOper|ShiftLeft0~102_combout  & (\my_processor|data_writeReg[4]~236_combout ))) # (!\my_processor|data_writeReg[4]~66_combout  & 
// (((\my_processor|ALUOper|Add1~10_combout ) # (!\my_processor|data_writeReg[4]~236_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~102_combout ),
	.datab(\my_processor|data_writeReg[4]~66_combout ),
	.datac(\my_processor|data_writeReg[4]~236_combout ),
	.datad(\my_processor|ALUOper|Add1~10_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~252 .lut_mask = 16'hB383;
defparam \my_processor|data_writeReg[5]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N8
cycloneive_lcell_comb \my_processor|data_writeReg[5]~253 (
// Equation(s):
// \my_processor|data_writeReg[5]~253_combout  = (\my_processor|data_writeReg[2]~60_combout  & ((\my_processor|dataB[5]~26_combout  & ((\my_processor|dataA[5]~79_combout ) # (!\my_processor|data_writeReg[5]~252_combout ))) # 
// (!\my_processor|dataB[5]~26_combout  & (\my_processor|dataA[5]~79_combout  & !\my_processor|data_writeReg[5]~252_combout )))) # (!\my_processor|data_writeReg[2]~60_combout  & (((\my_processor|data_writeReg[5]~252_combout ))))

	.dataa(\my_processor|dataB[5]~26_combout ),
	.datab(\my_processor|data_writeReg[2]~60_combout ),
	.datac(\my_processor|dataA[5]~79_combout ),
	.datad(\my_processor|data_writeReg[5]~252_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~253 .lut_mask = 16'hB3C8;
defparam \my_processor|data_writeReg[5]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneive_lcell_comb \my_processor|data_writeReg[2]~69 (
// Equation(s):
// \my_processor|data_writeReg[2]~69_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [2] & (!\my_imem|altsyncram_component|auto_generated|q_a [3] & !\my_imem|altsyncram_component|auto_generated|q_a [4]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~69 .lut_mask = 16'h0003;
defparam \my_processor|data_writeReg[2]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N26
cycloneive_lcell_comb \my_processor|data_writeReg[2]~70 (
// Equation(s):
// \my_processor|data_writeReg[2]~70_combout  = ((\my_processor|data_writeReg[2]~69_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [28] & \my_processor|checker|isAddi~0_combout ))) # (!\my_processor|data_writeReg[2]~20_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|data_writeReg[2]~20_combout ),
	.datac(\my_processor|checker|isAddi~0_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~70 .lut_mask = 16'hFF73;
defparam \my_processor|data_writeReg[2]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N8
cycloneive_lcell_comb \my_processor|data_writeReg[29]~305 (
// Equation(s):
// \my_processor|data_writeReg[29]~305_combout  = (!\my_processor|data_writeReg[2]~70_combout  & (!\my_processor|ctrl_writeReg[0]~0_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [30]) # (!\my_processor|checker|isLw~0_combout ))))

	.dataa(\my_processor|checker|isLw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|data_writeReg[2]~70_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~305 .lut_mask = 16'h0007;
defparam \my_processor|data_writeReg[29]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N26
cycloneive_lcell_comb \my_processor|ALUOper|Add0~10 (
// Equation(s):
// \my_processor|ALUOper|Add0~10_combout  = (\my_processor|dataA[5]~79_combout  & ((\my_processor|dataB[5]~26_combout  & (\my_processor|ALUOper|Add0~9  & VCC)) # (!\my_processor|dataB[5]~26_combout  & (!\my_processor|ALUOper|Add0~9 )))) # 
// (!\my_processor|dataA[5]~79_combout  & ((\my_processor|dataB[5]~26_combout  & (!\my_processor|ALUOper|Add0~9 )) # (!\my_processor|dataB[5]~26_combout  & ((\my_processor|ALUOper|Add0~9 ) # (GND)))))
// \my_processor|ALUOper|Add0~11  = CARRY((\my_processor|dataA[5]~79_combout  & (!\my_processor|dataB[5]~26_combout  & !\my_processor|ALUOper|Add0~9 )) # (!\my_processor|dataA[5]~79_combout  & ((!\my_processor|ALUOper|Add0~9 ) # 
// (!\my_processor|dataB[5]~26_combout ))))

	.dataa(\my_processor|dataA[5]~79_combout ),
	.datab(\my_processor|dataB[5]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~9 ),
	.combout(\my_processor|ALUOper|Add0~10_combout ),
	.cout(\my_processor|ALUOper|Add0~11 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~10 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~32 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~32_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[0]~89_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & (\my_processor|dataA[2]~85_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[2]~85_combout ),
	.datad(\my_processor|dataA[0]~89_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~32 .lut_mask = 16'h3210;
defparam \my_processor|ALUOper|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~33 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~33_combout  = (\my_processor|ALUOper|ShiftLeft0~32_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|dataA[1]~87_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[1]~87_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~33 .lut_mask = 16'hFF40;
defparam \my_processor|ALUOper|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~18 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[4]~81_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[6]~78_combout ))

	.dataa(gnd),
	.datab(\my_processor|dataA[6]~78_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[4]~81_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~18 .lut_mask = 16'hFC0C;
defparam \my_processor|ALUOper|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~35 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~34_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~18_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~34_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~35 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~101 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~101_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~33_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~35_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftLeft0~33_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~101 .lut_mask = 16'h3120;
defparam \my_processor|ALUOper|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N26
cycloneive_lcell_comb \my_processor|dataB[6]~25 (
// Equation(s):
// \my_processor|dataB[6]~25_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [6])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[6]~560_combout )) # 
// (!\my_regfile|data_readRegB[31]~28_combout )))

	.dataa(\my_regfile|data_readRegB[31]~28_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[6]~560_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|dataB[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[6]~25 .lut_mask = 16'hFD31;
defparam \my_processor|dataB[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N28
cycloneive_lcell_comb \my_processor|ALUOper|Add1~12 (
// Equation(s):
// \my_processor|ALUOper|Add1~12_combout  = ((\my_processor|dataA[6]~78_combout  $ (\my_processor|dataB[6]~25_combout  $ (\my_processor|ALUOper|Add1~11 )))) # (GND)
// \my_processor|ALUOper|Add1~13  = CARRY((\my_processor|dataA[6]~78_combout  & ((!\my_processor|ALUOper|Add1~11 ) # (!\my_processor|dataB[6]~25_combout ))) # (!\my_processor|dataA[6]~78_combout  & (!\my_processor|dataB[6]~25_combout  & 
// !\my_processor|ALUOper|Add1~11 )))

	.dataa(\my_processor|dataA[6]~78_combout ),
	.datab(\my_processor|dataB[6]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~11 ),
	.combout(\my_processor|ALUOper|Add1~12_combout ),
	.cout(\my_processor|ALUOper|Add1~13 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~12 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N22
cycloneive_lcell_comb \my_processor|data_writeReg[6]~245 (
// Equation(s):
// \my_processor|data_writeReg[6]~245_combout  = (\my_processor|data_writeReg[4]~66_combout  & (\my_processor|data_writeReg[4]~236_combout  & (\my_processor|ALUOper|ShiftLeft0~101_combout ))) # (!\my_processor|data_writeReg[4]~66_combout  & 
// (((\my_processor|ALUOper|Add1~12_combout )) # (!\my_processor|data_writeReg[4]~236_combout )))

	.dataa(\my_processor|data_writeReg[4]~66_combout ),
	.datab(\my_processor|data_writeReg[4]~236_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~101_combout ),
	.datad(\my_processor|ALUOper|Add1~12_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~245 .lut_mask = 16'hD591;
defparam \my_processor|data_writeReg[6]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N12
cycloneive_lcell_comb \my_processor|data_writeReg[6]~246 (
// Equation(s):
// \my_processor|data_writeReg[6]~246_combout  = (\my_processor|data_writeReg[2]~60_combout  & ((\my_processor|dataA[6]~78_combout  & ((\my_processor|dataB[6]~25_combout ) # (!\my_processor|data_writeReg[6]~245_combout ))) # 
// (!\my_processor|dataA[6]~78_combout  & (!\my_processor|data_writeReg[6]~245_combout  & \my_processor|dataB[6]~25_combout )))) # (!\my_processor|data_writeReg[2]~60_combout  & (((\my_processor|data_writeReg[6]~245_combout ))))

	.dataa(\my_processor|data_writeReg[2]~60_combout ),
	.datab(\my_processor|dataA[6]~78_combout ),
	.datac(\my_processor|data_writeReg[6]~245_combout ),
	.datad(\my_processor|dataB[6]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~246 .lut_mask = 16'hDA58;
defparam \my_processor|data_writeReg[6]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N10
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[30]~26 (
// Equation(s):
// \my_regfile|bcb|bitcheck[30]~26_combout  = ((\my_processor|ctrl_readRegB[0]~0_combout ) # (!\my_regfile|bcb|bitcheck[31]~23_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcb|bitcheck[31]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[30]~26 .lut_mask = 16'hDDFF;
defparam \my_regfile|bcb|bitcheck[30]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y42_N1
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y39_N31
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y39_N21
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~530 (
// Equation(s):
// \my_regfile|data_readRegA[7]~530_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [7] & (((\my_regfile|regWriteCheck_loop[28].dffei|q [7]) # (\my_regfile|bca|bitcheck[28]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [7]) # (\my_regfile|bca|bitcheck[28]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[28]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~530 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[7]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N15
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~531 (
// Equation(s):
// \my_regfile|data_readRegA[7]~531_combout  = (\my_regfile|bca|bitcheck[29]~40_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [7] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [7])))) # 
// (!\my_regfile|bca|bitcheck[29]~40_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [7]))))

	.dataa(\my_regfile|bca|bitcheck[29]~40_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~531 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[7]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~532 (
// Equation(s):
// \my_regfile|data_readRegA[7]~532_combout  = (\my_regfile|data_readRegA[7]~530_combout  & (\my_regfile|data_readRegA[7]~531_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [7]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datac(\my_regfile|data_readRegA[7]~530_combout ),
	.datad(\my_regfile|data_readRegA[7]~531_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~532 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[7]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N7
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N9
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~526 (
// Equation(s):
// \my_regfile|data_readRegA[7]~526_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [7]) # (\my_regfile|bca|bitcheck[22]~29_combout )))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [7]) # (\my_regfile|bca|bitcheck[22]~29_combout ))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[22]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~526 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[7]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N7
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N3
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~525 (
// Equation(s):
// \my_regfile|data_readRegA[7]~525_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [7] & (((\my_regfile|regWriteCheck_loop[18].dffei|q [7]) # (\my_regfile|bca|bitcheck[18]~23_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [7]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~525 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[7]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N21
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N11
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~528 (
// Equation(s):
// \my_regfile|data_readRegA[7]~528_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [7]) # ((!\my_regfile|bca|bitcheck[25]~35_combout )))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [7]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~528 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[7]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N21
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N19
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~527 (
// Equation(s):
// \my_regfile|data_readRegA[7]~527_combout  = (\my_regfile|bca|bitcheck[24]~31_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [7])) # (!\my_regfile|bca|bitcheck[23]~32_combout ))) # (!\my_regfile|bca|bitcheck[24]~31_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [7]) # (!\my_regfile|bca|bitcheck[23]~32_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datab(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~527 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[7]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~529 (
// Equation(s):
// \my_regfile|data_readRegA[7]~529_combout  = (\my_regfile|data_readRegA[7]~526_combout  & (\my_regfile|data_readRegA[7]~525_combout  & (\my_regfile|data_readRegA[7]~528_combout  & \my_regfile|data_readRegA[7]~527_combout )))

	.dataa(\my_regfile|data_readRegA[7]~526_combout ),
	.datab(\my_regfile|data_readRegA[7]~525_combout ),
	.datac(\my_regfile|data_readRegA[7]~528_combout ),
	.datad(\my_regfile|data_readRegA[7]~527_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~529 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N31
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N8
cycloneive_lcell_comb \my_regfile|bca|bitcheck[5]~3 (
// Equation(s):
// \my_regfile|bca|bitcheck[5]~3_combout  = (!\my_processor|ctrl_readRegA[4]~2_combout  & (!\my_processor|ctrl_readRegA[3]~8_combout  & \my_regfile|bca|bitcheck[5]~1_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_regfile|bca|bitcheck[5]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[5]~3 .lut_mask = 16'h0500;
defparam \my_regfile|bca|bitcheck[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N1
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~514 (
// Equation(s):
// \my_regfile|data_readRegA[7]~514_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [7] & (((\my_regfile|regWriteCheck_loop[5].dffei|q [7])) # (!\my_regfile|bca|bitcheck[5]~3_combout ))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [7]) # (!\my_regfile|bca|bitcheck[5]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~514 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[7]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[7]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[7]~feeder_combout  = \my_processor|data_writeReg[7]~244_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~244_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[7]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N19
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[17].dffei|q[7]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[17].dffei|q[7]~feeder_combout  = \my_processor|data_writeReg[7]~244_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[7]~244_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[17].dffei|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[7]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y41_N13
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[17].dffei|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~513 (
// Equation(s):
// \my_regfile|data_readRegA[7]~513_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [7]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [7]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [7]),
	.datad(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~513 .lut_mask = 16'hF3BB;
defparam \my_regfile|data_readRegA[7]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[7]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[7]~feeder_combout  = \my_processor|data_writeReg[7]~244_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~244_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[7]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y47_N9
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y42_N17
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~520 (
// Equation(s):
// \my_regfile|data_readRegA[7]~520_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [7]) # ((\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [7]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [7]),
	.datac(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~520 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[7]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y46_N27
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y46_N29
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~521 (
// Equation(s):
// \my_regfile|data_readRegA[7]~521_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [7] & (((\my_regfile|regWriteCheck_loop[8].dffei|q [7]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [7]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~521 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[7]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[2].dffei|q[7]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[2].dffei|q[7]~feeder_combout  = \my_processor|data_writeReg[7]~244_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[7]~244_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[2].dffei|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[7]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N15
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[2].dffei|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[3].dffei|q[7]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[3].dffei|q[7]~feeder_combout  = \my_processor|data_writeReg[7]~244_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[7]~244_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[3].dffei|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[7]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y41_N3
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[3].dffei|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~522 (
// Equation(s):
// \my_regfile|data_readRegA[7]~522_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [7]))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [7])))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~522 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegA[7]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~523 (
// Equation(s):
// \my_regfile|data_readRegA[7]~523_combout  = (\my_regfile|data_readRegA[7]~520_combout  & (\my_regfile|data_readRegA[7]~521_combout  & ((\my_regfile|data_readRegA[7]~522_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[7]~520_combout ),
	.datab(\my_regfile|data_readRegA[7]~521_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datad(\my_regfile|data_readRegA[7]~522_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~523 .lut_mask = 16'h8808;
defparam \my_regfile|data_readRegA[7]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N11
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y46_N21
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~517 (
// Equation(s):
// \my_regfile|data_readRegA[7]~517_combout  = (\my_regfile|bca|bitcheck[14]~11_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [7])) # (!\my_regfile|bca|bitcheck[13]~13_combout ))) # (!\my_regfile|bca|bitcheck[14]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [7]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|bca|bitcheck[14]~11_combout ),
	.datab(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~517 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[7]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y47_N5
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y46_N11
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~516 (
// Equation(s):
// \my_regfile|data_readRegA[7]~516_combout  = (\my_regfile|bca|bitcheck[12]~9_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [7])) # (!\my_regfile|bca|bitcheck[11]~10_combout ))) # (!\my_regfile|bca|bitcheck[12]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [7]) # (!\my_regfile|bca|bitcheck[11]~10_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datab(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~516 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[7]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[7]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[7]~feeder_combout  = \my_processor|data_writeReg[7]~244_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[7]~244_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[7]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N13
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[7]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[7]~feeder_combout  = \my_processor|data_writeReg[7]~244_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[7]~244_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[7]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N15
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~515 (
// Equation(s):
// \my_regfile|data_readRegA[7]~515_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [7] & ((\my_regfile|bca|bitcheck[10]~5_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & ((\my_regfile|bca|bitcheck[10]~5_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[10]~5_combout ),
	.datac(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~515 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[7]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N3
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y46_N1
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~518 (
// Equation(s):
// \my_regfile|data_readRegA[7]~518_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [7]) # ((!\my_regfile|bca|bitcheck[15]~16_combout )))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [7]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~518 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[7]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~519 (
// Equation(s):
// \my_regfile|data_readRegA[7]~519_combout  = (\my_regfile|data_readRegA[7]~517_combout  & (\my_regfile|data_readRegA[7]~516_combout  & (\my_regfile|data_readRegA[7]~515_combout  & \my_regfile|data_readRegA[7]~518_combout )))

	.dataa(\my_regfile|data_readRegA[7]~517_combout ),
	.datab(\my_regfile|data_readRegA[7]~516_combout ),
	.datac(\my_regfile|data_readRegA[7]~515_combout ),
	.datad(\my_regfile|data_readRegA[7]~518_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~519 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~524 (
// Equation(s):
// \my_regfile|data_readRegA[7]~524_combout  = (\my_regfile|data_readRegA[7]~514_combout  & (\my_regfile|data_readRegA[7]~513_combout  & (\my_regfile|data_readRegA[7]~523_combout  & \my_regfile|data_readRegA[7]~519_combout )))

	.dataa(\my_regfile|data_readRegA[7]~514_combout ),
	.datab(\my_regfile|data_readRegA[7]~513_combout ),
	.datac(\my_regfile|data_readRegA[7]~523_combout ),
	.datad(\my_regfile|data_readRegA[7]~519_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~524 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~533 (
// Equation(s):
// \my_regfile|data_readRegA[7]~533_combout  = (\my_regfile|data_readRegA[7]~532_combout  & (\my_regfile|data_readRegA[7]~529_combout  & \my_regfile|data_readRegA[7]~524_combout ))

	.dataa(\my_regfile|data_readRegA[7]~532_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[7]~529_combout ),
	.datad(\my_regfile|data_readRegA[7]~524_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~533 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[7]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N26
cycloneive_lcell_comb \my_processor|dataA[7]~114 (
// Equation(s):
// \my_processor|dataA[7]~114_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[7]~533_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[7]~533_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[7]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[7]~114 .lut_mask = 16'h3301;
defparam \my_processor|dataA[7]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N8
cycloneive_lcell_comb \my_processor|dataA[7]~76 (
// Equation(s):
// \my_processor|dataA[7]~76_combout  = (\my_processor|dataA[7]~114_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[7]~539_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_processor|dataA[7]~114_combout ),
	.datad(\my_regfile|data_readRegB[7]~539_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[7]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[7]~76 .lut_mask = 16'hFAF2;
defparam \my_processor|dataA[7]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N30
cycloneive_lcell_comb \my_processor|ALUOper|Add1~14 (
// Equation(s):
// \my_processor|ALUOper|Add1~14_combout  = (\my_processor|dataB[7]~24_combout  & ((\my_processor|dataA[7]~76_combout  & (!\my_processor|ALUOper|Add1~13 )) # (!\my_processor|dataA[7]~76_combout  & ((\my_processor|ALUOper|Add1~13 ) # (GND))))) # 
// (!\my_processor|dataB[7]~24_combout  & ((\my_processor|dataA[7]~76_combout  & (\my_processor|ALUOper|Add1~13  & VCC)) # (!\my_processor|dataA[7]~76_combout  & (!\my_processor|ALUOper|Add1~13 ))))
// \my_processor|ALUOper|Add1~15  = CARRY((\my_processor|dataB[7]~24_combout  & ((!\my_processor|ALUOper|Add1~13 ) # (!\my_processor|dataA[7]~76_combout ))) # (!\my_processor|dataB[7]~24_combout  & (!\my_processor|dataA[7]~76_combout  & 
// !\my_processor|ALUOper|Add1~13 )))

	.dataa(\my_processor|dataB[7]~24_combout ),
	.datab(\my_processor|dataA[7]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~13 ),
	.combout(\my_processor|ALUOper|Add1~14_combout ),
	.cout(\my_processor|ALUOper|Add1~15 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~14 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~19 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[5]~79_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[7]~76_combout )))

	.dataa(\my_processor|dataA[5]~79_combout ),
	.datab(\my_processor|dataA[7]~76_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~19 .lut_mask = 16'hACAC;
defparam \my_processor|ALUOper|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~20 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~18_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~19_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~18_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~20 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~22 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~22_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[2]~85_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & (\my_processor|dataA[3]~83_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[3]~83_combout ),
	.datad(\my_processor|dataA[2]~85_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~22 .lut_mask = 16'h3210;
defparam \my_processor|ALUOper|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~21 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[0]~89_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & ((\my_processor|dataA[1]~87_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[0]~89_combout ),
	.datad(\my_processor|dataA[1]~87_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~21 .lut_mask = 16'hC480;
defparam \my_processor|ALUOper|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~89 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~89_combout  = (\my_processor|ALUOper|ShiftLeft0~22_combout ) # (\my_processor|ALUOper|ShiftLeft0~21_combout )

	.dataa(\my_processor|ALUOper|ShiftLeft0~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~89 .lut_mask = 16'hFFAA;
defparam \my_processor|ALUOper|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~100 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~100_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~89_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~20_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftLeft0~20_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~89_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~100 .lut_mask = 16'h3210;
defparam \my_processor|ALUOper|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N18
cycloneive_lcell_comb \my_processor|data_writeReg[7]~237 (
// Equation(s):
// \my_processor|data_writeReg[7]~237_combout  = (\my_processor|data_writeReg[4]~66_combout  & (\my_processor|data_writeReg[4]~236_combout  & ((\my_processor|ALUOper|ShiftLeft0~100_combout )))) # (!\my_processor|data_writeReg[4]~66_combout  & 
// (((\my_processor|ALUOper|Add1~14_combout )) # (!\my_processor|data_writeReg[4]~236_combout )))

	.dataa(\my_processor|data_writeReg[4]~66_combout ),
	.datab(\my_processor|data_writeReg[4]~236_combout ),
	.datac(\my_processor|ALUOper|Add1~14_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~100_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~237 .lut_mask = 16'hD951;
defparam \my_processor|data_writeReg[7]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N20
cycloneive_lcell_comb \my_processor|data_writeReg[7]~238 (
// Equation(s):
// \my_processor|data_writeReg[7]~238_combout  = (\my_processor|data_writeReg[2]~60_combout  & ((\my_processor|dataA[7]~76_combout  & ((\my_processor|dataB[7]~24_combout ) # (!\my_processor|data_writeReg[7]~237_combout ))) # 
// (!\my_processor|dataA[7]~76_combout  & (\my_processor|dataB[7]~24_combout  & !\my_processor|data_writeReg[7]~237_combout )))) # (!\my_processor|data_writeReg[2]~60_combout  & (((\my_processor|data_writeReg[7]~237_combout ))))

	.dataa(\my_processor|data_writeReg[2]~60_combout ),
	.datab(\my_processor|dataA[7]~76_combout ),
	.datac(\my_processor|dataB[7]~24_combout ),
	.datad(\my_processor|data_writeReg[7]~237_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~238 .lut_mask = 16'hD5A8;
defparam \my_processor|data_writeReg[7]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N28
cycloneive_lcell_comb \my_processor|ALUOper|Add0~12 (
// Equation(s):
// \my_processor|ALUOper|Add0~12_combout  = ((\my_processor|dataB[6]~25_combout  $ (\my_processor|dataA[6]~78_combout  $ (!\my_processor|ALUOper|Add0~11 )))) # (GND)
// \my_processor|ALUOper|Add0~13  = CARRY((\my_processor|dataB[6]~25_combout  & ((\my_processor|dataA[6]~78_combout ) # (!\my_processor|ALUOper|Add0~11 ))) # (!\my_processor|dataB[6]~25_combout  & (\my_processor|dataA[6]~78_combout  & 
// !\my_processor|ALUOper|Add0~11 )))

	.dataa(\my_processor|dataB[6]~25_combout ),
	.datab(\my_processor|dataA[6]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~11 ),
	.combout(\my_processor|ALUOper|Add0~12_combout ),
	.cout(\my_processor|ALUOper|Add0~13 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N30
cycloneive_lcell_comb \my_processor|ALUOper|Add0~14 (
// Equation(s):
// \my_processor|ALUOper|Add0~14_combout  = (\my_processor|dataB[7]~24_combout  & ((\my_processor|dataA[7]~76_combout  & (\my_processor|ALUOper|Add0~13  & VCC)) # (!\my_processor|dataA[7]~76_combout  & (!\my_processor|ALUOper|Add0~13 )))) # 
// (!\my_processor|dataB[7]~24_combout  & ((\my_processor|dataA[7]~76_combout  & (!\my_processor|ALUOper|Add0~13 )) # (!\my_processor|dataA[7]~76_combout  & ((\my_processor|ALUOper|Add0~13 ) # (GND)))))
// \my_processor|ALUOper|Add0~15  = CARRY((\my_processor|dataB[7]~24_combout  & (!\my_processor|dataA[7]~76_combout  & !\my_processor|ALUOper|Add0~13 )) # (!\my_processor|dataB[7]~24_combout  & ((!\my_processor|ALUOper|Add0~13 ) # 
// (!\my_processor|dataA[7]~76_combout ))))

	.dataa(\my_processor|dataB[7]~24_combout ),
	.datab(\my_processor|dataA[7]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~13 ),
	.combout(\my_processor|ALUOper|Add0~14_combout ),
	.cout(\my_processor|ALUOper|Add0~15 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~14 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y41_N19
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y39_N17
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~551 (
// Equation(s):
// \my_regfile|data_readRegA[6]~551_combout  = (\my_regfile|bca|bitcheck[27]~38_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [6] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [6])))) # 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [6]))))

	.dataa(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [6]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~551 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[6]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y41_N1
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[29].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[29].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~251_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~251_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[29].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[6]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N19
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[29].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y39_N11
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~552 (
// Equation(s):
// \my_regfile|data_readRegA[6]~552_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [6]) # ((!\my_regfile|bca|bitcheck[29]~40_combout )))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [6]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[29]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~552 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[6]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~553 (
// Equation(s):
// \my_regfile|data_readRegA[6]~553_combout  = (\my_regfile|data_readRegA[6]~551_combout  & (\my_regfile|data_readRegA[6]~552_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [6]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datab(\my_regfile|data_readRegA[6]~551_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [6]),
	.datad(\my_regfile|data_readRegA[6]~552_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~553 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[6]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~251_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~251_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[6]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N31
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y40_N15
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~548 (
// Equation(s):
// \my_regfile|data_readRegA[6]~548_combout  = (\my_regfile|bca|bitcheck[24]~31_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [6])) # (!\my_regfile|bca|bitcheck[23]~32_combout ))) # (!\my_regfile|bca|bitcheck[24]~31_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [6]) # (!\my_regfile|bca|bitcheck[23]~32_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datab(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [6]),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~548 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[6]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N1
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N1
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~546 (
// Equation(s):
// \my_regfile|data_readRegA[6]~546_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [6] & ((\my_regfile|bca|bitcheck[18]~23_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [6] & 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|bca|bitcheck[18]~23_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[19]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~546 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[6]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y40_N15
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N29
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~547 (
// Equation(s):
// \my_regfile|data_readRegA[6]~547_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [6]) # ((\my_regfile|bca|bitcheck[20]~28_combout )))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [6]) # (\my_regfile|bca|bitcheck[20]~28_combout ))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [6]),
	.datac(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~547 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[6]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N3
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N1
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~549 (
// Equation(s):
// \my_regfile|data_readRegA[6]~549_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [6] & (((\my_regfile|regWriteCheck_loop[26].dffei|q [6]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [6] & 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [6]) # (\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~549 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[6]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~550 (
// Equation(s):
// \my_regfile|data_readRegA[6]~550_combout  = (\my_regfile|data_readRegA[6]~548_combout  & (\my_regfile|data_readRegA[6]~546_combout  & (\my_regfile|data_readRegA[6]~547_combout  & \my_regfile|data_readRegA[6]~549_combout )))

	.dataa(\my_regfile|data_readRegA[6]~548_combout ),
	.datab(\my_regfile|data_readRegA[6]~546_combout ),
	.datac(\my_regfile|data_readRegA[6]~547_combout ),
	.datad(\my_regfile|data_readRegA[6]~549_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~550 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N17
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[2].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[2].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~251_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~251_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[2].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[6]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N11
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[2].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~543 (
// Equation(s):
// \my_regfile|data_readRegA[6]~543_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [6])) # (!\my_processor|ctrl_readRegA[1]~10_combout ))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [6]))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [6]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~543 .lut_mask = 16'hE6A2;
defparam \my_regfile|data_readRegA[6]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N5
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y45_N11
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~541 (
// Equation(s):
// \my_regfile|data_readRegA[6]~541_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [6] & ((\my_regfile|bca|bitcheck[4]~19_combout ) # ((\my_regfile|regWriteCheck_loop[4].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [6] & 
// (\my_regfile|bca|bitcheck[6]~20_combout  & ((\my_regfile|bca|bitcheck[4]~19_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~541 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[6]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N3
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[6]~251_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y45_N27
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~542 (
// Equation(s):
// \my_regfile|data_readRegA[6]~542_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [6]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [6]) # ((\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [6]),
	.datac(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~542 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[6]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~544 (
// Equation(s):
// \my_regfile|data_readRegA[6]~544_combout  = (\my_regfile|data_readRegA[6]~541_combout  & (\my_regfile|data_readRegA[6]~542_combout  & ((\my_regfile|data_readRegA[6]~543_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[6]~543_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[6]~541_combout ),
	.datad(\my_regfile|data_readRegA[6]~542_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~544 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[6]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N7
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N25
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~535 (
// Equation(s):
// \my_regfile|data_readRegA[6]~535_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [6] & (((\my_regfile|regWriteCheck_loop[5].dffei|q [6])) # (!\my_regfile|bca|bitcheck[5]~3_combout ))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [6] & 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [6]) # (!\my_regfile|bca|bitcheck[5]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~535 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[6]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N25
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y46_N31
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~534 (
// Equation(s):
// \my_regfile|data_readRegA[6]~534_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [6])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [6])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~534 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegA[6]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y46_N13
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~537 (
// Equation(s):
// \my_regfile|data_readRegA[6]~537_combout  = (\my_regfile|bca|bitcheck[11]~10_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [6] & ((\my_regfile|bca|bitcheck[12]~9_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [6])))) # 
// (!\my_regfile|bca|bitcheck[11]~10_combout  & ((\my_regfile|bca|bitcheck[12]~9_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [6]))))

	.dataa(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datab(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [6]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~537 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[6]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N1
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y46_N23
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~536 (
// Equation(s):
// \my_regfile|data_readRegA[6]~536_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [6] & ((\my_regfile|bca|bitcheck[10]~5_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [6] & 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & ((\my_regfile|bca|bitcheck[10]~5_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[10]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[9]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~536 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[6]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N19
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y46_N21
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~538 (
// Equation(s):
// \my_regfile|data_readRegA[6]~538_combout  = (\my_regfile|bca|bitcheck[14]~11_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [6]) # (!\my_regfile|bca|bitcheck[13]~13_combout )))) # (!\my_regfile|bca|bitcheck[14]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [6]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|bca|bitcheck[14]~11_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[13]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~538 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[6]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N25
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y45_N1
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~539 (
// Equation(s):
// \my_regfile|data_readRegA[6]~539_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [6])) # (!\my_regfile|bca|bitcheck[15]~16_combout ))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [6]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [6]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~539 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[6]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~540 (
// Equation(s):
// \my_regfile|data_readRegA[6]~540_combout  = (\my_regfile|data_readRegA[6]~537_combout  & (\my_regfile|data_readRegA[6]~536_combout  & (\my_regfile|data_readRegA[6]~538_combout  & \my_regfile|data_readRegA[6]~539_combout )))

	.dataa(\my_regfile|data_readRegA[6]~537_combout ),
	.datab(\my_regfile|data_readRegA[6]~536_combout ),
	.datac(\my_regfile|data_readRegA[6]~538_combout ),
	.datad(\my_regfile|data_readRegA[6]~539_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~540 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~545 (
// Equation(s):
// \my_regfile|data_readRegA[6]~545_combout  = (\my_regfile|data_readRegA[6]~544_combout  & (\my_regfile|data_readRegA[6]~535_combout  & (\my_regfile|data_readRegA[6]~534_combout  & \my_regfile|data_readRegA[6]~540_combout )))

	.dataa(\my_regfile|data_readRegA[6]~544_combout ),
	.datab(\my_regfile|data_readRegA[6]~535_combout ),
	.datac(\my_regfile|data_readRegA[6]~534_combout ),
	.datad(\my_regfile|data_readRegA[6]~540_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~545 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N2
cycloneive_lcell_comb \my_processor|data[6]~38 (
// Equation(s):
// \my_processor|data[6]~38_combout  = ((\my_regfile|data_readRegA[6]~553_combout  & (\my_regfile|data_readRegA[6]~550_combout  & \my_regfile|data_readRegA[6]~545_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[6]~553_combout ),
	.datab(\my_regfile|data_readRegA[6]~550_combout ),
	.datac(\my_regfile|data_readRegA[6]~545_combout ),
	.datad(\my_regfile|data_readRegA[31]~719_combout ),
	.cin(gnd),
	.combout(\my_processor|data[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[6]~38 .lut_mask = 16'h80FF;
defparam \my_processor|data[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N15
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N5
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~505 (
// Equation(s):
// \my_regfile|data_readRegA[8]~505_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [8]) # ((\my_regfile|bca|bitcheck[20]~28_combout )))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [8]) # (\my_regfile|bca|bitcheck[20]~28_combout ))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~505 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[8]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N17
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N23
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~507 (
// Equation(s):
// \my_regfile|data_readRegA[8]~507_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [8] & (((\my_regfile|regWriteCheck_loop[26].dffei|q [8]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [8] & 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [8]) # (\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~507 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[8]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N15
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N17
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~506 (
// Equation(s):
// \my_regfile|data_readRegA[8]~506_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [8] & ((\my_regfile|bca|bitcheck[24]~31_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [8] & 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|bca|bitcheck[24]~31_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[23]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~506 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[8]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N7
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[8]~235_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~504 (
// Equation(s):
// \my_regfile|data_readRegA[8]~504_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [8]) # ((!\my_regfile|bca|bitcheck[19]~24_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [8] & 
// (\my_regfile|bca|bitcheck[18]~23_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [8]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [8]),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [8]),
	.datac(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datad(\my_regfile|bca|bitcheck[19]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~504 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[8]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~508 (
// Equation(s):
// \my_regfile|data_readRegA[8]~508_combout  = (\my_regfile|data_readRegA[8]~505_combout  & (\my_regfile|data_readRegA[8]~507_combout  & (\my_regfile|data_readRegA[8]~506_combout  & \my_regfile|data_readRegA[8]~504_combout )))

	.dataa(\my_regfile|data_readRegA[8]~505_combout ),
	.datab(\my_regfile|data_readRegA[8]~507_combout ),
	.datac(\my_regfile|data_readRegA[8]~506_combout ),
	.datad(\my_regfile|data_readRegA[8]~504_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~508 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N5
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N19
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~510 (
// Equation(s):
// \my_regfile|data_readRegA[8]~510_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [8]) # ((!\my_regfile|bca|bitcheck[29]~40_combout )))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [8]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[29]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~510 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[8]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N11
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N25
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N19
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~509 (
// Equation(s):
// \my_regfile|data_readRegA[8]~509_combout  = (\my_regfile|bca|bitcheck[27]~38_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [8] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [8])))) # 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [8]))))

	.dataa(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~509 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[8]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~511 (
// Equation(s):
// \my_regfile|data_readRegA[8]~511_combout  = (\my_regfile|data_readRegA[8]~510_combout  & (\my_regfile|data_readRegA[8]~509_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [8]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|data_readRegA[8]~510_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [8]),
	.datad(\my_regfile|data_readRegA[8]~509_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~511 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[8]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[8]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[8]~feeder_combout  = \my_processor|data_writeReg[8]~235_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~235_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[8]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y49_N25
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[8]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[8]~feeder_combout  = \my_processor|data_writeReg[8]~235_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~235_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[8]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y49_N11
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~493 (
// Equation(s):
// \my_regfile|data_readRegA[8]~493_combout  = (\my_regfile|bca|bitcheck[5]~3_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [8]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~3_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [8]) # ((!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~493 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[8]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[17].dffei|q[8]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[17].dffei|q[8]~feeder_combout  = \my_processor|data_writeReg[8]~235_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~235_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[17].dffei|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[8]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N21
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[17].dffei|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N31
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~492 (
// Equation(s):
// \my_regfile|data_readRegA[8]~492_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [8])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [8])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~492 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegA[8]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[8]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[8]~feeder_combout  = \my_processor|data_writeReg[8]~235_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[8]~235_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[8]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y45_N7
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y45_N7
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~494 (
// Equation(s):
// \my_regfile|data_readRegA[8]~494_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [8] & (((\my_regfile|regWriteCheck_loop[10].dffei|q [8]) # (\my_regfile|bca|bitcheck[10]~5_combout )))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [8] & 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [8]) # (\my_regfile|bca|bitcheck[10]~5_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[10]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~494 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[8]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N15
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y45_N17
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~495 (
// Equation(s):
// \my_regfile|data_readRegA[8]~495_combout  = (\my_regfile|bca|bitcheck[11]~10_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [8]) # (\my_regfile|bca|bitcheck[12]~9_combout )))) # 
// (!\my_regfile|bca|bitcheck[11]~10_combout  & (((\my_regfile|regWriteCheck_loop[12].dffei|q [8]) # (\my_regfile|bca|bitcheck[12]~9_combout ))))

	.dataa(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[12]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~495 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[8]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y44_N13
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y44_N11
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~496 (
// Equation(s):
// \my_regfile|data_readRegA[8]~496_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [8]) # (\my_regfile|bca|bitcheck[14]~11_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & (((\my_regfile|regWriteCheck_loop[14].dffei|q [8]) # (\my_regfile|bca|bitcheck[14]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~496 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[8]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N11
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y46_N9
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~497 (
// Equation(s):
// \my_regfile|data_readRegA[8]~497_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [8] & ((\my_regfile|bca|bitcheck[16]~15_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [8] & 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|bca|bitcheck[16]~15_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~497 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[8]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~498 (
// Equation(s):
// \my_regfile|data_readRegA[8]~498_combout  = (\my_regfile|data_readRegA[8]~494_combout  & (\my_regfile|data_readRegA[8]~495_combout  & (\my_regfile|data_readRegA[8]~496_combout  & \my_regfile|data_readRegA[8]~497_combout )))

	.dataa(\my_regfile|data_readRegA[8]~494_combout ),
	.datab(\my_regfile|data_readRegA[8]~495_combout ),
	.datac(\my_regfile|data_readRegA[8]~496_combout ),
	.datad(\my_regfile|data_readRegA[8]~497_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~498 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N11
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N5
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~500 (
// Equation(s):
// \my_regfile|data_readRegA[8]~500_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [8] & (((\my_regfile|regWriteCheck_loop[8].dffei|q [8]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [8] & 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [8]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~500 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[8]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N5
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y44_N3
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~499 (
// Equation(s):
// \my_regfile|data_readRegA[8]~499_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [8] & ((\my_regfile|bca|bitcheck[6]~20_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [8] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|bca|bitcheck[6]~20_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[4]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~499 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[8]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N21
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N7
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~235_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~501 (
// Equation(s):
// \my_regfile|data_readRegA[8]~501_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [8]))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [8])))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~501 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegA[8]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~502 (
// Equation(s):
// \my_regfile|data_readRegA[8]~502_combout  = (\my_regfile|data_readRegA[8]~500_combout  & (\my_regfile|data_readRegA[8]~499_combout  & ((\my_regfile|data_readRegA[8]~501_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[8]~500_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[8]~499_combout ),
	.datad(\my_regfile|data_readRegA[8]~501_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~502 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegA[8]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~503 (
// Equation(s):
// \my_regfile|data_readRegA[8]~503_combout  = (\my_regfile|data_readRegA[8]~493_combout  & (\my_regfile|data_readRegA[8]~492_combout  & (\my_regfile|data_readRegA[8]~498_combout  & \my_regfile|data_readRegA[8]~502_combout )))

	.dataa(\my_regfile|data_readRegA[8]~493_combout ),
	.datab(\my_regfile|data_readRegA[8]~492_combout ),
	.datac(\my_regfile|data_readRegA[8]~498_combout ),
	.datad(\my_regfile|data_readRegA[8]~502_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~503 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N26
cycloneive_lcell_comb \my_processor|data[8]~40 (
// Equation(s):
// \my_processor|data[8]~40_combout  = ((\my_regfile|data_readRegA[8]~508_combout  & (\my_regfile|data_readRegA[8]~511_combout  & \my_regfile|data_readRegA[8]~503_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(\my_regfile|data_readRegA[8]~508_combout ),
	.datac(\my_regfile|data_readRegA[8]~511_combout ),
	.datad(\my_regfile|data_readRegA[8]~503_combout ),
	.cin(gnd),
	.combout(\my_processor|data[8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[8]~40 .lut_mask = 16'hD555;
defparam \my_processor|data[8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N20
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[4]~34 (
// Equation(s):
// \my_regfile|bcb|bitcheck[4]~34_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_processor|ctrl_readRegB[1]~1_combout ) # (!\my_regfile|bcb|bitcheck[7]~33_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_regfile|bcb|bitcheck[7]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[4]~34 .lut_mask = 16'hFCFF;
defparam \my_regfile|bcb|bitcheck[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N20
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[6]~35 (
// Equation(s):
// \my_regfile|bcb|bitcheck[6]~35_combout  = ((\my_processor|ctrl_readRegB[0]~0_combout ) # (!\my_regfile|bcb|bitcheck[7]~33_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcb|bitcheck[7]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[6]~35 .lut_mask = 16'hDDFF;
defparam \my_regfile|bcb|bitcheck[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N6
cycloneive_lcell_comb \my_processor|data_writeReg[2]~304 (
// Equation(s):
// \my_processor|data_writeReg[2]~304_combout  = (!\my_processor|ctrl_writeReg[0]~0_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [30]) # (!\my_processor|checker|isLw~0_combout )))

	.dataa(\my_processor|checker|isLw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~304 .lut_mask = 16'h0077;
defparam \my_processor|data_writeReg[2]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N4
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[31]~28 (
// Equation(s):
// \my_regfile|bcb|bitcheck[31]~28_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout  & \my_regfile|bcb|bitcheck[31]~23_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[31]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[31]~28 .lut_mask = 16'hA000;
defparam \my_regfile|bcb|bitcheck[31]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N27
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N16
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[28]~24 (
// Equation(s):
// \my_regfile|bcb|bitcheck[28]~24_combout  = (\my_processor|ctrl_readRegB[1]~1_combout ) # ((\my_processor|ctrl_readRegB[0]~0_combout ) # (!\my_regfile|bcb|bitcheck[31]~23_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcb|bitcheck[31]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[28]~24 .lut_mask = 16'hEEFF;
defparam \my_regfile|bcb|bitcheck[28]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y41_N31
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N28
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[27]~25 (
// Equation(s):
// \my_regfile|bcb|bitcheck[27]~25_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|bcb|bitcheck[27]~18_combout  & \my_processor|ctrl_readRegB[1]~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|bcb|bitcheck[27]~18_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[27]~25 .lut_mask = 16'hC000;
defparam \my_regfile|bcb|bitcheck[27]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~473 (
// Equation(s):
// \my_regfile|data_readRegB[10]~473_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [10] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[27]~25_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [10] & 
// (\my_regfile|bcb|bitcheck[28]~24_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~473 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[10]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N24
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[5]~8 (
// Equation(s):
// \my_regfile|bcb|bitcheck[5]~8_combout  = (\my_processor|ctrl_readRegB[2]~7_combout  & (!\my_processor|ctrl_readRegB[1]~1_combout  & \my_processor|ctrl_readRegB[0]~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[2]~7_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[5]~8 .lut_mask = 16'h0C00;
defparam \my_regfile|bcb|bitcheck[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N16
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[29]~27 (
// Equation(s):
// \my_regfile|bcb|bitcheck[29]~27_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|ctrl_readRegB[4]~5_combout  & \my_regfile|bcb|bitcheck[5]~8_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcb|bitcheck[5]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[29]~27 .lut_mask = 16'h8800;
defparam \my_regfile|bcb|bitcheck[29]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y41_N17
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y39_N27
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~474 (
// Equation(s):
// \my_regfile|data_readRegB[10]~474_combout  = (\my_regfile|bcb|bitcheck[29]~27_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[30].dffei|q [10]) # (\my_regfile|bcb|bitcheck[30]~26_combout )))) # 
// (!\my_regfile|bcb|bitcheck[29]~27_combout  & (((\my_regfile|regWriteCheck_loop[30].dffei|q [10]) # (\my_regfile|bcb|bitcheck[30]~26_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~474 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[10]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~475 (
// Equation(s):
// \my_regfile|data_readRegB[10]~475_combout  = (\my_regfile|data_readRegB[10]~473_combout  & (\my_regfile|data_readRegB[10]~474_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datac(\my_regfile|data_readRegB[10]~473_combout ),
	.datad(\my_regfile|data_readRegB[10]~474_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~475 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[10]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[10]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[10]~feeder_combout  = \my_processor|data_writeReg[10]~221_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[10]~221_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[10]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N23
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N12
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[24]~19 (
// Equation(s):
// \my_regfile|bcb|bitcheck[24]~19_combout  = (\my_processor|ctrl_readRegB[1]~1_combout ) # ((\my_processor|ctrl_readRegB[0]~0_combout ) # (!\my_regfile|bcb|bitcheck[27]~18_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[27]~18_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[24]~19 .lut_mask = 16'hFFAF;
defparam \my_regfile|bcb|bitcheck[24]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N25
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N30
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[23]~20 (
// Equation(s):
// \my_regfile|bcb|bitcheck[23]~20_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_regfile|bcb|bitcheck[23]~15_combout  & \my_processor|ctrl_readRegB[0]~0_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[23]~15_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[23]~20 .lut_mask = 16'hA000;
defparam \my_regfile|bcb|bitcheck[23]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~470 (
// Equation(s):
// \my_regfile|data_readRegB[10]~470_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [10] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[23]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [10] & 
// (\my_regfile|bcb|bitcheck[24]~19_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~470 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[10]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[10]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[10]~feeder_combout  = \my_processor|data_writeReg[10]~221_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[10]~221_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[10]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N31
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N22
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[18]~13 (
// Equation(s):
// \my_regfile|bcb|bitcheck[18]~13_combout  = ((\my_processor|ctrl_readRegB[0]~0_combout ) # (!\my_regfile|bcb|bitcheck[19]~10_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[19]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[18]~13 .lut_mask = 16'hF5FF;
defparam \my_regfile|bcb|bitcheck[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N5
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N24
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[19]~14 (
// Equation(s):
// \my_regfile|bcb|bitcheck[19]~14_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout  & \my_regfile|bcb|bitcheck[19]~10_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[19]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[19]~14 .lut_mask = 16'hA000;
defparam \my_regfile|bcb|bitcheck[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~468 (
// Equation(s):
// \my_regfile|data_readRegB[10]~468_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [10] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[19]~14_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [10] & 
// (\my_regfile|bcb|bitcheck[18]~13_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[19]~14_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~468 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[10]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N12
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[26]~21 (
// Equation(s):
// \my_regfile|bcb|bitcheck[26]~21_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # ((!\my_processor|ctrl_readRegB[1]~1_combout ) # (!\my_regfile|bcb|bitcheck[27]~18_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|bcb|bitcheck[27]~18_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[26]~21 .lut_mask = 16'hCFFF;
defparam \my_regfile|bcb|bitcheck[26]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N2
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[25]~22 (
// Equation(s):
// \my_regfile|bcb|bitcheck[25]~22_combout  = (!\my_processor|ctrl_readRegB[2]~7_combout  & (\my_processor|ctrl_readRegB[4]~5_combout  & \my_regfile|bcb|bitcheck[25]~2_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~7_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datad(\my_regfile|bcb|bitcheck[25]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[25]~22 .lut_mask = 16'h5000;
defparam \my_regfile|bcb|bitcheck[25]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N9
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N7
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~471 (
// Equation(s):
// \my_regfile|data_readRegB[10]~471_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [10])) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~471 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[10]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N23
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N8
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[22]~17 (
// Equation(s):
// \my_regfile|bcb|bitcheck[22]~17_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # ((!\my_processor|ctrl_readRegB[1]~1_combout ) # (!\my_regfile|bcb|bitcheck[23]~15_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|bcb|bitcheck[23]~15_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[22]~17 .lut_mask = 16'hBFBF;
defparam \my_regfile|bcb|bitcheck[22]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N9
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N14
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[20]~16 (
// Equation(s):
// \my_regfile|bcb|bitcheck[20]~16_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_processor|ctrl_readRegB[1]~1_combout ) # (!\my_regfile|bcb|bitcheck[23]~15_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|bcb|bitcheck[23]~15_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[20]~16 .lut_mask = 16'hFBFB;
defparam \my_regfile|bcb|bitcheck[20]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~469 (
// Equation(s):
// \my_regfile|data_readRegB[10]~469_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [10] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [10]) # (\my_regfile|bcb|bitcheck[20]~16_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [10] & 
// (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [10]) # (\my_regfile|bcb|bitcheck[20]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~469 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[10]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~472 (
// Equation(s):
// \my_regfile|data_readRegB[10]~472_combout  = (\my_regfile|data_readRegB[10]~470_combout  & (\my_regfile|data_readRegB[10]~468_combout  & (\my_regfile|data_readRegB[10]~471_combout  & \my_regfile|data_readRegB[10]~469_combout )))

	.dataa(\my_regfile|data_readRegB[10]~470_combout ),
	.datab(\my_regfile|data_readRegB[10]~468_combout ),
	.datac(\my_regfile|data_readRegB[10]~471_combout ),
	.datad(\my_regfile|data_readRegB[10]~469_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~472 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N20
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[8]~36 (
// Equation(s):
// \my_regfile|bcb|bitcheck[8]~36_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_processor|ctrl_readRegB[1]~1_combout ) # (!\my_regfile|bcb|bitcheck[11]~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|bcb|bitcheck[11]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[8]~36 .lut_mask = 16'hFFCF;
defparam \my_regfile|bcb|bitcheck[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N26
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[7]~37 (
// Equation(s):
// \my_regfile|bcb|bitcheck[7]~37_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|bcb|bitcheck[7]~33_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_regfile|bcb|bitcheck[7]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[7]~37 .lut_mask = 16'hC000;
defparam \my_regfile|bcb|bitcheck[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N3
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y45_N17
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~461 (
// Equation(s):
// \my_regfile|data_readRegB[10]~461_combout  = (\my_regfile|bcb|bitcheck[8]~36_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [10])) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))) # (!\my_regfile|bcb|bitcheck[8]~36_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datab(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~461 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegB[10]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y48_N11
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y48_N29
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~462 (
// Equation(s):
// \my_regfile|data_readRegB[10]~462_combout  = (\my_regfile|bcb|bitcheck[10]~1_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [10])) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))) # (!\my_regfile|bcb|bitcheck[10]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datab(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~462 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[10]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N16
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[14]~7 (
// Equation(s):
// \my_regfile|bcb|bitcheck[14]~7_combout  = ((\my_processor|ctrl_readRegB[0]~0_combout ) # (!\my_regfile|bcb|bitcheck[15]~4_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout )

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|bcb|bitcheck[15]~4_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[14]~7 .lut_mask = 16'hFF3F;
defparam \my_regfile|bcb|bitcheck[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N19
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y46_N1
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N10
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[13]~9 (
// Equation(s):
// \my_regfile|bcb|bitcheck[13]~9_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (!\my_processor|ctrl_readRegB[4]~5_combout  & \my_regfile|bcb|bitcheck[5]~8_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datad(\my_regfile|bcb|bitcheck[5]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[13]~9 .lut_mask = 16'h0A00;
defparam \my_regfile|bcb|bitcheck[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~464 (
// Equation(s):
// \my_regfile|data_readRegB[10]~464_combout  = (\my_regfile|bcb|bitcheck[14]~7_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[13]~9_combout )))) # (!\my_regfile|bcb|bitcheck[14]~7_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~464 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[10]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N11
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N28
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[16]~11 (
// Equation(s):
// \my_regfile|bcb|bitcheck[16]~11_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_processor|ctrl_readRegB[1]~1_combout ) # (!\my_regfile|bcb|bitcheck[19]~10_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_regfile|bcb|bitcheck[19]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[16]~11 .lut_mask = 16'hFAFF;
defparam \my_regfile|bcb|bitcheck[16]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N29
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~465 (
// Equation(s):
// \my_regfile|data_readRegB[10]~465_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [10] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[15]~12_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [10] & 
// (\my_regfile|bcb|bitcheck[16]~11_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~465 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[10]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N23
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[10]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[10]~feeder_combout  = \my_processor|data_writeReg[10]~221_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~221_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[10]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N17
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~463 (
// Equation(s):
// \my_regfile|data_readRegB[10]~463_combout  = (\my_regfile|bcb|bitcheck[12]~5_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [10])) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))) # (!\my_regfile|bcb|bitcheck[12]~5_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~463 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[10]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~466 (
// Equation(s):
// \my_regfile|data_readRegB[10]~466_combout  = (\my_regfile|data_readRegB[10]~462_combout  & (\my_regfile|data_readRegB[10]~464_combout  & (\my_regfile|data_readRegB[10]~465_combout  & \my_regfile|data_readRegB[10]~463_combout )))

	.dataa(\my_regfile|data_readRegB[10]~462_combout ),
	.datab(\my_regfile|data_readRegB[10]~464_combout ),
	.datac(\my_regfile|data_readRegB[10]~465_combout ),
	.datad(\my_regfile|data_readRegB[10]~463_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~466 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[4].dffei|q[10]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[4].dffei|q[10]~feeder_combout  = \my_processor|data_writeReg[10]~221_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~221_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[4].dffei|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[10]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y49_N5
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[4].dffei|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[10]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[10]~feeder_combout  = \my_processor|data_writeReg[10]~221_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~221_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[10]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y49_N3
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~460 (
// Equation(s):
// \my_regfile|data_readRegB[10]~460_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [10]) # ((\my_regfile|bcb|bitcheck[6]~35_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [10] & 
// (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [10]) # (\my_regfile|bcb|bitcheck[6]~35_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [10]),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [10]),
	.datac(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datad(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~460 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[10]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y49_N19
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y49_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~458 (
// Equation(s):
// \my_regfile|data_readRegB[10]~458_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # (((\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [10])) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [10]),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~458 .lut_mask = 16'hF8FF;
defparam \my_regfile|data_readRegB[10]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N4
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[3]~31 (
// Equation(s):
// \my_regfile|bcb|bitcheck[3]~31_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_regfile|bcb|bitcheck[3]~30_combout  & \my_processor|ctrl_readRegB[0]~0_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[3]~31 .lut_mask = 16'hA000;
defparam \my_regfile|bcb|bitcheck[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y49_N9
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N26
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[21]~42 (
// Equation(s):
// \my_regfile|bcb|bitcheck[21]~42_combout  = (\my_processor|ctrl_readRegB[4]~5_combout  & (!\my_processor|ctrl_readRegB[3]~3_combout  & \my_regfile|bcb|bitcheck[5]~8_combout ))

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datad(\my_regfile|bcb|bitcheck[5]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[21]~42 .lut_mask = 16'h0A00;
defparam \my_regfile|bcb|bitcheck[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y47_N23
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~456 (
// Equation(s):
// \my_regfile|data_readRegB[10]~456_combout  = (\my_processor|ctrl_readRegB[4]~5_combout ) # (((\my_regfile|regWriteCheck_loop[5].dffei|q [10]) # (\my_processor|ctrl_readRegB[3]~3_combout )) # (!\my_regfile|bcb|bitcheck[5]~8_combout ))

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [10]),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~456 .lut_mask = 16'hFFFB;
defparam \my_regfile|data_readRegB[10]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y47_N17
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N26
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[17]~32 (
// Equation(s):
// \my_regfile|bcb|bitcheck[17]~32_combout  = (!\my_processor|ctrl_readRegB[2]~7_combout  & (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|ctrl_readRegB[0]~0_combout  & !\my_processor|ctrl_readRegB[1]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~7_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[17]~32 .lut_mask = 16'h0010;
defparam \my_regfile|bcb|bitcheck[17]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y49_N17
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y49_N3
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~221_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~455 (
// Equation(s):
// \my_regfile|data_readRegB[10]~455_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [10])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [10])))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [10]),
	.datad(\my_processor|ctrl_readRegB[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~455 .lut_mask = 16'hDDF5;
defparam \my_regfile|data_readRegB[10]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~457 (
// Equation(s):
// \my_regfile|data_readRegB[10]~457_combout  = (\my_regfile|data_readRegB[10]~456_combout  & (\my_regfile|data_readRegB[10]~455_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[21]~42_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[21]~42_combout ),
	.datab(\my_regfile|data_readRegB[10]~456_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [10]),
	.datad(\my_regfile|data_readRegB[10]~455_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~457 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[10]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y49_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~459 (
// Equation(s):
// \my_regfile|data_readRegB[10]~459_combout  = (\my_regfile|data_readRegB[10]~458_combout  & (\my_regfile|data_readRegB[10]~457_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[3]~31_combout ))))

	.dataa(\my_regfile|data_readRegB[10]~458_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [10]),
	.datad(\my_regfile|data_readRegB[10]~457_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~459 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[10]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~467 (
// Equation(s):
// \my_regfile|data_readRegB[10]~467_combout  = (\my_regfile|data_readRegB[10]~461_combout  & (\my_regfile|data_readRegB[10]~466_combout  & (\my_regfile|data_readRegB[10]~460_combout  & \my_regfile|data_readRegB[10]~459_combout )))

	.dataa(\my_regfile|data_readRegB[10]~461_combout ),
	.datab(\my_regfile|data_readRegB[10]~466_combout ),
	.datac(\my_regfile|data_readRegB[10]~460_combout ),
	.datad(\my_regfile|data_readRegB[10]~459_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~467 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~476 (
// Equation(s):
// \my_regfile|data_readRegB[10]~476_combout  = (\my_regfile|data_readRegB[10]~475_combout  & (\my_regfile|data_readRegB[10]~472_combout  & \my_regfile|data_readRegB[10]~467_combout ))

	.dataa(\my_regfile|data_readRegB[10]~475_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[10]~472_combout ),
	.datad(\my_regfile|data_readRegB[10]~467_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~476 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[10]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N22
cycloneive_lcell_comb \my_processor|dataB[10]~21 (
// Equation(s):
// \my_processor|dataB[10]~21_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [10])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[10]~476_combout )) # 
// (!\my_regfile|data_readRegB[31]~28_combout )))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_regfile|data_readRegB[10]~476_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[10]~21 .lut_mask = 16'hF5B1;
defparam \my_processor|dataB[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~465 (
// Equation(s):
// \my_regfile|data_readRegA[10]~465_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [10]) # ((!\my_regfile|bca|bitcheck[25]~35_combout )))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [10]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~465 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[10]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~463 (
// Equation(s):
// \my_regfile|data_readRegA[10]~463_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [10]) # (\my_regfile|bca|bitcheck[22]~29_combout )))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [10]) # (\my_regfile|bca|bitcheck[22]~29_combout ))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[22]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~463 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[10]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~464 (
// Equation(s):
// \my_regfile|data_readRegA[10]~464_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [10]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & (((\my_regfile|regWriteCheck_loop[24].dffei|q [10]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~464 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[10]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~462 (
// Equation(s):
// \my_regfile|data_readRegA[10]~462_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [10]) # (!\my_regfile|bca|bitcheck[19]~24_combout )))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [10]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [10]),
	.datac(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~462 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[10]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~466 (
// Equation(s):
// \my_regfile|data_readRegA[10]~466_combout  = (\my_regfile|data_readRegA[10]~465_combout  & (\my_regfile|data_readRegA[10]~463_combout  & (\my_regfile|data_readRegA[10]~464_combout  & \my_regfile|data_readRegA[10]~462_combout )))

	.dataa(\my_regfile|data_readRegA[10]~465_combout ),
	.datab(\my_regfile|data_readRegA[10]~463_combout ),
	.datac(\my_regfile|data_readRegA[10]~464_combout ),
	.datad(\my_regfile|data_readRegA[10]~462_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~466 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~451 (
// Equation(s):
// \my_regfile|data_readRegA[10]~451_combout  = (\my_regfile|bca|bitcheck[5]~3_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [10]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~3_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [10]) # ((!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~451 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[10]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~450 (
// Equation(s):
// \my_regfile|data_readRegA[10]~450_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [10]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [10]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~450 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[10]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~457 (
// Equation(s):
// \my_regfile|data_readRegA[10]~457_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [10]) # ((\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [10] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [10]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [10]),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [10]),
	.datac(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~457 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[10]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y49_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~459 (
// Equation(s):
// \my_regfile|data_readRegA[10]~459_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [10]) # ((!\my_processor|ctrl_readRegA[1]~10_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (((\my_regfile|regWriteCheck_loop[2].dffei|q [10] & \my_processor|ctrl_readRegA[1]~10_combout ))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [10]),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~459 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegA[10]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~458 (
// Equation(s):
// \my_regfile|data_readRegA[10]~458_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [10]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [10]) # ((\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~458 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[10]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y49_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~460 (
// Equation(s):
// \my_regfile|data_readRegA[10]~460_combout  = (\my_regfile|data_readRegA[10]~457_combout  & (\my_regfile|data_readRegA[10]~458_combout  & ((\my_regfile|data_readRegA[10]~459_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[10]~457_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[10]~459_combout ),
	.datad(\my_regfile|data_readRegA[10]~458_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~460 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[10]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~452 (
// Equation(s):
// \my_regfile|data_readRegA[10]~452_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [10] & (((\my_regfile|regWriteCheck_loop[10].dffei|q [10]) # (\my_regfile|bca|bitcheck[10]~5_combout )))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [10] & 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [10]) # (\my_regfile|bca|bitcheck[10]~5_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[10]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~452 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[10]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~453 (
// Equation(s):
// \my_regfile|data_readRegA[10]~453_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [10]) # ((\my_regfile|bca|bitcheck[12]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [10] & 
// (!\my_regfile|bca|bitcheck[11]~10_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [10]) # (\my_regfile|bca|bitcheck[12]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [10]),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [10]),
	.datac(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datad(\my_regfile|bca|bitcheck[11]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~453 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[10]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~455 (
// Equation(s):
// \my_regfile|data_readRegA[10]~455_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [10] & (((\my_regfile|regWriteCheck_loop[16].dffei|q [10]) # (\my_regfile|bca|bitcheck[16]~15_combout )))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [10] & 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [10]) # (\my_regfile|bca|bitcheck[16]~15_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~455 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[10]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~454 (
// Equation(s):
// \my_regfile|data_readRegA[10]~454_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [10]) # (\my_regfile|bca|bitcheck[14]~11_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & (((\my_regfile|regWriteCheck_loop[14].dffei|q [10]) # (\my_regfile|bca|bitcheck[14]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~454 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[10]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~456 (
// Equation(s):
// \my_regfile|data_readRegA[10]~456_combout  = (\my_regfile|data_readRegA[10]~452_combout  & (\my_regfile|data_readRegA[10]~453_combout  & (\my_regfile|data_readRegA[10]~455_combout  & \my_regfile|data_readRegA[10]~454_combout )))

	.dataa(\my_regfile|data_readRegA[10]~452_combout ),
	.datab(\my_regfile|data_readRegA[10]~453_combout ),
	.datac(\my_regfile|data_readRegA[10]~455_combout ),
	.datad(\my_regfile|data_readRegA[10]~454_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~456 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~461 (
// Equation(s):
// \my_regfile|data_readRegA[10]~461_combout  = (\my_regfile|data_readRegA[10]~451_combout  & (\my_regfile|data_readRegA[10]~450_combout  & (\my_regfile|data_readRegA[10]~460_combout  & \my_regfile|data_readRegA[10]~456_combout )))

	.dataa(\my_regfile|data_readRegA[10]~451_combout ),
	.datab(\my_regfile|data_readRegA[10]~450_combout ),
	.datac(\my_regfile|data_readRegA[10]~460_combout ),
	.datad(\my_regfile|data_readRegA[10]~456_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~461 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~470 (
// Equation(s):
// \my_regfile|data_readRegA[10]~470_combout  = (\my_regfile|data_readRegA[10]~466_combout  & (\my_regfile|data_readRegA[10]~469_combout  & \my_regfile|data_readRegA[10]~461_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[10]~466_combout ),
	.datac(\my_regfile|data_readRegA[10]~469_combout ),
	.datad(\my_regfile|data_readRegA[10]~461_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~470 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[10]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N18
cycloneive_lcell_comb \my_processor|dataA[10]~111 (
// Equation(s):
// \my_processor|dataA[10]~111_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[10]~470_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_regfile|data_readRegA[31]~27_combout ),
	.datad(\my_regfile|data_readRegA[10]~470_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[10]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[10]~111 .lut_mask = 16'h5501;
defparam \my_processor|dataA[10]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N6
cycloneive_lcell_comb \my_processor|dataA[10]~73 (
// Equation(s):
// \my_processor|dataA[10]~73_combout  = (\my_processor|dataA[10]~111_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[10]~476_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_regfile|data_readRegB[10]~476_combout ),
	.datad(\my_processor|dataA[10]~111_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[10]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[10]~73 .lut_mask = 16'hFFA2;
defparam \my_processor|dataA[10]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N6
cycloneive_lcell_comb \my_processor|dataB[9]~22 (
// Equation(s):
// \my_processor|dataB[9]~22_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [9])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[9]~497_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_regfile|data_readRegB[9]~497_combout ),
	.datad(\my_regfile|data_readRegB[31]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[9]~22 .lut_mask = 16'hD8DD;
defparam \my_processor|dataB[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~512 (
// Equation(s):
// \my_regfile|data_readRegA[8]~512_combout  = (\my_regfile|data_readRegA[8]~511_combout  & (\my_regfile|data_readRegA[8]~503_combout  & \my_regfile|data_readRegA[8]~508_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[8]~511_combout ),
	.datac(\my_regfile|data_readRegA[8]~503_combout ),
	.datad(\my_regfile|data_readRegA[8]~508_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~512 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[8]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N30
cycloneive_lcell_comb \my_processor|dataA[8]~113 (
// Equation(s):
// \my_processor|dataA[8]~113_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[8]~512_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~27_combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[8]~512_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[8]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[8]~113 .lut_mask = 16'h5501;
defparam \my_processor|dataA[8]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N18
cycloneive_lcell_comb \my_processor|dataA[8]~75 (
// Equation(s):
// \my_processor|dataA[8]~75_combout  = (\my_processor|dataA[8]~113_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[8]~518_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~28_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_processor|dataA[8]~113_combout ),
	.datad(\my_regfile|data_readRegB[8]~518_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[8]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[8]~75 .lut_mask = 16'hFCF4;
defparam \my_processor|dataA[8]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N4
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~0 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~0_combout  = (\my_processor|dataA[0]~89_combout  & (\my_processor|dataB[0]~31_combout  $ (VCC))) # (!\my_processor|dataA[0]~89_combout  & (\my_processor|dataB[0]~31_combout  & VCC))
// \my_processor|getDmemAddr|Add0~1  = CARRY((\my_processor|dataA[0]~89_combout  & \my_processor|dataB[0]~31_combout ))

	.dataa(\my_processor|dataA[0]~89_combout ),
	.datab(\my_processor|dataB[0]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|getDmemAddr|Add0~0_combout ),
	.cout(\my_processor|getDmemAddr|Add0~1 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|getDmemAddr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N6
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~2 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~2_combout  = (\my_processor|dataB[1]~30_combout  & ((\my_processor|dataA[1]~87_combout  & (\my_processor|getDmemAddr|Add0~1  & VCC)) # (!\my_processor|dataA[1]~87_combout  & (!\my_processor|getDmemAddr|Add0~1 )))) # 
// (!\my_processor|dataB[1]~30_combout  & ((\my_processor|dataA[1]~87_combout  & (!\my_processor|getDmemAddr|Add0~1 )) # (!\my_processor|dataA[1]~87_combout  & ((\my_processor|getDmemAddr|Add0~1 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~3  = CARRY((\my_processor|dataB[1]~30_combout  & (!\my_processor|dataA[1]~87_combout  & !\my_processor|getDmemAddr|Add0~1 )) # (!\my_processor|dataB[1]~30_combout  & ((!\my_processor|getDmemAddr|Add0~1 ) # 
// (!\my_processor|dataA[1]~87_combout ))))

	.dataa(\my_processor|dataB[1]~30_combout ),
	.datab(\my_processor|dataA[1]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~1 ),
	.combout(\my_processor|getDmemAddr|Add0~2_combout ),
	.cout(\my_processor|getDmemAddr|Add0~3 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~2 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N8
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~4 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~4_combout  = ((\my_processor|dataA[2]~85_combout  $ (\my_processor|dataB[2]~29_combout  $ (!\my_processor|getDmemAddr|Add0~3 )))) # (GND)
// \my_processor|getDmemAddr|Add0~5  = CARRY((\my_processor|dataA[2]~85_combout  & ((\my_processor|dataB[2]~29_combout ) # (!\my_processor|getDmemAddr|Add0~3 ))) # (!\my_processor|dataA[2]~85_combout  & (\my_processor|dataB[2]~29_combout  & 
// !\my_processor|getDmemAddr|Add0~3 )))

	.dataa(\my_processor|dataA[2]~85_combout ),
	.datab(\my_processor|dataB[2]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~3 ),
	.combout(\my_processor|getDmemAddr|Add0~4_combout ),
	.cout(\my_processor|getDmemAddr|Add0~5 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~4 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N10
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~6 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~6_combout  = (\my_processor|dataA[3]~83_combout  & ((\my_processor|dataB[3]~28_combout  & (\my_processor|getDmemAddr|Add0~5  & VCC)) # (!\my_processor|dataB[3]~28_combout  & (!\my_processor|getDmemAddr|Add0~5 )))) # 
// (!\my_processor|dataA[3]~83_combout  & ((\my_processor|dataB[3]~28_combout  & (!\my_processor|getDmemAddr|Add0~5 )) # (!\my_processor|dataB[3]~28_combout  & ((\my_processor|getDmemAddr|Add0~5 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~7  = CARRY((\my_processor|dataA[3]~83_combout  & (!\my_processor|dataB[3]~28_combout  & !\my_processor|getDmemAddr|Add0~5 )) # (!\my_processor|dataA[3]~83_combout  & ((!\my_processor|getDmemAddr|Add0~5 ) # 
// (!\my_processor|dataB[3]~28_combout ))))

	.dataa(\my_processor|dataA[3]~83_combout ),
	.datab(\my_processor|dataB[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~5 ),
	.combout(\my_processor|getDmemAddr|Add0~6_combout ),
	.cout(\my_processor|getDmemAddr|Add0~7 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~6 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N12
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~8 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~8_combout  = ((\my_processor|dataB[4]~27_combout  $ (\my_processor|dataA[4]~81_combout  $ (!\my_processor|getDmemAddr|Add0~7 )))) # (GND)
// \my_processor|getDmemAddr|Add0~9  = CARRY((\my_processor|dataB[4]~27_combout  & ((\my_processor|dataA[4]~81_combout ) # (!\my_processor|getDmemAddr|Add0~7 ))) # (!\my_processor|dataB[4]~27_combout  & (\my_processor|dataA[4]~81_combout  & 
// !\my_processor|getDmemAddr|Add0~7 )))

	.dataa(\my_processor|dataB[4]~27_combout ),
	.datab(\my_processor|dataA[4]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~7 ),
	.combout(\my_processor|getDmemAddr|Add0~8_combout ),
	.cout(\my_processor|getDmemAddr|Add0~9 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~8 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N14
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~10 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~10_combout  = (\my_processor|dataB[5]~26_combout  & ((\my_processor|dataA[5]~79_combout  & (\my_processor|getDmemAddr|Add0~9  & VCC)) # (!\my_processor|dataA[5]~79_combout  & (!\my_processor|getDmemAddr|Add0~9 )))) # 
// (!\my_processor|dataB[5]~26_combout  & ((\my_processor|dataA[5]~79_combout  & (!\my_processor|getDmemAddr|Add0~9 )) # (!\my_processor|dataA[5]~79_combout  & ((\my_processor|getDmemAddr|Add0~9 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~11  = CARRY((\my_processor|dataB[5]~26_combout  & (!\my_processor|dataA[5]~79_combout  & !\my_processor|getDmemAddr|Add0~9 )) # (!\my_processor|dataB[5]~26_combout  & ((!\my_processor|getDmemAddr|Add0~9 ) # 
// (!\my_processor|dataA[5]~79_combout ))))

	.dataa(\my_processor|dataB[5]~26_combout ),
	.datab(\my_processor|dataA[5]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~9 ),
	.combout(\my_processor|getDmemAddr|Add0~10_combout ),
	.cout(\my_processor|getDmemAddr|Add0~11 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~10 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N16
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~12 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~12_combout  = ((\my_processor|dataA[6]~78_combout  $ (\my_processor|dataB[6]~25_combout  $ (!\my_processor|getDmemAddr|Add0~11 )))) # (GND)
// \my_processor|getDmemAddr|Add0~13  = CARRY((\my_processor|dataA[6]~78_combout  & ((\my_processor|dataB[6]~25_combout ) # (!\my_processor|getDmemAddr|Add0~11 ))) # (!\my_processor|dataA[6]~78_combout  & (\my_processor|dataB[6]~25_combout  & 
// !\my_processor|getDmemAddr|Add0~11 )))

	.dataa(\my_processor|dataA[6]~78_combout ),
	.datab(\my_processor|dataB[6]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~11 ),
	.combout(\my_processor|getDmemAddr|Add0~12_combout ),
	.cout(\my_processor|getDmemAddr|Add0~13 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N18
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~14 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~14_combout  = (\my_processor|dataB[7]~24_combout  & ((\my_processor|dataA[7]~76_combout  & (\my_processor|getDmemAddr|Add0~13  & VCC)) # (!\my_processor|dataA[7]~76_combout  & (!\my_processor|getDmemAddr|Add0~13 )))) # 
// (!\my_processor|dataB[7]~24_combout  & ((\my_processor|dataA[7]~76_combout  & (!\my_processor|getDmemAddr|Add0~13 )) # (!\my_processor|dataA[7]~76_combout  & ((\my_processor|getDmemAddr|Add0~13 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~15  = CARRY((\my_processor|dataB[7]~24_combout  & (!\my_processor|dataA[7]~76_combout  & !\my_processor|getDmemAddr|Add0~13 )) # (!\my_processor|dataB[7]~24_combout  & ((!\my_processor|getDmemAddr|Add0~13 ) # 
// (!\my_processor|dataA[7]~76_combout ))))

	.dataa(\my_processor|dataB[7]~24_combout ),
	.datab(\my_processor|dataA[7]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~13 ),
	.combout(\my_processor|getDmemAddr|Add0~14_combout ),
	.cout(\my_processor|getDmemAddr|Add0~15 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~14 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N20
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~16 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~16_combout  = ((\my_processor|dataB[8]~23_combout  $ (\my_processor|dataA[8]~75_combout  $ (!\my_processor|getDmemAddr|Add0~15 )))) # (GND)
// \my_processor|getDmemAddr|Add0~17  = CARRY((\my_processor|dataB[8]~23_combout  & ((\my_processor|dataA[8]~75_combout ) # (!\my_processor|getDmemAddr|Add0~15 ))) # (!\my_processor|dataB[8]~23_combout  & (\my_processor|dataA[8]~75_combout  & 
// !\my_processor|getDmemAddr|Add0~15 )))

	.dataa(\my_processor|dataB[8]~23_combout ),
	.datab(\my_processor|dataA[8]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~15 ),
	.combout(\my_processor|getDmemAddr|Add0~16_combout ),
	.cout(\my_processor|getDmemAddr|Add0~17 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~16 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N22
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~18 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~18_combout  = (\my_processor|dataA[9]~74_combout  & ((\my_processor|dataB[9]~22_combout  & (\my_processor|getDmemAddr|Add0~17  & VCC)) # (!\my_processor|dataB[9]~22_combout  & (!\my_processor|getDmemAddr|Add0~17 )))) # 
// (!\my_processor|dataA[9]~74_combout  & ((\my_processor|dataB[9]~22_combout  & (!\my_processor|getDmemAddr|Add0~17 )) # (!\my_processor|dataB[9]~22_combout  & ((\my_processor|getDmemAddr|Add0~17 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~19  = CARRY((\my_processor|dataA[9]~74_combout  & (!\my_processor|dataB[9]~22_combout  & !\my_processor|getDmemAddr|Add0~17 )) # (!\my_processor|dataA[9]~74_combout  & ((!\my_processor|getDmemAddr|Add0~17 ) # 
// (!\my_processor|dataB[9]~22_combout ))))

	.dataa(\my_processor|dataA[9]~74_combout ),
	.datab(\my_processor|dataB[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~17 ),
	.combout(\my_processor|getDmemAddr|Add0~18_combout ),
	.cout(\my_processor|getDmemAddr|Add0~19 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~18 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N24
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~20 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~20_combout  = ((\my_processor|dataB[10]~21_combout  $ (\my_processor|dataA[10]~73_combout  $ (!\my_processor|getDmemAddr|Add0~19 )))) # (GND)
// \my_processor|getDmemAddr|Add0~21  = CARRY((\my_processor|dataB[10]~21_combout  & ((\my_processor|dataA[10]~73_combout ) # (!\my_processor|getDmemAddr|Add0~19 ))) # (!\my_processor|dataB[10]~21_combout  & (\my_processor|dataA[10]~73_combout  & 
// !\my_processor|getDmemAddr|Add0~19 )))

	.dataa(\my_processor|dataB[10]~21_combout ),
	.datab(\my_processor|dataA[10]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~19 ),
	.combout(\my_processor|getDmemAddr|Add0~20_combout ),
	.cout(\my_processor|getDmemAddr|Add0~21 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N2
cycloneive_lcell_comb \my_processor|address_dmem[10]~22 (
// Equation(s):
// \my_processor|address_dmem[10]~22_combout  = (\my_processor|getDmemAddr|Add0~20_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(gnd),
	.datab(\my_processor|checker|isDmem~0_combout ),
	.datac(gnd),
	.datad(\my_processor|getDmemAddr|Add0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[10]~22 .lut_mask = 16'hFF33;
defparam \my_processor|address_dmem[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N23
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N5
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~449 (
// Equation(s):
// \my_regfile|data_readRegB[11]~449_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [11] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [11])) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [11] & 
// (\my_regfile|bcb|bitcheck[26]~21_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [11]),
	.datab(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~449 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[11]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N27
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~448 (
// Equation(s):
// \my_regfile|data_readRegB[11]~448_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [11] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[23]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [11] & 
// (\my_regfile|bcb|bitcheck[24]~19_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [11]),
	.datab(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~448 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[11]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y45_N15
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[11]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[11]~feeder_combout  = \my_processor|data_writeReg[11]~214_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~214_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[11]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N5
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~447 (
// Equation(s):
// \my_regfile|data_readRegB[11]~447_combout  = (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [11])))) # (!\my_regfile|bcb|bitcheck[22]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [11] & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [11]))))

	.dataa(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datab(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [11]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~447 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[11]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N27
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N5
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~446 (
// Equation(s):
// \my_regfile|data_readRegB[11]~446_combout  = (\my_regfile|bcb|bitcheck[18]~13_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[19]~14_combout )))) # (!\my_regfile|bcb|bitcheck[18]~13_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[19]~14_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~446 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[11]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~450 (
// Equation(s):
// \my_regfile|data_readRegB[11]~450_combout  = (\my_regfile|data_readRegB[11]~449_combout  & (\my_regfile|data_readRegB[11]~448_combout  & (\my_regfile|data_readRegB[11]~447_combout  & \my_regfile|data_readRegB[11]~446_combout )))

	.dataa(\my_regfile|data_readRegB[11]~449_combout ),
	.datab(\my_regfile|data_readRegB[11]~448_combout ),
	.datac(\my_regfile|data_readRegB[11]~447_combout ),
	.datad(\my_regfile|data_readRegB[11]~446_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~450 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N15
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y39_N11
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y39_N29
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~452 (
// Equation(s):
// \my_regfile|data_readRegB[11]~452_combout  = (\my_regfile|bcb|bitcheck[30]~26_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|bcb|bitcheck[30]~26_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~452 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[11]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y41_N7
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y39_N25
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~451 (
// Equation(s):
// \my_regfile|data_readRegB[11]~451_combout  = (\my_regfile|bcb|bitcheck[27]~25_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [11] & ((\my_regfile|bcb|bitcheck[28]~24_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [11])))) # 
// (!\my_regfile|bcb|bitcheck[27]~25_combout  & ((\my_regfile|bcb|bitcheck[28]~24_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [11]))))

	.dataa(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.datab(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [11]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~451 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[11]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~453 (
// Equation(s):
// \my_regfile|data_readRegB[11]~453_combout  = (\my_regfile|data_readRegB[11]~452_combout  & (\my_regfile|data_readRegB[11]~451_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [11]),
	.datac(\my_regfile|data_readRegB[11]~452_combout ),
	.datad(\my_regfile|data_readRegB[11]~451_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~453 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[11]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N27
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y45_N29
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~439 (
// Equation(s):
// \my_regfile|data_readRegB[11]~439_combout  = (\my_regfile|bcb|bitcheck[8]~36_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [11])) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))) # (!\my_regfile|bcb|bitcheck[8]~36_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datab(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [11]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~439 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegB[11]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y48_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[11]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[11]~feeder_combout  = \my_processor|data_writeReg[11]~214_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~214_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[11]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y48_N9
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y48_N27
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y48_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~438 (
// Equation(s):
// \my_regfile|data_readRegB[11]~438_combout  = (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [11]) # ((\my_regfile|bcb|bitcheck[6]~35_combout )))) # (!\my_regfile|bcb|bitcheck[4]~34_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [11]) # (\my_regfile|bcb|bitcheck[6]~35_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~438 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[11]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y48_N1
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y48_N3
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~440 (
// Equation(s):
// \my_regfile|data_readRegB[11]~440_combout  = (\my_regfile|bcb|bitcheck[9]~3_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [11]) # (\my_regfile|bcb|bitcheck[10]~1_combout )))) # 
// (!\my_regfile|bcb|bitcheck[9]~3_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [11]) # ((\my_regfile|bcb|bitcheck[10]~1_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~440 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[11]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y47_N11
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y47_N25
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~443 (
// Equation(s):
// \my_regfile|data_readRegB[11]~443_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [11] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[15]~12_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [11] & 
// (\my_regfile|bcb|bitcheck[16]~11_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [11]),
	.datab(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~443 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[11]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N3
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y46_N25
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~442 (
// Equation(s):
// \my_regfile|data_readRegB[11]~442_combout  = (\my_regfile|bcb|bitcheck[14]~7_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[13]~9_combout )))) # (!\my_regfile|bcb|bitcheck[14]~7_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~442 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[11]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[11].dffei|q[11]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[11].dffei|q[11]~feeder_combout  = \my_processor|data_writeReg[11]~214_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~214_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[11].dffei|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[11]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N13
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[11].dffei|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[11]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[11]~feeder_combout  = \my_processor|data_writeReg[11]~214_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~214_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[11]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N3
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~441 (
// Equation(s):
// \my_regfile|data_readRegB[11]~441_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [11] & ((\my_regfile|bcb|bitcheck[12]~5_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [11] & 
// (!\my_regfile|bcb|bitcheck[11]~6_combout  & ((\my_regfile|bcb|bitcheck[12]~5_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [11]),
	.datab(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.datac(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~441 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegB[11]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~444 (
// Equation(s):
// \my_regfile|data_readRegB[11]~444_combout  = (\my_regfile|data_readRegB[11]~440_combout  & (\my_regfile|data_readRegB[11]~443_combout  & (\my_regfile|data_readRegB[11]~442_combout  & \my_regfile|data_readRegB[11]~441_combout )))

	.dataa(\my_regfile|data_readRegB[11]~440_combout ),
	.datab(\my_regfile|data_readRegB[11]~443_combout ),
	.datac(\my_regfile|data_readRegB[11]~442_combout ),
	.datad(\my_regfile|data_readRegB[11]~441_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~444 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y49_N5
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y49_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~436 (
// Equation(s):
// \my_regfile|data_readRegB[11]~436_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # (((\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [11])) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [11]),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~436 .lut_mask = 16'hF8FF;
defparam \my_regfile|data_readRegB[11]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y49_N27
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y49_N19
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y49_N1
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~433 (
// Equation(s):
// \my_regfile|data_readRegB[11]~433_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [11]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [11]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [11]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~433 .lut_mask = 16'hFD75;
defparam \my_regfile|data_readRegB[11]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y49_N9
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~434 (
// Equation(s):
// \my_regfile|data_readRegB[11]~434_combout  = (\my_processor|ctrl_readRegB[3]~3_combout ) # (((\my_regfile|regWriteCheck_loop[21].dffei|q [11]) # (!\my_processor|ctrl_readRegB[4]~5_combout )) # (!\my_regfile|bcb|bitcheck[5]~8_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [11]),
	.datad(\my_processor|ctrl_readRegB[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~434 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegB[11]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y49_N15
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N30
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[5]~39 (
// Equation(s):
// \my_regfile|bcb|bitcheck[5]~39_combout  = (!\my_processor|ctrl_readRegB[3]~3_combout  & (!\my_processor|ctrl_readRegB[4]~5_combout  & \my_regfile|bcb|bitcheck[5]~8_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcb|bitcheck[5]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[5]~39 .lut_mask = 16'h1100;
defparam \my_regfile|bcb|bitcheck[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~435 (
// Equation(s):
// \my_regfile|data_readRegB[11]~435_combout  = (\my_regfile|data_readRegB[11]~433_combout  & (\my_regfile|data_readRegB[11]~434_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[5]~39_combout ))))

	.dataa(\my_regfile|data_readRegB[11]~433_combout ),
	.datab(\my_regfile|data_readRegB[11]~434_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[5]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~435 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[11]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y49_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~437 (
// Equation(s):
// \my_regfile|data_readRegB[11]~437_combout  = (\my_regfile|data_readRegB[11]~436_combout  & (\my_regfile|data_readRegB[11]~435_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[3]~31_combout ))))

	.dataa(\my_regfile|data_readRegB[11]~436_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [11]),
	.datad(\my_regfile|data_readRegB[11]~435_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~437 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[11]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~445 (
// Equation(s):
// \my_regfile|data_readRegB[11]~445_combout  = (\my_regfile|data_readRegB[11]~439_combout  & (\my_regfile|data_readRegB[11]~438_combout  & (\my_regfile|data_readRegB[11]~444_combout  & \my_regfile|data_readRegB[11]~437_combout )))

	.dataa(\my_regfile|data_readRegB[11]~439_combout ),
	.datab(\my_regfile|data_readRegB[11]~438_combout ),
	.datac(\my_regfile|data_readRegB[11]~444_combout ),
	.datad(\my_regfile|data_readRegB[11]~437_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~445 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~454 (
// Equation(s):
// \my_regfile|data_readRegB[11]~454_combout  = (\my_regfile|data_readRegB[11]~450_combout  & (\my_regfile|data_readRegB[11]~453_combout  & \my_regfile|data_readRegB[11]~445_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[11]~450_combout ),
	.datac(\my_regfile|data_readRegB[11]~453_combout ),
	.datad(\my_regfile|data_readRegB[11]~445_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~454 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[11]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N20
cycloneive_lcell_comb \my_processor|dataB[11]~20 (
// Equation(s):
// \my_processor|dataB[11]~20_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[11]~454_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_regfile|data_readRegB[11]~454_combout ),
	.datac(\my_regfile|data_readRegB[31]~28_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[11]~20 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N26
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~22 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~22_combout  = \my_processor|dataA[11]~72_combout  $ (\my_processor|getDmemAddr|Add0~21  $ (\my_processor|dataB[11]~20_combout ))

	.dataa(\my_processor|dataA[11]~72_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dataB[11]~20_combout ),
	.cin(\my_processor|getDmemAddr|Add0~21 ),
	.combout(\my_processor|getDmemAddr|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~22 .lut_mask = 16'hA55A;
defparam \my_processor|getDmemAddr|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N12
cycloneive_lcell_comb \my_processor|address_dmem[11]~23 (
// Equation(s):
// \my_processor|address_dmem[11]~23_combout  = (\my_processor|getDmemAddr|Add0~22_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|checker|isDmem~0_combout ),
	.datad(\my_processor|getDmemAddr|Add0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[11]~23 .lut_mask = 16'hFF0F;
defparam \my_processor|address_dmem[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N1
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N7
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~484 (
// Equation(s):
// \my_regfile|data_readRegA[9]~484_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [9]) # ((\my_regfile|bca|bitcheck[20]~28_combout )))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [9]) # (\my_regfile|bca|bitcheck[20]~28_combout ))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~484 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[9]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N11
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N9
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~486 (
// Equation(s):
// \my_regfile|data_readRegA[9]~486_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [9])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [9] & 
// (\my_regfile|bca|bitcheck[26]~33_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [9]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~486 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[9]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[9]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[9]~feeder_combout  = \my_processor|data_writeReg[9]~228_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~228_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N13
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[9]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[9]~feeder_combout  = \my_processor|data_writeReg[9]~228_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~228_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N15
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~483 (
// Equation(s):
// \my_regfile|data_readRegA[9]~483_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [9]) # ((!\my_regfile|bca|bitcheck[19]~24_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [9] & 
// (\my_regfile|bca|bitcheck[18]~23_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [9]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [9]),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [9]),
	.datac(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~483 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegA[9]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N23
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N17
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~485 (
// Equation(s):
// \my_regfile|data_readRegA[9]~485_combout  = (\my_regfile|bca|bitcheck[24]~31_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [9])) # (!\my_regfile|bca|bitcheck[23]~32_combout ))) # (!\my_regfile|bca|bitcheck[24]~31_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [9]) # (!\my_regfile|bca|bitcheck[23]~32_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datab(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [9]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~485 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[9]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~487 (
// Equation(s):
// \my_regfile|data_readRegA[9]~487_combout  = (\my_regfile|data_readRegA[9]~484_combout  & (\my_regfile|data_readRegA[9]~486_combout  & (\my_regfile|data_readRegA[9]~483_combout  & \my_regfile|data_readRegA[9]~485_combout )))

	.dataa(\my_regfile|data_readRegA[9]~484_combout ),
	.datab(\my_regfile|data_readRegA[9]~486_combout ),
	.datac(\my_regfile|data_readRegA[9]~483_combout ),
	.datad(\my_regfile|data_readRegA[9]~485_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~487 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y47_N27
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y47_N17
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~480 (
// Equation(s):
// \my_regfile|data_readRegA[9]~480_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [9])) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [9]))))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [9]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~480 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegA[9]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N23
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y47_N21
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~479 (
// Equation(s):
// \my_regfile|data_readRegA[9]~479_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [9] & ((\my_regfile|bca|bitcheck[8]~21_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [9])))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|bca|bitcheck[8]~21_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [9]))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [9]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~479 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[9]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N17
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~478 (
// Equation(s):
// \my_regfile|data_readRegA[9]~478_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[6].dffei|q [9]) # (\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [9] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [9]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~478 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[9]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~481 (
// Equation(s):
// \my_regfile|data_readRegA[9]~481_combout  = (\my_regfile|data_readRegA[9]~479_combout  & (\my_regfile|data_readRegA[9]~478_combout  & ((\my_regfile|data_readRegA[9]~480_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[9]~480_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[9]~479_combout ),
	.datad(\my_regfile|data_readRegA[9]~478_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~481 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[9]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N23
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N5
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~471 (
// Equation(s):
// \my_regfile|data_readRegA[9]~471_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [9]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [9]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~471 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[9]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y49_N21
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y49_N3
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~472 (
// Equation(s):
// \my_regfile|data_readRegA[9]~472_combout  = (\my_regfile|bca|bitcheck[5]~3_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [9]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~3_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [9]) # ((!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~472 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[9]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N23
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y46_N21
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~475 (
// Equation(s):
// \my_regfile|data_readRegA[9]~475_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [9])) # (!\my_regfile|bca|bitcheck[13]~13_combout ))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [9] & 
// (\my_regfile|bca|bitcheck[14]~11_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [9]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~475 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[9]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y48_N15
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y48_N25
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~473 (
// Equation(s):
// \my_regfile|data_readRegA[9]~473_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [9]) # (\my_regfile|bca|bitcheck[10]~5_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [9]) # ((\my_regfile|bca|bitcheck[10]~5_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[10]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~473 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[9]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N31
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y48_N21
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~476 (
// Equation(s):
// \my_regfile|data_readRegA[9]~476_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [9])) # (!\my_regfile|bca|bitcheck[15]~16_combout ))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [9] & 
// (\my_regfile|bca|bitcheck[16]~15_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [9]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~476 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[9]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y46_N25
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y46_N7
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~474 (
// Equation(s):
// \my_regfile|data_readRegA[9]~474_combout  = (\my_regfile|bca|bitcheck[12]~9_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [9]) # (!\my_regfile|bca|bitcheck[11]~10_combout )))) # (!\my_regfile|bca|bitcheck[12]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [9]) # (!\my_regfile|bca|bitcheck[11]~10_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[11]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~474 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[9]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~477 (
// Equation(s):
// \my_regfile|data_readRegA[9]~477_combout  = (\my_regfile|data_readRegA[9]~475_combout  & (\my_regfile|data_readRegA[9]~473_combout  & (\my_regfile|data_readRegA[9]~476_combout  & \my_regfile|data_readRegA[9]~474_combout )))

	.dataa(\my_regfile|data_readRegA[9]~475_combout ),
	.datab(\my_regfile|data_readRegA[9]~473_combout ),
	.datac(\my_regfile|data_readRegA[9]~476_combout ),
	.datad(\my_regfile|data_readRegA[9]~474_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~477 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~482 (
// Equation(s):
// \my_regfile|data_readRegA[9]~482_combout  = (\my_regfile|data_readRegA[9]~481_combout  & (\my_regfile|data_readRegA[9]~471_combout  & (\my_regfile|data_readRegA[9]~472_combout  & \my_regfile|data_readRegA[9]~477_combout )))

	.dataa(\my_regfile|data_readRegA[9]~481_combout ),
	.datab(\my_regfile|data_readRegA[9]~471_combout ),
	.datac(\my_regfile|data_readRegA[9]~472_combout ),
	.datad(\my_regfile|data_readRegA[9]~477_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~482 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N9
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y39_N7
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~488 (
// Equation(s):
// \my_regfile|data_readRegA[9]~488_combout  = (\my_regfile|bca|bitcheck[27]~38_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [9]) # (\my_regfile|bca|bitcheck[28]~37_combout )))) # 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [9]) # ((\my_regfile|bca|bitcheck[28]~37_combout ))))

	.dataa(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[28]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~488 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[9]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[31].dffei|q[9]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[31].dffei|q[9]~feeder_combout  = \my_processor|data_writeReg[9]~228_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~228_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[31].dffei|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N17
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[31].dffei|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[9]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[9]~feeder_combout  = \my_processor|data_writeReg[9]~228_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~228_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N9
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y39_N5
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~489 (
// Equation(s):
// \my_regfile|data_readRegA[9]~489_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [9]) # (!\my_regfile|bca|bitcheck[29]~40_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [9] & 
// (\my_regfile|bca|bitcheck[30]~39_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [9]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|bca|bitcheck[29]~40_combout ),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~489 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[9]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~490 (
// Equation(s):
// \my_regfile|data_readRegA[9]~490_combout  = (\my_regfile|data_readRegA[9]~488_combout  & (\my_regfile|data_readRegA[9]~489_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [9]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|data_readRegA[9]~488_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [9]),
	.datad(\my_regfile|data_readRegA[9]~489_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~490 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[9]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N8
cycloneive_lcell_comb \my_processor|data[9]~41 (
// Equation(s):
// \my_processor|data[9]~41_combout  = ((\my_regfile|data_readRegA[9]~487_combout  & (\my_regfile|data_readRegA[9]~482_combout  & \my_regfile|data_readRegA[9]~490_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(\my_regfile|data_readRegA[9]~487_combout ),
	.datac(\my_regfile|data_readRegA[9]~482_combout ),
	.datad(\my_regfile|data_readRegA[9]~490_combout ),
	.cin(gnd),
	.combout(\my_processor|data[9]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[9]~41 .lut_mask = 16'hD555;
defparam \my_processor|data[9]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[9]~41_combout ,\my_processor|data[8]~40_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N0
cycloneive_lcell_comb \my_processor|ALUOper|Add0~16 (
// Equation(s):
// \my_processor|ALUOper|Add0~16_combout  = ((\my_processor|dataB[8]~23_combout  $ (\my_processor|dataA[8]~75_combout  $ (!\my_processor|ALUOper|Add0~15 )))) # (GND)
// \my_processor|ALUOper|Add0~17  = CARRY((\my_processor|dataB[8]~23_combout  & ((\my_processor|dataA[8]~75_combout ) # (!\my_processor|ALUOper|Add0~15 ))) # (!\my_processor|dataB[8]~23_combout  & (\my_processor|dataA[8]~75_combout  & 
// !\my_processor|ALUOper|Add0~15 )))

	.dataa(\my_processor|dataB[8]~23_combout ),
	.datab(\my_processor|dataA[8]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~15 ),
	.combout(\my_processor|ALUOper|Add0~16_combout ),
	.cout(\my_processor|ALUOper|Add0~17 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~16 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N2
cycloneive_lcell_comb \my_processor|ALUOper|Add0~18 (
// Equation(s):
// \my_processor|ALUOper|Add0~18_combout  = (\my_processor|dataB[9]~22_combout  & ((\my_processor|dataA[9]~74_combout  & (\my_processor|ALUOper|Add0~17  & VCC)) # (!\my_processor|dataA[9]~74_combout  & (!\my_processor|ALUOper|Add0~17 )))) # 
// (!\my_processor|dataB[9]~22_combout  & ((\my_processor|dataA[9]~74_combout  & (!\my_processor|ALUOper|Add0~17 )) # (!\my_processor|dataA[9]~74_combout  & ((\my_processor|ALUOper|Add0~17 ) # (GND)))))
// \my_processor|ALUOper|Add0~19  = CARRY((\my_processor|dataB[9]~22_combout  & (!\my_processor|dataA[9]~74_combout  & !\my_processor|ALUOper|Add0~17 )) # (!\my_processor|dataB[9]~22_combout  & ((!\my_processor|ALUOper|Add0~17 ) # 
// (!\my_processor|dataA[9]~74_combout ))))

	.dataa(\my_processor|dataB[9]~22_combout ),
	.datab(\my_processor|dataA[9]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~17 ),
	.combout(\my_processor|ALUOper|Add0~18_combout ),
	.cout(\my_processor|ALUOper|Add0~19 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~18 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N0
cycloneive_lcell_comb \my_processor|ALUOper|Add1~16 (
// Equation(s):
// \my_processor|ALUOper|Add1~16_combout  = ((\my_processor|dataB[8]~23_combout  $ (\my_processor|dataA[8]~75_combout  $ (\my_processor|ALUOper|Add1~15 )))) # (GND)
// \my_processor|ALUOper|Add1~17  = CARRY((\my_processor|dataB[8]~23_combout  & (\my_processor|dataA[8]~75_combout  & !\my_processor|ALUOper|Add1~15 )) # (!\my_processor|dataB[8]~23_combout  & ((\my_processor|dataA[8]~75_combout ) # 
// (!\my_processor|ALUOper|Add1~15 ))))

	.dataa(\my_processor|dataB[8]~23_combout ),
	.datab(\my_processor|dataA[8]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~15 ),
	.combout(\my_processor|ALUOper|Add1~16_combout ),
	.cout(\my_processor|ALUOper|Add1~17 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~16 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N2
cycloneive_lcell_comb \my_processor|ALUOper|Add1~18 (
// Equation(s):
// \my_processor|ALUOper|Add1~18_combout  = (\my_processor|dataA[9]~74_combout  & ((\my_processor|dataB[9]~22_combout  & (!\my_processor|ALUOper|Add1~17 )) # (!\my_processor|dataB[9]~22_combout  & (\my_processor|ALUOper|Add1~17  & VCC)))) # 
// (!\my_processor|dataA[9]~74_combout  & ((\my_processor|dataB[9]~22_combout  & ((\my_processor|ALUOper|Add1~17 ) # (GND))) # (!\my_processor|dataB[9]~22_combout  & (!\my_processor|ALUOper|Add1~17 ))))
// \my_processor|ALUOper|Add1~19  = CARRY((\my_processor|dataA[9]~74_combout  & (\my_processor|dataB[9]~22_combout  & !\my_processor|ALUOper|Add1~17 )) # (!\my_processor|dataA[9]~74_combout  & ((\my_processor|dataB[9]~22_combout ) # 
// (!\my_processor|ALUOper|Add1~17 ))))

	.dataa(\my_processor|dataA[9]~74_combout ),
	.datab(\my_processor|dataB[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~17 ),
	.combout(\my_processor|ALUOper|Add1~18_combout ),
	.cout(\my_processor|ALUOper|Add1~19 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~18 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y42_N1
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[13]~200_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N9
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~404 (
// Equation(s):
// \my_regfile|data_readRegA[13]~404_combout  = (\my_regfile|bca|bitcheck[27]~38_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [13] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [13])))) # 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [13]))))

	.dataa(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~404 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[13]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N9
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N19
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~405 (
// Equation(s):
// \my_regfile|data_readRegA[13]~405_combout  = (\my_regfile|bca|bitcheck[29]~40_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [13] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [13])))) # 
// (!\my_regfile|bca|bitcheck[29]~40_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [13]))))

	.dataa(\my_regfile|bca|bitcheck[29]~40_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~405 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[13]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~406 (
// Equation(s):
// \my_regfile|data_readRegA[13]~406_combout  = (\my_regfile|data_readRegA[13]~404_combout  & (\my_regfile|data_readRegA[13]~405_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [13]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [13]),
	.datac(\my_regfile|data_readRegA[13]~404_combout ),
	.datad(\my_regfile|data_readRegA[13]~405_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~406 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[13]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[13]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[13]~feeder_combout  = \my_processor|data_writeReg[13]~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~200_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[13]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y49_N29
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[13]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[13]~feeder_combout  = \my_processor|data_writeReg[13]~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~200_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[13]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y49_N23
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~388 (
// Equation(s):
// \my_regfile|data_readRegA[13]~388_combout  = (\my_regfile|bca|bitcheck[5]~3_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [13]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~3_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [13]) # ((!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~388 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[13]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y47_N5
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[13]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[13]~feeder_combout  = \my_processor|data_writeReg[13]~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[13]~200_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[13]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N21
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~387 (
// Equation(s):
// \my_regfile|data_readRegA[13]~387_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [13])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [13])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~387 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[13]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N13
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y44_N19
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~394 (
// Equation(s):
// \my_regfile|data_readRegA[13]~394_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [13] & ((\my_regfile|bca|bitcheck[6]~20_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [13] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|bca|bitcheck[6]~20_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[4]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~394 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[13]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[3].dffei|q[13]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[3].dffei|q[13]~feeder_combout  = \my_processor|data_writeReg[13]~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[13]~200_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[3].dffei|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[13]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y47_N31
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[3].dffei|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[2].dffei|q[13]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[2].dffei|q[13]~feeder_combout  = \my_processor|data_writeReg[13]~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[13]~200_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[2].dffei|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[13]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y47_N13
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[2].dffei|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~396 (
// Equation(s):
// \my_regfile|data_readRegA[13]~396_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [13]) # ((!\my_processor|ctrl_readRegA[1]~10_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (((\my_processor|ctrl_readRegA[1]~10_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [13]),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~396 .lut_mask = 16'hBC8C;
defparam \my_regfile|data_readRegA[13]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N11
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y45_N13
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~395 (
// Equation(s):
// \my_regfile|data_readRegA[13]~395_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [13] & ((\my_regfile|bca|bitcheck[8]~21_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [13] & 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|bca|bitcheck[8]~21_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[7]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~395 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[13]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~397 (
// Equation(s):
// \my_regfile|data_readRegA[13]~397_combout  = (\my_regfile|data_readRegA[13]~394_combout  & (\my_regfile|data_readRegA[13]~395_combout  & ((\my_regfile|data_readRegA[13]~396_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_regfile|data_readRegA[13]~394_combout ),
	.datac(\my_regfile|data_readRegA[13]~396_combout ),
	.datad(\my_regfile|data_readRegA[13]~395_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~397 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[13]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[16].dffei|q[13]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[16].dffei|q[13]~feeder_combout  = \my_processor|data_writeReg[13]~200_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~200_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[16].dffei|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[13]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y47_N31
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[16].dffei|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y47_N1
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~392 (
// Equation(s):
// \my_regfile|data_readRegA[13]~392_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [13]) # ((!\my_regfile|bca|bitcheck[15]~16_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [13] & 
// (\my_regfile|bca|bitcheck[16]~15_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [13]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [13]),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [13]),
	.datac(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~392 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[13]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N27
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y48_N21
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~390 (
// Equation(s):
// \my_regfile|data_readRegA[13]~390_combout  = (\my_regfile|bca|bitcheck[11]~10_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [13] & ((\my_regfile|bca|bitcheck[12]~9_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [13])))) # 
// (!\my_regfile|bca|bitcheck[11]~10_combout  & ((\my_regfile|bca|bitcheck[12]~9_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [13]))))

	.dataa(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datab(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~390 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[13]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y48_N27
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y48_N21
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~389 (
// Equation(s):
// \my_regfile|data_readRegA[13]~389_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [13]) # (\my_regfile|bca|bitcheck[10]~5_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [13]) # (\my_regfile|bca|bitcheck[10]~5_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[10]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~389 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[13]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N13
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y46_N31
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~391 (
// Equation(s):
// \my_regfile|data_readRegA[13]~391_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [13] & (((\my_regfile|regWriteCheck_loop[14].dffei|q [13]) # (\my_regfile|bca|bitcheck[14]~11_combout )))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [13] & 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [13]) # (\my_regfile|bca|bitcheck[14]~11_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~391 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[13]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~393 (
// Equation(s):
// \my_regfile|data_readRegA[13]~393_combout  = (\my_regfile|data_readRegA[13]~392_combout  & (\my_regfile|data_readRegA[13]~390_combout  & (\my_regfile|data_readRegA[13]~389_combout  & \my_regfile|data_readRegA[13]~391_combout )))

	.dataa(\my_regfile|data_readRegA[13]~392_combout ),
	.datab(\my_regfile|data_readRegA[13]~390_combout ),
	.datac(\my_regfile|data_readRegA[13]~389_combout ),
	.datad(\my_regfile|data_readRegA[13]~391_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~393 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~398 (
// Equation(s):
// \my_regfile|data_readRegA[13]~398_combout  = (\my_regfile|data_readRegA[13]~388_combout  & (\my_regfile|data_readRegA[13]~387_combout  & (\my_regfile|data_readRegA[13]~397_combout  & \my_regfile|data_readRegA[13]~393_combout )))

	.dataa(\my_regfile|data_readRegA[13]~388_combout ),
	.datab(\my_regfile|data_readRegA[13]~387_combout ),
	.datac(\my_regfile|data_readRegA[13]~397_combout ),
	.datad(\my_regfile|data_readRegA[13]~393_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~398 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N27
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N29
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~399 (
// Equation(s):
// \my_regfile|data_readRegA[13]~399_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [13] & ((\my_regfile|bca|bitcheck[18]~23_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [13])))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|bca|bitcheck[18]~23_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [13]))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~399 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[13]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N17
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N19
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~400 (
// Equation(s):
// \my_regfile|data_readRegA[13]~400_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & ((\my_regfile|bca|bitcheck[22]~29_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [13])))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [13] & ((\my_regfile|bca|bitcheck[22]~29_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [13]))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~400 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[13]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y40_N27
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y40_N29
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~401 (
// Equation(s):
// \my_regfile|data_readRegA[13]~401_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [13] & ((\my_regfile|bca|bitcheck[24]~31_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [13])))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|bca|bitcheck[24]~31_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [13]))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~401 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[13]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N7
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N25
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~402 (
// Equation(s):
// \my_regfile|data_readRegA[13]~402_combout  = (\my_regfile|bca|bitcheck[25]~35_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [13] & ((\my_regfile|bca|bitcheck[26]~33_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [13])))) # 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & ((\my_regfile|bca|bitcheck[26]~33_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [13]))))

	.dataa(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datab(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~402 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[13]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~403 (
// Equation(s):
// \my_regfile|data_readRegA[13]~403_combout  = (\my_regfile|data_readRegA[13]~399_combout  & (\my_regfile|data_readRegA[13]~400_combout  & (\my_regfile|data_readRegA[13]~401_combout  & \my_regfile|data_readRegA[13]~402_combout )))

	.dataa(\my_regfile|data_readRegA[13]~399_combout ),
	.datab(\my_regfile|data_readRegA[13]~400_combout ),
	.datac(\my_regfile|data_readRegA[13]~401_combout ),
	.datad(\my_regfile|data_readRegA[13]~402_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~403 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N12
cycloneive_lcell_comb \my_processor|data[13]~45 (
// Equation(s):
// \my_processor|data[13]~45_combout  = ((\my_regfile|data_readRegA[13]~406_combout  & (\my_regfile|data_readRegA[13]~398_combout  & \my_regfile|data_readRegA[13]~403_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[13]~406_combout ),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(\my_regfile|data_readRegA[13]~398_combout ),
	.datad(\my_regfile|data_readRegA[13]~403_combout ),
	.cin(gnd),
	.combout(\my_processor|data[13]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[13]~45 .lut_mask = 16'hB333;
defparam \my_processor|data[13]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[13]~45_combout ,\my_processor|data[12]~44_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X73_Y37_N31
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~207_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[12]~207_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[12]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N25
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~421 (
// Equation(s):
// \my_regfile|data_readRegA[12]~421_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & ((\my_regfile|bca|bitcheck[22]~29_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [12])))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [12] & ((\my_regfile|bca|bitcheck[22]~29_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [12]))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~421 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[12]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N29
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y40_N5
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~422 (
// Equation(s):
// \my_regfile|data_readRegA[12]~422_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [12]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [12]) # ((\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [12]),
	.datac(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~422 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[12]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N5
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N11
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~423 (
// Equation(s):
// \my_regfile|data_readRegA[12]~423_combout  = (\my_regfile|bca|bitcheck[25]~35_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [12]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & (((\my_regfile|regWriteCheck_loop[26].dffei|q [12]) # (\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~423 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[12]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N15
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y46_N1
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~420 (
// Equation(s):
// \my_regfile|data_readRegA[12]~420_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [12])) # (!\my_regfile|bca|bitcheck[19]~24_combout ))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [12]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~420 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[12]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~424 (
// Equation(s):
// \my_regfile|data_readRegA[12]~424_combout  = (\my_regfile|data_readRegA[12]~421_combout  & (\my_regfile|data_readRegA[12]~422_combout  & (\my_regfile|data_readRegA[12]~423_combout  & \my_regfile|data_readRegA[12]~420_combout )))

	.dataa(\my_regfile|data_readRegA[12]~421_combout ),
	.datab(\my_regfile|data_readRegA[12]~422_combout ),
	.datac(\my_regfile|data_readRegA[12]~423_combout ),
	.datad(\my_regfile|data_readRegA[12]~420_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~424 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y49_N25
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y49_N11
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~408 (
// Equation(s):
// \my_regfile|data_readRegA[12]~408_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [12])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [12])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~408 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegA[12]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y47_N23
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y47_N21
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~413 (
// Equation(s):
// \my_regfile|data_readRegA[12]~413_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [12] & ((\my_regfile|bca|bitcheck[16]~15_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [12] & 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|bca|bitcheck[16]~15_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~413 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[12]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y44_N7
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y44_N25
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~412 (
// Equation(s):
// \my_regfile|data_readRegA[12]~412_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [12] & ((\my_regfile|bca|bitcheck[14]~11_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [12])))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|bca|bitcheck[14]~11_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [12]))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|bca|bitcheck[14]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~412 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[12]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N25
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N19
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~411 (
// Equation(s):
// \my_regfile|data_readRegA[12]~411_combout  = (\my_regfile|bca|bitcheck[12]~9_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [12]) # ((!\my_regfile|bca|bitcheck[11]~10_combout )))) # (!\my_regfile|bca|bitcheck[12]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [12]) # (!\my_regfile|bca|bitcheck[11]~10_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[11]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~411 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[12]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y48_N31
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y48_N5
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~410 (
// Equation(s):
// \my_regfile|data_readRegA[12]~410_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [12] & (((\my_regfile|regWriteCheck_loop[10].dffei|q [12]) # (\my_regfile|bca|bitcheck[10]~5_combout )))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [12] & 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [12]) # (\my_regfile|bca|bitcheck[10]~5_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[10]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~410 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[12]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~414 (
// Equation(s):
// \my_regfile|data_readRegA[12]~414_combout  = (\my_regfile|data_readRegA[12]~413_combout  & (\my_regfile|data_readRegA[12]~412_combout  & (\my_regfile|data_readRegA[12]~411_combout  & \my_regfile|data_readRegA[12]~410_combout )))

	.dataa(\my_regfile|data_readRegA[12]~413_combout ),
	.datab(\my_regfile|data_readRegA[12]~412_combout ),
	.datac(\my_regfile|data_readRegA[12]~411_combout ),
	.datad(\my_regfile|data_readRegA[12]~410_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~414 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y49_N1
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y49_N31
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~409 (
// Equation(s):
// \my_regfile|data_readRegA[12]~409_combout  = (\my_regfile|bca|bitcheck[5]~3_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [12]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~3_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [12]) # ((!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~409 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[12]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y48_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~207_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[12]~207_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[12]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y48_N13
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y48_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[4].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[4].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~207_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[12]~207_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[4].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[12]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y48_N3
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[4].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y48_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~415 (
// Equation(s):
// \my_regfile|data_readRegA[12]~415_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [12]) # ((\my_regfile|bca|bitcheck[4]~19_combout )))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [12] & 
// (\my_regfile|bca|bitcheck[6]~20_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [12]) # (\my_regfile|bca|bitcheck[4]~19_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [12]),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [12]),
	.datac(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~415 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[12]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y49_N17
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y49_N3
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y49_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~417 (
// Equation(s):
// \my_regfile|data_readRegA[12]~417_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [12])) # (!\my_processor|ctrl_readRegA[1]~10_combout ))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_processor|ctrl_readRegA[1]~10_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [12])))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~417 .lut_mask = 16'hEA62;
defparam \my_regfile|data_readRegA[12]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[8].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[8].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~207_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~207_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[8].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[12]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N11
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[8].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[7].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[7].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~207_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~207_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[7].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[12]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N25
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[7].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~416 (
// Equation(s):
// \my_regfile|data_readRegA[12]~416_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [12] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [12])) # (!\my_regfile|bca|bitcheck[7]~22_combout ))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [12] & 
// (\my_regfile|bca|bitcheck[8]~21_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [12]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~416 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[12]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~418 (
// Equation(s):
// \my_regfile|data_readRegA[12]~418_combout  = (\my_regfile|data_readRegA[12]~415_combout  & (\my_regfile|data_readRegA[12]~416_combout  & ((\my_regfile|data_readRegA[12]~417_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[12]~415_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[12]~417_combout ),
	.datad(\my_regfile|data_readRegA[12]~416_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~418 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[12]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~419 (
// Equation(s):
// \my_regfile|data_readRegA[12]~419_combout  = (\my_regfile|data_readRegA[12]~408_combout  & (\my_regfile|data_readRegA[12]~414_combout  & (\my_regfile|data_readRegA[12]~409_combout  & \my_regfile|data_readRegA[12]~418_combout )))

	.dataa(\my_regfile|data_readRegA[12]~408_combout ),
	.datab(\my_regfile|data_readRegA[12]~414_combout ),
	.datac(\my_regfile|data_readRegA[12]~409_combout ),
	.datad(\my_regfile|data_readRegA[12]~418_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~419 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~428 (
// Equation(s):
// \my_regfile|data_readRegA[12]~428_combout  = (\my_regfile|data_readRegA[12]~427_combout  & (\my_regfile|data_readRegA[12]~424_combout  & \my_regfile|data_readRegA[12]~419_combout ))

	.dataa(\my_regfile|data_readRegA[12]~427_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[12]~424_combout ),
	.datad(\my_regfile|data_readRegA[12]~419_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~428 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[12]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N14
cycloneive_lcell_comb \my_processor|dataA[12]~109 (
// Equation(s):
// \my_processor|dataA[12]~109_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[12]~428_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~27_combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[12]~428_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[12]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[12]~109 .lut_mask = 16'h5501;
defparam \my_processor|dataA[12]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N13
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y39_N15
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~422 (
// Equation(s):
// \my_regfile|data_readRegB[12]~422_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [12] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[27]~25_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [12] & 
// (\my_regfile|bcb|bitcheck[28]~24_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~422 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[12]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N15
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y39_N21
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~207_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~423 (
// Equation(s):
// \my_regfile|data_readRegB[12]~423_combout  = (\my_regfile|bcb|bitcheck[30]~26_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|bcb|bitcheck[30]~26_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~423 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[12]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~424 (
// Equation(s):
// \my_regfile|data_readRegB[12]~424_combout  = (\my_regfile|data_readRegB[12]~422_combout  & (\my_regfile|data_readRegB[12]~423_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [12]),
	.datac(\my_regfile|data_readRegB[12]~422_combout ),
	.datad(\my_regfile|data_readRegB[12]~423_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~424 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[12]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~413 (
// Equation(s):
// \my_regfile|data_readRegB[12]~413_combout  = (\my_regfile|bcb|bitcheck[11]~6_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [12]) # (\my_regfile|bcb|bitcheck[12]~5_combout )))) # 
// (!\my_regfile|bcb|bitcheck[11]~6_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [12]) # ((\my_regfile|bcb|bitcheck[12]~5_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~413 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[12]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~415 (
// Equation(s):
// \my_regfile|data_readRegB[12]~415_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [12] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[15]~12_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [12] & 
// (\my_regfile|bcb|bitcheck[16]~11_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~415 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[12]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~412 (
// Equation(s):
// \my_regfile|data_readRegB[12]~412_combout  = (\my_regfile|bcb|bitcheck[9]~3_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [12]) # (\my_regfile|bcb|bitcheck[10]~1_combout )))) # 
// (!\my_regfile|bcb|bitcheck[9]~3_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [12]) # ((\my_regfile|bcb|bitcheck[10]~1_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~412 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[12]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~414 (
// Equation(s):
// \my_regfile|data_readRegB[12]~414_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [12] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [12])) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [12] & 
// (\my_regfile|bcb|bitcheck[14]~7_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~414 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[12]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~416 (
// Equation(s):
// \my_regfile|data_readRegB[12]~416_combout  = (\my_regfile|data_readRegB[12]~413_combout  & (\my_regfile|data_readRegB[12]~415_combout  & (\my_regfile|data_readRegB[12]~412_combout  & \my_regfile|data_readRegB[12]~414_combout )))

	.dataa(\my_regfile|data_readRegB[12]~413_combout ),
	.datab(\my_regfile|data_readRegB[12]~415_combout ),
	.datac(\my_regfile|data_readRegB[12]~412_combout ),
	.datad(\my_regfile|data_readRegB[12]~414_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~416 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~420 (
// Equation(s):
// \my_regfile|data_readRegB[12]~420_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [12] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[25]~22_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [12] & 
// (\my_regfile|bcb|bitcheck[26]~21_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~420 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[12]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~417 (
// Equation(s):
// \my_regfile|data_readRegB[12]~417_combout  = (\my_regfile|bcb|bitcheck[19]~14_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [12]) # (\my_regfile|bcb|bitcheck[18]~13_combout )))) # 
// (!\my_regfile|bcb|bitcheck[19]~14_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [12]) # ((\my_regfile|bcb|bitcheck[18]~13_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~417 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[12]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~418 (
// Equation(s):
// \my_regfile|data_readRegB[12]~418_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [12] & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [12] & 
// (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~418 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[12]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~419 (
// Equation(s):
// \my_regfile|data_readRegB[12]~419_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [12] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[23]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [12] & 
// (\my_regfile|bcb|bitcheck[24]~19_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~419 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[12]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~421 (
// Equation(s):
// \my_regfile|data_readRegB[12]~421_combout  = (\my_regfile|data_readRegB[12]~420_combout  & (\my_regfile|data_readRegB[12]~417_combout  & (\my_regfile|data_readRegB[12]~418_combout  & \my_regfile|data_readRegB[12]~419_combout )))

	.dataa(\my_regfile|data_readRegB[12]~420_combout ),
	.datab(\my_regfile|data_readRegB[12]~417_combout ),
	.datac(\my_regfile|data_readRegB[12]~418_combout ),
	.datad(\my_regfile|data_readRegB[12]~419_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~421 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N0
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[5]~29 (
// Equation(s):
// \my_regfile|bcb|bitcheck[5]~29_combout  = (\my_processor|ctrl_readRegB[2]~7_combout  & (\my_processor|ctrl_readRegB[0]~0_combout  & (!\my_processor|ctrl_readRegB[1]~1_combout  & !\my_processor|ctrl_readRegB[3]~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~7_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[5]~29 .lut_mask = 16'h0008;
defparam \my_regfile|bcb|bitcheck[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~425 (
// Equation(s):
// \my_regfile|data_readRegB[12]~425_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [12]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [12]))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [12]),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~425 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegB[12]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~426 (
// Equation(s):
// \my_regfile|data_readRegB[12]~426_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [12])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [12])))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~426 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegB[12]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y48_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~428 (
// Equation(s):
// \my_regfile|data_readRegB[12]~428_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [12]) # ((\my_regfile|bcb|bitcheck[4]~34_combout )))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [12] & 
// (\my_regfile|bcb|bitcheck[6]~35_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [12]) # (\my_regfile|bcb|bitcheck[4]~34_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [12]),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [12]),
	.datac(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datad(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~428 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[12]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y49_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~427 (
// Equation(s):
// \my_regfile|data_readRegB[12]~427_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # (((\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [12])) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [12]),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~427 .lut_mask = 16'hF8FF;
defparam \my_regfile|data_readRegB[12]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~429 (
// Equation(s):
// \my_regfile|data_readRegB[12]~429_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [12] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [12])) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [12] & 
// (\my_regfile|bcb|bitcheck[8]~36_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.datac(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~429 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegB[12]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y49_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~430 (
// Equation(s):
// \my_regfile|data_readRegB[12]~430_combout  = (\my_regfile|data_readRegB[12]~426_combout  & (\my_regfile|data_readRegB[12]~428_combout  & (\my_regfile|data_readRegB[12]~427_combout  & \my_regfile|data_readRegB[12]~429_combout )))

	.dataa(\my_regfile|data_readRegB[12]~426_combout ),
	.datab(\my_regfile|data_readRegB[12]~428_combout ),
	.datac(\my_regfile|data_readRegB[12]~427_combout ),
	.datad(\my_regfile|data_readRegB[12]~429_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~430 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y49_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~431 (
// Equation(s):
// \my_regfile|data_readRegB[12]~431_combout  = (\my_regfile|data_readRegB[12]~425_combout  & (\my_regfile|data_readRegB[12]~430_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[3]~31_combout ))))

	.dataa(\my_regfile|data_readRegB[12]~425_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [12]),
	.datad(\my_regfile|data_readRegB[12]~430_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~431 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[12]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~432 (
// Equation(s):
// \my_regfile|data_readRegB[12]~432_combout  = (\my_regfile|data_readRegB[12]~424_combout  & (\my_regfile|data_readRegB[12]~416_combout  & (\my_regfile|data_readRegB[12]~421_combout  & \my_regfile|data_readRegB[12]~431_combout )))

	.dataa(\my_regfile|data_readRegB[12]~424_combout ),
	.datab(\my_regfile|data_readRegB[12]~416_combout ),
	.datac(\my_regfile|data_readRegB[12]~421_combout ),
	.datad(\my_regfile|data_readRegB[12]~431_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~432 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N30
cycloneive_lcell_comb \my_processor|dataA[12]~71 (
// Equation(s):
// \my_processor|dataA[12]~71_combout  = (\my_processor|dataA[12]~109_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[12]~432_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~28_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_processor|dataA[12]~109_combout ),
	.datad(\my_regfile|data_readRegB[12]~432_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[12]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[12]~71 .lut_mask = 16'hFCF4;
defparam \my_processor|dataA[12]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N18
cycloneive_lcell_comb \my_processor|dataB[12]~19 (
// Equation(s):
// \my_processor|dataB[12]~19_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [12])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[12]~432_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\my_regfile|data_readRegB[12]~432_combout ),
	.datad(\my_regfile|data_readRegB[31]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[12]~19 .lut_mask = 16'hD8DD;
defparam \my_processor|dataB[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N6
cycloneive_lcell_comb \my_processor|data_writeReg[12]~203 (
// Equation(s):
// \my_processor|data_writeReg[12]~203_combout  = (\my_processor|data_writeReg[4]~66_combout  & (((\my_processor|dataA[12]~71_combout ) # (\my_processor|dataB[12]~19_combout )) # (!\my_processor|data_writeReg[2]~60_combout ))) # 
// (!\my_processor|data_writeReg[4]~66_combout  & (\my_processor|data_writeReg[2]~60_combout  & (\my_processor|dataA[12]~71_combout  & \my_processor|dataB[12]~19_combout )))

	.dataa(\my_processor|data_writeReg[4]~66_combout ),
	.datab(\my_processor|data_writeReg[2]~60_combout ),
	.datac(\my_processor|dataA[12]~71_combout ),
	.datad(\my_processor|dataB[12]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~203 .lut_mask = 16'hEAA2;
defparam \my_processor|data_writeReg[12]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N4
cycloneive_lcell_comb \my_processor|ALUOper|Add1~20 (
// Equation(s):
// \my_processor|ALUOper|Add1~20_combout  = ((\my_processor|dataA[10]~73_combout  $ (\my_processor|dataB[10]~21_combout  $ (\my_processor|ALUOper|Add1~19 )))) # (GND)
// \my_processor|ALUOper|Add1~21  = CARRY((\my_processor|dataA[10]~73_combout  & ((!\my_processor|ALUOper|Add1~19 ) # (!\my_processor|dataB[10]~21_combout ))) # (!\my_processor|dataA[10]~73_combout  & (!\my_processor|dataB[10]~21_combout  & 
// !\my_processor|ALUOper|Add1~19 )))

	.dataa(\my_processor|dataA[10]~73_combout ),
	.datab(\my_processor|dataB[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~19 ),
	.combout(\my_processor|ALUOper|Add1~20_combout ),
	.cout(\my_processor|ALUOper|Add1~21 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~20 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N6
cycloneive_lcell_comb \my_processor|ALUOper|Add1~22 (
// Equation(s):
// \my_processor|ALUOper|Add1~22_combout  = (\my_processor|dataB[11]~20_combout  & ((\my_processor|dataA[11]~72_combout  & (!\my_processor|ALUOper|Add1~21 )) # (!\my_processor|dataA[11]~72_combout  & ((\my_processor|ALUOper|Add1~21 ) # (GND))))) # 
// (!\my_processor|dataB[11]~20_combout  & ((\my_processor|dataA[11]~72_combout  & (\my_processor|ALUOper|Add1~21  & VCC)) # (!\my_processor|dataA[11]~72_combout  & (!\my_processor|ALUOper|Add1~21 ))))
// \my_processor|ALUOper|Add1~23  = CARRY((\my_processor|dataB[11]~20_combout  & ((!\my_processor|ALUOper|Add1~21 ) # (!\my_processor|dataA[11]~72_combout ))) # (!\my_processor|dataB[11]~20_combout  & (!\my_processor|dataA[11]~72_combout  & 
// !\my_processor|ALUOper|Add1~21 )))

	.dataa(\my_processor|dataB[11]~20_combout ),
	.datab(\my_processor|dataA[11]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~21 ),
	.combout(\my_processor|ALUOper|Add1~22_combout ),
	.cout(\my_processor|ALUOper|Add1~23 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~22 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N8
cycloneive_lcell_comb \my_processor|ALUOper|Add1~24 (
// Equation(s):
// \my_processor|ALUOper|Add1~24_combout  = ((\my_processor|dataA[12]~71_combout  $ (\my_processor|dataB[12]~19_combout  $ (\my_processor|ALUOper|Add1~23 )))) # (GND)
// \my_processor|ALUOper|Add1~25  = CARRY((\my_processor|dataA[12]~71_combout  & ((!\my_processor|ALUOper|Add1~23 ) # (!\my_processor|dataB[12]~19_combout ))) # (!\my_processor|dataA[12]~71_combout  & (!\my_processor|dataB[12]~19_combout  & 
// !\my_processor|ALUOper|Add1~23 )))

	.dataa(\my_processor|dataA[12]~71_combout ),
	.datab(\my_processor|dataB[12]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~23 ),
	.combout(\my_processor|ALUOper|Add1~24_combout ),
	.cout(\my_processor|ALUOper|Add1~25 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~24 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N6
cycloneive_lcell_comb \my_processor|data[24]~56 (
// Equation(s):
// \my_processor|data[24]~56_combout  = (\my_regfile|data_readRegA[24]~176_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[24]~176_combout ),
	.cin(gnd),
	.combout(\my_processor|data[24]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[24]~56 .lut_mask = 16'hFF33;
defparam \my_processor|data[24]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[25]~57_combout ,\my_processor|data[24]~56_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N4
cycloneive_lcell_comb \my_processor|data_writeReg[2]~81 (
// Equation(s):
// \my_processor|data_writeReg[2]~81_combout  = (!\my_processor|data_writeReg[2]~70_combout  & (\my_processor|aulOper[1]~1_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\my_processor|data_writeReg[2]~70_combout ),
	.datab(\my_processor|aulOper[1]~1_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~81 .lut_mask = 16'h0044;
defparam \my_processor|data_writeReg[2]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N27
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N13
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~142 (
// Equation(s):
// \my_regfile|data_readRegB[25]~142_combout  = (\my_regfile|bcb|bitcheck[24]~19_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [25])) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))) # (!\my_regfile|bcb|bitcheck[24]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datab(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~142 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[25]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N17
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N29
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~141 (
// Equation(s):
// \my_regfile|data_readRegB[25]~141_combout  = (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [25])))) # (!\my_regfile|bcb|bitcheck[22]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [25] & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [25]))))

	.dataa(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datab(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~141 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[25]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N17
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N19
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~143 (
// Equation(s):
// \my_regfile|data_readRegB[25]~143_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [25])) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~143 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[25]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N3
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N17
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~140 (
// Equation(s):
// \my_regfile|data_readRegB[25]~140_combout  = (\my_regfile|bcb|bitcheck[18]~13_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[19]~14_combout )))) # (!\my_regfile|bcb|bitcheck[18]~13_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[19]~14_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~140 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[25]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~144 (
// Equation(s):
// \my_regfile|data_readRegB[25]~144_combout  = (\my_regfile|data_readRegB[25]~142_combout  & (\my_regfile|data_readRegB[25]~141_combout  & (\my_regfile|data_readRegB[25]~143_combout  & \my_regfile|data_readRegB[25]~140_combout )))

	.dataa(\my_regfile|data_readRegB[25]~142_combout ),
	.datab(\my_regfile|data_readRegB[25]~141_combout ),
	.datac(\my_regfile|data_readRegB[25]~143_combout ),
	.datad(\my_regfile|data_readRegB[25]~140_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~144 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N25
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y39_N7
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~146 (
// Equation(s):
// \my_regfile|data_readRegB[25]~146_combout  = (\my_regfile|bcb|bitcheck[30]~26_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|bcb|bitcheck[30]~26_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~146 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[25]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N27
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N21
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~145 (
// Equation(s):
// \my_regfile|data_readRegB[25]~145_combout  = (\my_regfile|bcb|bitcheck[28]~24_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[27]~25_combout )))) # (!\my_regfile|bcb|bitcheck[28]~24_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~145 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[25]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~147 (
// Equation(s):
// \my_regfile|data_readRegB[25]~147_combout  = (\my_regfile|data_readRegB[25]~146_combout  & (\my_regfile|data_readRegB[25]~145_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datab(\my_regfile|data_readRegB[25]~146_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [25]),
	.datad(\my_regfile|data_readRegB[25]~145_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~147 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[25]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N5
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y46_N23
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~137 (
// Equation(s):
// \my_regfile|data_readRegB[25]~137_combout  = (\my_regfile|bcb|bitcheck[14]~7_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[13]~9_combout )))) # (!\my_regfile|bcb|bitcheck[14]~7_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~137 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[25]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[11].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[11].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg[25]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[25]~109_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[11].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[25]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y43_N13
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[11].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y46_N15
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~136 (
// Equation(s):
// \my_regfile|data_readRegB[25]~136_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [25] & (((\my_regfile|regWriteCheck_loop[12].dffei|q [25]) # (\my_regfile|bcb|bitcheck[12]~5_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [25] & 
// (!\my_regfile|bcb|bitcheck[11]~6_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [25]) # (\my_regfile|bcb|bitcheck[12]~5_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [25]),
	.datab(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~136 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegB[25]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N5
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg[25]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[25]~109_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[25]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N15
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~138 (
// Equation(s):
// \my_regfile|data_readRegB[25]~138_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [25]) # ((!\my_regfile|bcb|bitcheck[15]~12_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [25] & 
// (\my_regfile|bcb|bitcheck[16]~11_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [25]),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [25]),
	.datac(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datad(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~138 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[25]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N19
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N29
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~135 (
// Equation(s):
// \my_regfile|data_readRegB[25]~135_combout  = (\my_regfile|bcb|bitcheck[9]~3_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [25]) # (\my_regfile|bcb|bitcheck[10]~1_combout )))) # 
// (!\my_regfile|bcb|bitcheck[9]~3_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [25]) # ((\my_regfile|bcb|bitcheck[10]~1_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~135 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[25]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~139 (
// Equation(s):
// \my_regfile|data_readRegB[25]~139_combout  = (\my_regfile|data_readRegB[25]~137_combout  & (\my_regfile|data_readRegB[25]~136_combout  & (\my_regfile|data_readRegB[25]~138_combout  & \my_regfile|data_readRegB[25]~135_combout )))

	.dataa(\my_regfile|data_readRegB[25]~137_combout ),
	.datab(\my_regfile|data_readRegB[25]~136_combout ),
	.datac(\my_regfile|data_readRegB[25]~138_combout ),
	.datad(\my_regfile|data_readRegB[25]~135_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~139 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[3].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[3].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg[25]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[25]~109_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[3].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[25]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N19
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[3].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg[25]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[25]~109_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[25]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N9
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y41_N9
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~148 (
// Equation(s):
// \my_regfile|data_readRegB[25]~148_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [25])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [25])))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~148 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegB[25]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N29
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y45_N3
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~152 (
// Equation(s):
// \my_regfile|data_readRegB[25]~152_combout  = (\my_regfile|bcb|bitcheck[7]~37_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [25]) # (\my_regfile|bcb|bitcheck[8]~36_combout )))) # 
// (!\my_regfile|bcb|bitcheck[7]~37_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [25]) # ((\my_regfile|bcb|bitcheck[8]~36_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~152 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[25]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N17
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y46_N11
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~149 (
// Equation(s):
// \my_regfile|data_readRegB[25]~149_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [25])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [25])))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~149 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegB[25]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N25
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~109_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg[25]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[25]~109_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[25]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y49_N25
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~151 (
// Equation(s):
// \my_regfile|data_readRegB[25]~151_combout  = (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [25])))) # (!\my_regfile|bcb|bitcheck[4]~34_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [25] & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [25]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datab(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~151 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[25]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[2].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[2].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg[25]~109_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[25]~109_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[2].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[25]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y49_N21
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[2].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~150 (
// Equation(s):
// \my_regfile|data_readRegB[25]~150_combout  = ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [25] & \my_processor|ctrl_readRegB[1]~1_combout ))) # (!\my_regfile|bcb|bitcheck[3]~30_combout )

	.dataa(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [25]),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~150 .lut_mask = 16'hFDDD;
defparam \my_regfile|data_readRegB[25]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~153 (
// Equation(s):
// \my_regfile|data_readRegB[25]~153_combout  = (\my_regfile|data_readRegB[25]~152_combout  & (\my_regfile|data_readRegB[25]~149_combout  & (\my_regfile|data_readRegB[25]~151_combout  & \my_regfile|data_readRegB[25]~150_combout )))

	.dataa(\my_regfile|data_readRegB[25]~152_combout ),
	.datab(\my_regfile|data_readRegB[25]~149_combout ),
	.datac(\my_regfile|data_readRegB[25]~151_combout ),
	.datad(\my_regfile|data_readRegB[25]~150_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~153 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~154 (
// Equation(s):
// \my_regfile|data_readRegB[25]~154_combout  = (\my_regfile|data_readRegB[25]~148_combout  & (\my_regfile|data_readRegB[25]~153_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[3]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [25]),
	.datab(\my_regfile|data_readRegB[25]~148_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~31_combout ),
	.datad(\my_regfile|data_readRegB[25]~153_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~154 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegB[25]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~155 (
// Equation(s):
// \my_regfile|data_readRegB[25]~155_combout  = (\my_regfile|data_readRegB[25]~144_combout  & (\my_regfile|data_readRegB[25]~147_combout  & (\my_regfile|data_readRegB[25]~139_combout  & \my_regfile|data_readRegB[25]~154_combout )))

	.dataa(\my_regfile|data_readRegB[25]~144_combout ),
	.datab(\my_regfile|data_readRegB[25]~147_combout ),
	.datac(\my_regfile|data_readRegB[25]~139_combout ),
	.datad(\my_regfile|data_readRegB[25]~154_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~155 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N30
cycloneive_lcell_comb \my_processor|dataB[25]~6 (
// Equation(s):
// \my_processor|dataB[25]~6_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[25]~155_combout )) # 
// (!\my_regfile|data_readRegB[31]~28_combout )))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[25]~155_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[25]~6 .lut_mask = 16'hF5B1;
defparam \my_processor|dataB[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~146 (
// Equation(s):
// \my_regfile|data_readRegA[25]~146_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [25]) # ((!\my_regfile|bca|bitcheck[19]~24_combout )))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [25]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[19]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~146 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[25]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~147 (
// Equation(s):
// \my_regfile|data_readRegA[25]~147_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & ((\my_regfile|bca|bitcheck[22]~29_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [25])))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [25] & ((\my_regfile|bca|bitcheck[22]~29_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [25]))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~147 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[25]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~148 (
// Equation(s):
// \my_regfile|data_readRegA[25]~148_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [25] & (((\my_regfile|regWriteCheck_loop[24].dffei|q [25]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [25] & 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [25]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [25]),
	.datab(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~148 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[25]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~149 (
// Equation(s):
// \my_regfile|data_readRegA[25]~149_combout  = (\my_regfile|bca|bitcheck[25]~35_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [25] & ((\my_regfile|bca|bitcheck[26]~33_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [25])))) # 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & ((\my_regfile|bca|bitcheck[26]~33_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [25]))))

	.dataa(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datab(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~149 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[25]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~150 (
// Equation(s):
// \my_regfile|data_readRegA[25]~150_combout  = (\my_regfile|data_readRegA[25]~146_combout  & (\my_regfile|data_readRegA[25]~147_combout  & (\my_regfile|data_readRegA[25]~148_combout  & \my_regfile|data_readRegA[25]~149_combout )))

	.dataa(\my_regfile|data_readRegA[25]~146_combout ),
	.datab(\my_regfile|data_readRegA[25]~147_combout ),
	.datac(\my_regfile|data_readRegA[25]~148_combout ),
	.datad(\my_regfile|data_readRegA[25]~149_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~150 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~138 (
// Equation(s):
// \my_regfile|data_readRegA[25]~138_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [25] & (((\my_regfile|regWriteCheck_loop[14].dffei|q [25]) # (\my_regfile|bca|bitcheck[14]~11_combout )))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [25] & 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [25]) # (\my_regfile|bca|bitcheck[14]~11_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [25]),
	.datab(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~138 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[25]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~137 (
// Equation(s):
// \my_regfile|data_readRegA[25]~137_combout  = (\my_regfile|bca|bitcheck[11]~10_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [25] & ((\my_regfile|bca|bitcheck[12]~9_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [25])))) # 
// (!\my_regfile|bca|bitcheck[11]~10_combout  & ((\my_regfile|bca|bitcheck[12]~9_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [25]))))

	.dataa(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datab(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~137 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[25]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~136 (
// Equation(s):
// \my_regfile|data_readRegA[25]~136_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [25]) # (\my_regfile|bca|bitcheck[10]~5_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [25]) # (\my_regfile|bca|bitcheck[10]~5_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[10]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~136 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[25]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~139 (
// Equation(s):
// \my_regfile|data_readRegA[25]~139_combout  = (\my_regfile|bca|bitcheck[15]~16_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [25] & ((\my_regfile|bca|bitcheck[16]~15_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [25])))) # 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|bca|bitcheck[16]~15_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [25]))))

	.dataa(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datab(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~139 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[25]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~140 (
// Equation(s):
// \my_regfile|data_readRegA[25]~140_combout  = (\my_regfile|data_readRegA[25]~138_combout  & (\my_regfile|data_readRegA[25]~137_combout  & (\my_regfile|data_readRegA[25]~136_combout  & \my_regfile|data_readRegA[25]~139_combout )))

	.dataa(\my_regfile|data_readRegA[25]~138_combout ),
	.datab(\my_regfile|data_readRegA[25]~137_combout ),
	.datac(\my_regfile|data_readRegA[25]~136_combout ),
	.datad(\my_regfile|data_readRegA[25]~139_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~140 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~134 (
// Equation(s):
// \my_regfile|data_readRegA[25]~134_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [25]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [25]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~134 .lut_mask = 16'hFD75;
defparam \my_regfile|data_readRegA[25]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~141 (
// Equation(s):
// \my_regfile|data_readRegA[25]~141_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [25]) # ((\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [25]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [25]),
	.datac(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~141 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[25]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~143 (
// Equation(s):
// \my_regfile|data_readRegA[25]~143_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [25]) # (!\my_processor|ctrl_readRegA[1]~10_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [25] & (\my_processor|ctrl_readRegA[1]~10_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [25]),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~143 .lut_mask = 16'hEA4A;
defparam \my_regfile|data_readRegA[25]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~142 (
// Equation(s):
// \my_regfile|data_readRegA[25]~142_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [25] & ((\my_regfile|bca|bitcheck[8]~21_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [25])))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|bca|bitcheck[8]~21_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [25]))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~142 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[25]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~144 (
// Equation(s):
// \my_regfile|data_readRegA[25]~144_combout  = (\my_regfile|data_readRegA[25]~141_combout  & (\my_regfile|data_readRegA[25]~142_combout  & ((\my_regfile|data_readRegA[25]~143_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[25]~141_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[25]~143_combout ),
	.datad(\my_regfile|data_readRegA[25]~142_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~144 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[25]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~135 (
// Equation(s):
// \my_regfile|data_readRegA[25]~135_combout  = (\my_regfile|bca|bitcheck[21]~2_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [25]) # (!\my_regfile|bca|bitcheck[5]~3_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [25]) # ((!\my_regfile|bca|bitcheck[5]~3_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [25]),
	.datac(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~135 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[25]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~145 (
// Equation(s):
// \my_regfile|data_readRegA[25]~145_combout  = (\my_regfile|data_readRegA[25]~140_combout  & (\my_regfile|data_readRegA[25]~134_combout  & (\my_regfile|data_readRegA[25]~144_combout  & \my_regfile|data_readRegA[25]~135_combout )))

	.dataa(\my_regfile|data_readRegA[25]~140_combout ),
	.datab(\my_regfile|data_readRegA[25]~134_combout ),
	.datac(\my_regfile|data_readRegA[25]~144_combout ),
	.datad(\my_regfile|data_readRegA[25]~135_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~145 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~154 (
// Equation(s):
// \my_regfile|data_readRegA[25]~154_combout  = (\my_regfile|data_readRegA[25]~153_combout  & (\my_regfile|data_readRegA[25]~150_combout  & \my_regfile|data_readRegA[25]~145_combout ))

	.dataa(\my_regfile|data_readRegA[25]~153_combout ),
	.datab(\my_regfile|data_readRegA[25]~150_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[25]~145_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~154 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[25]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N0
cycloneive_lcell_comb \my_processor|dataA[25]~96 (
// Equation(s):
// \my_processor|dataA[25]~96_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[25]~154_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegA[25]~154_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[25]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[25]~96 .lut_mask = 16'h0F01;
defparam \my_processor|dataA[25]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N18
cycloneive_lcell_comb \my_processor|dataA[25]~58 (
// Equation(s):
// \my_processor|dataA[25]~58_combout  = (\my_processor|dataA[25]~96_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[25]~155_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[25]~155_combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|dataA[25]~96_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[25]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[25]~58 .lut_mask = 16'hFFB0;
defparam \my_processor|dataA[25]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N28
cycloneive_lcell_comb \my_processor|data_writeReg[2]~82 (
// Equation(s):
// \my_processor|data_writeReg[2]~82_combout  = (\my_processor|data_writeReg[2]~70_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_processor|aulOper[0]~0_combout  & \my_processor|aulOper[1]~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|aulOper[0]~0_combout ),
	.datac(\my_processor|data_writeReg[2]~70_combout ),
	.datad(\my_processor|aulOper[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~82 .lut_mask = 16'hF4F0;
defparam \my_processor|data_writeReg[2]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N15
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N29
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~174 (
// Equation(s):
// \my_regfile|data_readRegB[24]~174_combout  = (\my_regfile|bcb|bitcheck[28]~24_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[27]~25_combout )))) # (!\my_regfile|bcb|bitcheck[28]~24_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~174 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[24]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N23
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N5
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~175 (
// Equation(s):
// \my_regfile|data_readRegB[24]~175_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [24] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [24] & 
// (\my_regfile|bcb|bitcheck[30]~26_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [24]),
	.datab(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~175 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[24]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[31].dffei|q[24]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[31].dffei|q[24]~feeder_combout  = \my_processor|data_writeReg[24]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[31].dffei|q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[24]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N23
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[31].dffei|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~176 (
// Equation(s):
// \my_regfile|data_readRegB[24]~176_combout  = (\my_regfile|data_readRegB[24]~174_combout  & (\my_regfile|data_readRegB[24]~175_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datab(\my_regfile|data_readRegB[24]~174_combout ),
	.datac(\my_regfile|data_readRegB[24]~175_combout ),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~176 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegB[24]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y46_N9
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y46_N11
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~162 (
// Equation(s):
// \my_regfile|data_readRegB[24]~162_combout  = (\my_regfile|bcb|bitcheck[8]~36_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[7]~37_combout )))) # (!\my_regfile|bcb|bitcheck[8]~36_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~162 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[24]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N7
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[24]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[24]~feeder_combout  = \my_processor|data_writeReg[24]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[24]~117_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[24]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N17
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~161 (
// Equation(s):
// \my_regfile|data_readRegB[24]~161_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [24]) # ((\my_regfile|bcb|bitcheck[6]~35_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [24] & 
// (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [24]) # (\my_regfile|bcb|bitcheck[6]~35_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [24]),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [24]),
	.datac(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.datad(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~161 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[24]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y49_N13
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y49_N7
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~157 (
// Equation(s):
// \my_regfile|data_readRegB[24]~157_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [24])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [24])))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~157 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegB[24]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N7
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y46_N13
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~156 (
// Equation(s):
// \my_regfile|data_readRegB[24]~156_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [24]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [24]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~156 .lut_mask = 16'hFD75;
defparam \my_regfile|data_readRegB[24]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~158 (
// Equation(s):
// \my_regfile|data_readRegB[24]~158_combout  = (\my_regfile|data_readRegB[24]~157_combout  & \my_regfile|data_readRegB[24]~156_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[24]~157_combout ),
	.datad(\my_regfile|data_readRegB[24]~156_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~158 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegB[24]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N13
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N3
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~159 (
// Equation(s):
// \my_regfile|data_readRegB[24]~159_combout  = (((\my_regfile|regWriteCheck_loop[3].dffei|q [24]) # (!\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout )) # (!\my_regfile|bcb|bitcheck[3]~30_combout )

	.dataa(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [24]),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~159 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegB[24]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N0
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[2]~41 (
// Equation(s):
// \my_regfile|bcb|bitcheck[2]~41_combout  = ((\my_processor|ctrl_readRegB[0]~0_combout ) # (!\my_regfile|bcb|bitcheck[3]~30_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[2]~41 .lut_mask = 16'hFF77;
defparam \my_regfile|bcb|bitcheck[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N14
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[0]~40 (
// Equation(s):
// \my_regfile|bcb|bitcheck[0]~40_combout  = (\my_processor|ctrl_readRegB[1]~1_combout ) # ((\my_processor|ctrl_readRegB[0]~0_combout ) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[0]~40 .lut_mask = 16'hFFBB;
defparam \my_regfile|bcb|bitcheck[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~160 (
// Equation(s):
// \my_regfile|data_readRegB[24]~160_combout  = (\my_regfile|data_readRegB[24]~159_combout  & (\my_regfile|bcb|bitcheck[0]~40_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [24]) # (\my_regfile|bcb|bitcheck[2]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [24]),
	.datab(\my_regfile|data_readRegB[24]~159_combout ),
	.datac(\my_regfile|bcb|bitcheck[2]~41_combout ),
	.datad(\my_regfile|bcb|bitcheck[0]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~160 .lut_mask = 16'hC800;
defparam \my_regfile|data_readRegB[24]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~163 (
// Equation(s):
// \my_regfile|data_readRegB[24]~163_combout  = (\my_regfile|data_readRegB[24]~162_combout  & (\my_regfile|data_readRegB[24]~161_combout  & (\my_regfile|data_readRegB[24]~158_combout  & \my_regfile|data_readRegB[24]~160_combout )))

	.dataa(\my_regfile|data_readRegB[24]~162_combout ),
	.datab(\my_regfile|data_readRegB[24]~161_combout ),
	.datac(\my_regfile|data_readRegB[24]~158_combout ),
	.datad(\my_regfile|data_readRegB[24]~160_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~163 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y46_N23
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y46_N17
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~166 (
// Equation(s):
// \my_regfile|data_readRegB[24]~166_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [24] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [24])) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [24] & 
// (\my_regfile|bcb|bitcheck[14]~7_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [24]),
	.datab(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~166 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[24]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y46_N19
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y46_N25
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~165 (
// Equation(s):
// \my_regfile|data_readRegB[24]~165_combout  = (\my_regfile|bcb|bitcheck[12]~5_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[11]~6_combout )))) # (!\my_regfile|bcb|bitcheck[12]~5_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~165 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[24]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N23
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y46_N17
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~167 (
// Equation(s):
// \my_regfile|data_readRegB[24]~167_combout  = (\my_regfile|bcb|bitcheck[16]~11_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [24])) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))) # (!\my_regfile|bcb|bitcheck[16]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~167 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[24]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[24]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[24]~feeder_combout  = \my_processor|data_writeReg[24]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[24]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y40_N17
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N1
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~164 (
// Equation(s):
// \my_regfile|data_readRegB[24]~164_combout  = (\my_regfile|bcb|bitcheck[9]~3_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [24]) # (\my_regfile|bcb|bitcheck[10]~1_combout )))) # 
// (!\my_regfile|bcb|bitcheck[9]~3_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [24]) # (\my_regfile|bcb|bitcheck[10]~1_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~164 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[24]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~168 (
// Equation(s):
// \my_regfile|data_readRegB[24]~168_combout  = (\my_regfile|data_readRegB[24]~166_combout  & (\my_regfile|data_readRegB[24]~165_combout  & (\my_regfile|data_readRegB[24]~167_combout  & \my_regfile|data_readRegB[24]~164_combout )))

	.dataa(\my_regfile|data_readRegB[24]~166_combout ),
	.datab(\my_regfile|data_readRegB[24]~165_combout ),
	.datac(\my_regfile|data_readRegB[24]~167_combout ),
	.datad(\my_regfile|data_readRegB[24]~164_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~168 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N1
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~171 (
// Equation(s):
// \my_regfile|data_readRegB[24]~171_combout  = (\my_regfile|bcb|bitcheck[24]~19_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[23]~20_combout )))) # (!\my_regfile|bcb|bitcheck[24]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~171 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[24]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N3
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y46_N21
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~169 (
// Equation(s):
// \my_regfile|data_readRegB[24]~169_combout  = (\my_regfile|bcb|bitcheck[19]~14_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [24]) # (\my_regfile|bcb|bitcheck[18]~13_combout )))) # 
// (!\my_regfile|bcb|bitcheck[19]~14_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [24]) # ((\my_regfile|bcb|bitcheck[18]~13_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~169 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[24]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N29
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N11
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~170 (
// Equation(s):
// \my_regfile|data_readRegB[24]~170_combout  = (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [24])))) # (!\my_regfile|bcb|bitcheck[22]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [24] & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [24]))))

	.dataa(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datab(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~170 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[24]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N27
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N13
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~172 (
// Equation(s):
// \my_regfile|data_readRegB[24]~172_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [24] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [24])) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [24] & 
// (\my_regfile|bcb|bitcheck[26]~21_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [24]),
	.datab(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~172 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[24]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~173 (
// Equation(s):
// \my_regfile|data_readRegB[24]~173_combout  = (\my_regfile|data_readRegB[24]~171_combout  & (\my_regfile|data_readRegB[24]~169_combout  & (\my_regfile|data_readRegB[24]~170_combout  & \my_regfile|data_readRegB[24]~172_combout )))

	.dataa(\my_regfile|data_readRegB[24]~171_combout ),
	.datab(\my_regfile|data_readRegB[24]~169_combout ),
	.datac(\my_regfile|data_readRegB[24]~170_combout ),
	.datad(\my_regfile|data_readRegB[24]~172_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~173 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~177 (
// Equation(s):
// \my_regfile|data_readRegB[24]~177_combout  = (\my_regfile|data_readRegB[24]~176_combout  & (\my_regfile|data_readRegB[24]~163_combout  & (\my_regfile|data_readRegB[24]~168_combout  & \my_regfile|data_readRegB[24]~173_combout )))

	.dataa(\my_regfile|data_readRegB[24]~176_combout ),
	.datab(\my_regfile|data_readRegB[24]~163_combout ),
	.datac(\my_regfile|data_readRegB[24]~168_combout ),
	.datad(\my_regfile|data_readRegB[24]~173_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~177 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N30
cycloneive_lcell_comb \my_processor|dataB[24]~7 (
// Equation(s):
// \my_processor|dataB[24]~7_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[24]~177_combout )) # 
// (!\my_regfile|data_readRegB[31]~28_combout )))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[24]~177_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[24]~7 .lut_mask = 16'hF5B1;
defparam \my_processor|dataB[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N7
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~189 (
// Equation(s):
// \my_regfile|data_readRegA[23]~189_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [23] & ((\my_regfile|bca|bitcheck[18]~23_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [23])))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|bca|bitcheck[18]~23_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [23]))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~189 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[23]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N1
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N25
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~192 (
// Equation(s):
// \my_regfile|data_readRegA[23]~192_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [23])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [23]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~192 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[23]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N9
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N29
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~191 (
// Equation(s):
// \my_regfile|data_readRegA[23]~191_combout  = (\my_regfile|bca|bitcheck[24]~31_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [23])) # (!\my_regfile|bca|bitcheck[23]~32_combout ))) # (!\my_regfile|bca|bitcheck[24]~31_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [23]) # (!\my_regfile|bca|bitcheck[23]~32_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datab(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~191 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[23]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N9
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N7
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~190 (
// Equation(s):
// \my_regfile|data_readRegA[23]~190_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|bca|bitcheck[20]~28_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [23])))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [23] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [23]))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~190 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[23]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~193 (
// Equation(s):
// \my_regfile|data_readRegA[23]~193_combout  = (\my_regfile|data_readRegA[23]~189_combout  & (\my_regfile|data_readRegA[23]~192_combout  & (\my_regfile|data_readRegA[23]~191_combout  & \my_regfile|data_readRegA[23]~190_combout )))

	.dataa(\my_regfile|data_readRegA[23]~189_combout ),
	.datab(\my_regfile|data_readRegA[23]~192_combout ),
	.datac(\my_regfile|data_readRegA[23]~191_combout ),
	.datad(\my_regfile|data_readRegA[23]~190_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~193 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y43_N9
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N17
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N25
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~194 (
// Equation(s):
// \my_regfile|data_readRegA[23]~194_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [23])) # (!\my_regfile|bca|bitcheck[27]~38_combout ))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [23]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~194 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[23]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N3
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N3
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~195 (
// Equation(s):
// \my_regfile|data_readRegA[23]~195_combout  = (\my_regfile|bca|bitcheck[29]~40_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [23] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [23])))) # 
// (!\my_regfile|bca|bitcheck[29]~40_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [23]))))

	.dataa(\my_regfile|bca|bitcheck[29]~40_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~195 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[23]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~196 (
// Equation(s):
// \my_regfile|data_readRegA[23]~196_combout  = (\my_regfile|data_readRegA[23]~194_combout  & (\my_regfile|data_readRegA[23]~195_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [23]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [23]),
	.datab(\my_regfile|data_readRegA[23]~194_combout ),
	.datac(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datad(\my_regfile|data_readRegA[23]~195_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~196 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[23]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N9
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y43_N3
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~177 (
// Equation(s):
// \my_regfile|data_readRegA[23]~177_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [23])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [23])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~177 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[23]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N31
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y43_N5
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~178 (
// Equation(s):
// \my_regfile|data_readRegA[23]~178_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [23] & (((\my_regfile|regWriteCheck_loop[5].dffei|q [23])) # (!\my_regfile|bca|bitcheck[5]~3_combout ))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [23]) # (!\my_regfile|bca|bitcheck[5]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~178 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[23]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N17
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y43_N15
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~184 (
// Equation(s):
// \my_regfile|data_readRegA[23]~184_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [23] & ((\my_regfile|bca|bitcheck[6]~20_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [23] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|bca|bitcheck[6]~20_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[4]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~184 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[23]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N9
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N11
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~186 (
// Equation(s):
// \my_regfile|data_readRegA[23]~186_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [23]))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [23])))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~186 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegA[23]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N1
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y45_N19
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~185 (
// Equation(s):
// \my_regfile|data_readRegA[23]~185_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [23] & ((\my_regfile|bca|bitcheck[8]~21_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [23])))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|bca|bitcheck[8]~21_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [23]))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~185 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[23]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~187 (
// Equation(s):
// \my_regfile|data_readRegA[23]~187_combout  = (\my_regfile|data_readRegA[23]~184_combout  & (\my_regfile|data_readRegA[23]~185_combout  & ((\my_regfile|data_readRegA[23]~186_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[23]~184_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[23]~186_combout ),
	.datad(\my_regfile|data_readRegA[23]~185_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~187 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[23]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y47_N11
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y47_N25
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~180 (
// Equation(s):
// \my_regfile|data_readRegA[23]~180_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [23] & (((\my_regfile|regWriteCheck_loop[12].dffei|q [23]) # (\my_regfile|bca|bitcheck[12]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[11]~10_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [23]) # (\my_regfile|bca|bitcheck[12]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[12]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~180 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[23]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N9
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y43_N5
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~181 (
// Equation(s):
// \my_regfile|data_readRegA[23]~181_combout  = (\my_regfile|bca|bitcheck[14]~11_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [23])) # (!\my_regfile|bca|bitcheck[13]~13_combout ))) # (!\my_regfile|bca|bitcheck[14]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [23]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|bca|bitcheck[14]~11_combout ),
	.datab(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~181 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[23]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N27
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y46_N25
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~182 (
// Equation(s):
// \my_regfile|data_readRegA[23]~182_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [23] & ((\my_regfile|bca|bitcheck[16]~15_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|bca|bitcheck[16]~15_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~182 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[23]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N7
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y43_N7
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~179 (
// Equation(s):
// \my_regfile|data_readRegA[23]~179_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [23] & ((\my_regfile|bca|bitcheck[10]~5_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [23])))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & ((\my_regfile|bca|bitcheck[10]~5_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [23]))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~179 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[23]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~183 (
// Equation(s):
// \my_regfile|data_readRegA[23]~183_combout  = (\my_regfile|data_readRegA[23]~180_combout  & (\my_regfile|data_readRegA[23]~181_combout  & (\my_regfile|data_readRegA[23]~182_combout  & \my_regfile|data_readRegA[23]~179_combout )))

	.dataa(\my_regfile|data_readRegA[23]~180_combout ),
	.datab(\my_regfile|data_readRegA[23]~181_combout ),
	.datac(\my_regfile|data_readRegA[23]~182_combout ),
	.datad(\my_regfile|data_readRegA[23]~179_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~183 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~188 (
// Equation(s):
// \my_regfile|data_readRegA[23]~188_combout  = (\my_regfile|data_readRegA[23]~177_combout  & (\my_regfile|data_readRegA[23]~178_combout  & (\my_regfile|data_readRegA[23]~187_combout  & \my_regfile|data_readRegA[23]~183_combout )))

	.dataa(\my_regfile|data_readRegA[23]~177_combout ),
	.datab(\my_regfile|data_readRegA[23]~178_combout ),
	.datac(\my_regfile|data_readRegA[23]~187_combout ),
	.datad(\my_regfile|data_readRegA[23]~183_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~188 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~197 (
// Equation(s):
// \my_regfile|data_readRegA[23]~197_combout  = (\my_regfile|data_readRegA[23]~193_combout  & (\my_regfile|data_readRegA[23]~196_combout  & \my_regfile|data_readRegA[23]~188_combout ))

	.dataa(\my_regfile|data_readRegA[23]~193_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[23]~196_combout ),
	.datad(\my_regfile|data_readRegA[23]~188_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~197 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[23]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N22
cycloneive_lcell_comb \my_processor|dataA[23]~98 (
// Equation(s):
// \my_processor|dataA[23]~98_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[23]~197_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegA[23]~197_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[23]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[23]~98 .lut_mask = 16'h0F01;
defparam \my_processor|dataA[23]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N6
cycloneive_lcell_comb \my_processor|dataA[23]~60 (
// Equation(s):
// \my_processor|dataA[23]~60_combout  = (\my_processor|dataA[23]~98_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[23]~198_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_processor|dataA[23]~98_combout ),
	.datad(\my_regfile|data_readRegB[23]~198_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[23]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[23]~60 .lut_mask = 16'hFAF2;
defparam \my_processor|dataA[23]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N8
cycloneive_lcell_comb \my_processor|data_writeReg[17]~118 (
// Equation(s):
// \my_processor|data_writeReg[17]~118_combout  = (\my_processor|aulOper[0]~0_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & !\my_imem|altsyncram_component|auto_generated|q_a [11]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|aulOper[0]~0_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~118 .lut_mask = 16'hCCEE;
defparam \my_processor|data_writeReg[17]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N23
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y39_N13
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~110 (
// Equation(s):
// \my_regfile|data_readRegA[27]~110_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [27])) # (!\my_regfile|bca|bitcheck[29]~40_combout ))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [27]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|bca|bitcheck[29]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~110 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[27]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N5
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y41_N17
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N11
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~109 (
// Equation(s):
// \my_regfile|data_readRegA[27]~109_combout  = (\my_regfile|bca|bitcheck[27]~38_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [27]) # (\my_regfile|bca|bitcheck[28]~37_combout )))) # 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [27]) # ((\my_regfile|bca|bitcheck[28]~37_combout ))))

	.dataa(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [27]),
	.datac(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~109 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[27]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~111 (
// Equation(s):
// \my_regfile|data_readRegA[27]~111_combout  = (\my_regfile|data_readRegA[27]~110_combout  & (\my_regfile|data_readRegA[27]~109_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [27]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|data_readRegA[27]~110_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [27]),
	.datad(\my_regfile|data_readRegA[27]~109_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~111 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[27]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N29
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N25
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~107 (
// Equation(s):
// \my_regfile|data_readRegA[27]~107_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [27] & (((\my_regfile|regWriteCheck_loop[26].dffei|q [27]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [27] & 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [27]) # (\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~107 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[27]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N13
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N7
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~104 (
// Equation(s):
// \my_regfile|data_readRegA[27]~104_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [27] & ((\my_regfile|bca|bitcheck[18]~23_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [27] & 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|bca|bitcheck[18]~23_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[19]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~104 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[27]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N13
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~106 (
// Equation(s):
// \my_regfile|data_readRegA[27]~106_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [27] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [27]) # (!\my_regfile|bca|bitcheck[23]~32_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [27] & 
// (\my_regfile|bca|bitcheck[24]~31_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [27]) # (!\my_regfile|bca|bitcheck[23]~32_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datac(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~106 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[27]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[27]~93_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N13
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N29
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~105 (
// Equation(s):
// \my_regfile|data_readRegA[27]~105_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [27] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [27] & 
// (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[22]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~105 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[27]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~108 (
// Equation(s):
// \my_regfile|data_readRegA[27]~108_combout  = (\my_regfile|data_readRegA[27]~107_combout  & (\my_regfile|data_readRegA[27]~104_combout  & (\my_regfile|data_readRegA[27]~106_combout  & \my_regfile|data_readRegA[27]~105_combout )))

	.dataa(\my_regfile|data_readRegA[27]~107_combout ),
	.datab(\my_regfile|data_readRegA[27]~104_combout ),
	.datac(\my_regfile|data_readRegA[27]~106_combout ),
	.datad(\my_regfile|data_readRegA[27]~105_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~108 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N27
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y48_N5
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~94 (
// Equation(s):
// \my_regfile|data_readRegA[27]~94_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [27] & ((\my_regfile|bca|bitcheck[10]~5_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [27])))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & ((\my_regfile|bca|bitcheck[10]~5_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [27]))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~94 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[27]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y46_N3
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y46_N5
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~95 (
// Equation(s):
// \my_regfile|data_readRegA[27]~95_combout  = (\my_regfile|bca|bitcheck[11]~10_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [27] & ((\my_regfile|bca|bitcheck[12]~9_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [27])))) # 
// (!\my_regfile|bca|bitcheck[11]~10_combout  & ((\my_regfile|bca|bitcheck[12]~9_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [27]))))

	.dataa(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datab(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~95 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[27]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N3
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y46_N21
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~97 (
// Equation(s):
// \my_regfile|data_readRegA[27]~97_combout  = (\my_regfile|bca|bitcheck[15]~16_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [27] & ((\my_regfile|bca|bitcheck[16]~15_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [27])))) # 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|bca|bitcheck[16]~15_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [27]))))

	.dataa(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datab(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~97 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[27]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N9
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y46_N3
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~96 (
// Equation(s):
// \my_regfile|data_readRegA[27]~96_combout  = (\my_regfile|bca|bitcheck[14]~11_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [27])) # (!\my_regfile|bca|bitcheck[13]~13_combout ))) # (!\my_regfile|bca|bitcheck[14]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [27]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|bca|bitcheck[14]~11_combout ),
	.datab(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~96 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[27]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~98 (
// Equation(s):
// \my_regfile|data_readRegA[27]~98_combout  = (\my_regfile|data_readRegA[27]~94_combout  & (\my_regfile|data_readRegA[27]~95_combout  & (\my_regfile|data_readRegA[27]~97_combout  & \my_regfile|data_readRegA[27]~96_combout )))

	.dataa(\my_regfile|data_readRegA[27]~94_combout ),
	.datab(\my_regfile|data_readRegA[27]~95_combout ),
	.datac(\my_regfile|data_readRegA[27]~97_combout ),
	.datad(\my_regfile|data_readRegA[27]~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~98 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~93_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[27]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N29
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~93_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[27]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N19
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~93 (
// Equation(s):
// \my_regfile|data_readRegA[27]~93_combout  = (\my_regfile|bca|bitcheck[5]~3_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [27]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~3_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [27]) # ((!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [27]),
	.datac(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~93 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[27]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N19
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y46_N1
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~92 (
// Equation(s):
// \my_regfile|data_readRegA[27]~92_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [27]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [27]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~92 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[27]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~93_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y49_N5
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y45_N19
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~99 (
// Equation(s):
// \my_regfile|data_readRegA[27]~99_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [27]) # ((\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [27]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [27]),
	.datac(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~99 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[27]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y45_N13
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y45_N15
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~100 (
// Equation(s):
// \my_regfile|data_readRegA[27]~100_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [27] & ((\my_regfile|bca|bitcheck[8]~21_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [27])))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|bca|bitcheck[8]~21_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [27]))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~100 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[27]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N25
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N19
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~93_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~101 (
// Equation(s):
// \my_regfile|data_readRegA[27]~101_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [27])) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [27]))))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~101 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegA[27]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~102 (
// Equation(s):
// \my_regfile|data_readRegA[27]~102_combout  = (\my_regfile|data_readRegA[27]~99_combout  & (\my_regfile|data_readRegA[27]~100_combout  & ((\my_regfile|data_readRegA[27]~101_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[27]~99_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[27]~100_combout ),
	.datad(\my_regfile|data_readRegA[27]~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~102 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegA[27]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~103 (
// Equation(s):
// \my_regfile|data_readRegA[27]~103_combout  = (\my_regfile|data_readRegA[27]~98_combout  & (\my_regfile|data_readRegA[27]~93_combout  & (\my_regfile|data_readRegA[27]~92_combout  & \my_regfile|data_readRegA[27]~102_combout )))

	.dataa(\my_regfile|data_readRegA[27]~98_combout ),
	.datab(\my_regfile|data_readRegA[27]~93_combout ),
	.datac(\my_regfile|data_readRegA[27]~92_combout ),
	.datad(\my_regfile|data_readRegA[27]~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~103 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N24
cycloneive_lcell_comb \my_processor|data[27]~59 (
// Equation(s):
// \my_processor|data[27]~59_combout  = ((\my_regfile|data_readRegA[27]~111_combout  & (\my_regfile|data_readRegA[27]~108_combout  & \my_regfile|data_readRegA[27]~103_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[27]~111_combout ),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(\my_regfile|data_readRegA[27]~108_combout ),
	.datad(\my_regfile|data_readRegA[27]~103_combout ),
	.cin(gnd),
	.combout(\my_processor|data[27]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[27]~59 .lut_mask = 16'hB333;
defparam \my_processor|data[27]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[27]~59_combout ,\my_processor|data[26]~58_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X67_Y38_N3
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N15
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~128 (
// Equation(s):
// \my_regfile|data_readRegA[26]~128_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [26])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [26]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~128 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[26]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N31
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N5
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~127 (
// Equation(s):
// \my_regfile|data_readRegA[26]~127_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [26] & (((\my_regfile|regWriteCheck_loop[24].dffei|q [26]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [26] & 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [26]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~127 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[26]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N15
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N1
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~126 (
// Equation(s):
// \my_regfile|data_readRegA[26]~126_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & ((\my_regfile|bca|bitcheck[22]~29_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [26])))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [26] & ((\my_regfile|bca|bitcheck[22]~29_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [26]))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~126 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[26]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg[26]~101_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[26]~101_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[26]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N5
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y44_N15
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~125 (
// Equation(s):
// \my_regfile|data_readRegA[26]~125_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [26]) # (!\my_regfile|bca|bitcheck[19]~24_combout )))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [26]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[19]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~125 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[26]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~129 (
// Equation(s):
// \my_regfile|data_readRegA[26]~129_combout  = (\my_regfile|data_readRegA[26]~128_combout  & (\my_regfile|data_readRegA[26]~127_combout  & (\my_regfile|data_readRegA[26]~126_combout  & \my_regfile|data_readRegA[26]~125_combout )))

	.dataa(\my_regfile|data_readRegA[26]~128_combout ),
	.datab(\my_regfile|data_readRegA[26]~127_combout ),
	.datac(\my_regfile|data_readRegA[26]~126_combout ),
	.datad(\my_regfile|data_readRegA[26]~125_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~129 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y45_N23
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y45_N23
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~122 (
// Equation(s):
// \my_regfile|data_readRegA[26]~122_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [26])) # (!\my_processor|ctrl_readRegA[1]~10_combout ))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_processor|ctrl_readRegA[1]~10_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [26])))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~122 .lut_mask = 16'hEA62;
defparam \my_regfile|data_readRegA[26]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N29
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y45_N15
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~120 (
// Equation(s):
// \my_regfile|data_readRegA[26]~120_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [26] & (((\my_regfile|regWriteCheck_loop[6].dffei|q [26]) # (\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [26] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [26]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~120 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[26]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y45_N17
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y45_N19
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~121 (
// Equation(s):
// \my_regfile|data_readRegA[26]~121_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [26] & ((\my_regfile|bca|bitcheck[8]~21_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [26])))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|bca|bitcheck[8]~21_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [26]))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~121 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[26]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~123 (
// Equation(s):
// \my_regfile|data_readRegA[26]~123_combout  = (\my_regfile|data_readRegA[26]~120_combout  & (\my_regfile|data_readRegA[26]~121_combout  & ((\my_regfile|data_readRegA[26]~122_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[26]~122_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[26]~120_combout ),
	.datad(\my_regfile|data_readRegA[26]~121_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~123 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[26]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[17].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[17].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg[26]~101_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[17].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[26]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N17
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[17].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y45_N5
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~113 (
// Equation(s):
// \my_regfile|data_readRegA[26]~113_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [26])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [26])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [26]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~113 .lut_mask = 16'hB8FF;
defparam \my_regfile|data_readRegA[26]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N25
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y45_N17
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~114 (
// Equation(s):
// \my_regfile|data_readRegA[26]~114_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [26] & (((\my_regfile|regWriteCheck_loop[5].dffei|q [26])) # (!\my_regfile|bca|bitcheck[5]~3_combout ))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [26] & 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [26]) # (!\my_regfile|bca|bitcheck[5]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~114 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N7
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y46_N17
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~117 (
// Equation(s):
// \my_regfile|data_readRegA[26]~117_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [26] & (((\my_regfile|regWriteCheck_loop[14].dffei|q [26]) # (\my_regfile|bca|bitcheck[14]~11_combout )))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [26] & 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [26]) # (\my_regfile|bca|bitcheck[14]~11_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~117 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[26]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N5
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y46_N25
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~118 (
// Equation(s):
// \my_regfile|data_readRegA[26]~118_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [26])) # (!\my_regfile|bca|bitcheck[15]~16_combout ))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [26]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~118 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[26]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y46_N17
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y46_N15
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~116 (
// Equation(s):
// \my_regfile|data_readRegA[26]~116_combout  = (\my_regfile|bca|bitcheck[11]~10_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [26] & ((\my_regfile|bca|bitcheck[12]~9_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [26])))) # 
// (!\my_regfile|bca|bitcheck[11]~10_combout  & ((\my_regfile|bca|bitcheck[12]~9_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [26]))))

	.dataa(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datab(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~116 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[26]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N27
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N21
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~115 (
// Equation(s):
// \my_regfile|data_readRegA[26]~115_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [26] & ((\my_regfile|bca|bitcheck[10]~5_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [26])))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & ((\my_regfile|bca|bitcheck[10]~5_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [26]))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~115 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~119 (
// Equation(s):
// \my_regfile|data_readRegA[26]~119_combout  = (\my_regfile|data_readRegA[26]~117_combout  & (\my_regfile|data_readRegA[26]~118_combout  & (\my_regfile|data_readRegA[26]~116_combout  & \my_regfile|data_readRegA[26]~115_combout )))

	.dataa(\my_regfile|data_readRegA[26]~117_combout ),
	.datab(\my_regfile|data_readRegA[26]~118_combout ),
	.datac(\my_regfile|data_readRegA[26]~116_combout ),
	.datad(\my_regfile|data_readRegA[26]~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~119 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~124 (
// Equation(s):
// \my_regfile|data_readRegA[26]~124_combout  = (\my_regfile|data_readRegA[26]~123_combout  & (\my_regfile|data_readRegA[26]~113_combout  & (\my_regfile|data_readRegA[26]~114_combout  & \my_regfile|data_readRegA[26]~119_combout )))

	.dataa(\my_regfile|data_readRegA[26]~123_combout ),
	.datab(\my_regfile|data_readRegA[26]~113_combout ),
	.datac(\my_regfile|data_readRegA[26]~114_combout ),
	.datad(\my_regfile|data_readRegA[26]~119_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~124 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~133 (
// Equation(s):
// \my_regfile|data_readRegA[26]~133_combout  = (\my_regfile|data_readRegA[26]~129_combout  & (\my_regfile|data_readRegA[26]~132_combout  & \my_regfile|data_readRegA[26]~124_combout ))

	.dataa(\my_regfile|data_readRegA[26]~129_combout ),
	.datab(\my_regfile|data_readRegA[26]~132_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[26]~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~133 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[26]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N14
cycloneive_lcell_comb \my_processor|dataA[26]~95 (
// Equation(s):
// \my_processor|dataA[26]~95_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[26]~133_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[26]~133_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[26]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[26]~95 .lut_mask = 16'h3301;
defparam \my_processor|dataA[26]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y45_N27
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N31
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~124 (
// Equation(s):
// \my_regfile|data_readRegB[26]~124_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [26] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[27]~25_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [26] & 
// (\my_regfile|bcb|bitcheck[28]~24_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [26]),
	.datab(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~124 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[26]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N31
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N25
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~125 (
// Equation(s):
// \my_regfile|data_readRegB[26]~125_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [26] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [26] & 
// (\my_regfile|bcb|bitcheck[30]~26_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [26]),
	.datab(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~125 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[26]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~126 (
// Equation(s):
// \my_regfile|data_readRegB[26]~126_combout  = (\my_regfile|data_readRegB[26]~124_combout  & (\my_regfile|data_readRegB[26]~125_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [26]),
	.datac(\my_regfile|data_readRegB[26]~124_combout ),
	.datad(\my_regfile|data_readRegB[26]~125_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~126 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[26]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~117 (
// Equation(s):
// \my_regfile|data_readRegB[26]~117_combout  = (\my_regfile|bcb|bitcheck[15]~12_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [26] & ((\my_regfile|bcb|bitcheck[16]~11_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [26])))) # 
// (!\my_regfile|bcb|bitcheck[15]~12_combout  & ((\my_regfile|bcb|bitcheck[16]~11_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [26]))))

	.dataa(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datab(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~117 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[26]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~115 (
// Equation(s):
// \my_regfile|data_readRegB[26]~115_combout  = (\my_regfile|bcb|bitcheck[12]~5_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [26])) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))) # (!\my_regfile|bcb|bitcheck[12]~5_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~115 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~116 (
// Equation(s):
// \my_regfile|data_readRegB[26]~116_combout  = (\my_regfile|bcb|bitcheck[14]~7_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[13]~9_combout )))) # (!\my_regfile|bcb|bitcheck[14]~7_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~116 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[26]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~114 (
// Equation(s):
// \my_regfile|data_readRegB[26]~114_combout  = (\my_regfile|bcb|bitcheck[10]~1_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [26]) # ((!\my_regfile|bcb|bitcheck[9]~3_combout )))) # (!\my_regfile|bcb|bitcheck[10]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~114 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~118 (
// Equation(s):
// \my_regfile|data_readRegB[26]~118_combout  = (\my_regfile|data_readRegB[26]~117_combout  & (\my_regfile|data_readRegB[26]~115_combout  & (\my_regfile|data_readRegB[26]~116_combout  & \my_regfile|data_readRegB[26]~114_combout )))

	.dataa(\my_regfile|data_readRegB[26]~117_combout ),
	.datab(\my_regfile|data_readRegB[26]~115_combout ),
	.datac(\my_regfile|data_readRegB[26]~116_combout ),
	.datad(\my_regfile|data_readRegB[26]~114_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~118 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~131 (
// Equation(s):
// \my_regfile|data_readRegB[26]~131_combout  = (\my_regfile|bcb|bitcheck[7]~37_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [26]) # (\my_regfile|bcb|bitcheck[8]~36_combout )))) # 
// (!\my_regfile|bcb|bitcheck[7]~37_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [26]) # ((\my_regfile|bcb|bitcheck[8]~36_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~131 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[26]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~129 (
// Equation(s):
// \my_regfile|data_readRegB[26]~129_combout  = ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [26]))) # (!\my_regfile|bcb|bitcheck[3]~30_combout )

	.dataa(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~129 .lut_mask = 16'hFDF5;
defparam \my_regfile|data_readRegB[26]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~128 (
// Equation(s):
// \my_regfile|data_readRegB[26]~128_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [26]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [26]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [26]),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [26]),
	.datac(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~128 .lut_mask = 16'hCFAF;
defparam \my_regfile|data_readRegB[26]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~130 (
// Equation(s):
// \my_regfile|data_readRegB[26]~130_combout  = (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [26]) # ((\my_regfile|bcb|bitcheck[6]~35_combout )))) # (!\my_regfile|bcb|bitcheck[4]~34_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [26]) # (\my_regfile|bcb|bitcheck[6]~35_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~130 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[26]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~132 (
// Equation(s):
// \my_regfile|data_readRegB[26]~132_combout  = (\my_regfile|data_readRegB[26]~131_combout  & (\my_regfile|data_readRegB[26]~129_combout  & (\my_regfile|data_readRegB[26]~128_combout  & \my_regfile|data_readRegB[26]~130_combout )))

	.dataa(\my_regfile|data_readRegB[26]~131_combout ),
	.datab(\my_regfile|data_readRegB[26]~129_combout ),
	.datac(\my_regfile|data_readRegB[26]~128_combout ),
	.datad(\my_regfile|data_readRegB[26]~130_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~132 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~127 (
// Equation(s):
// \my_regfile|data_readRegB[26]~127_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [26])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [26])))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~127 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegB[26]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~133 (
// Equation(s):
// \my_regfile|data_readRegB[26]~133_combout  = (\my_regfile|data_readRegB[26]~132_combout  & (\my_regfile|data_readRegB[26]~127_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[3]~31_combout ))))

	.dataa(\my_regfile|data_readRegB[26]~132_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [26]),
	.datad(\my_regfile|data_readRegB[26]~127_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~133 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[26]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~120 (
// Equation(s):
// \my_regfile|data_readRegB[26]~120_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [26] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [26]) # (\my_regfile|bcb|bitcheck[20]~16_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [26] & 
// (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [26]) # (\my_regfile|bcb|bitcheck[20]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [26]),
	.datab(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~120 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[26]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~121 (
// Equation(s):
// \my_regfile|data_readRegB[26]~121_combout  = (\my_regfile|bcb|bitcheck[24]~19_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[23]~20_combout )))) # (!\my_regfile|bcb|bitcheck[24]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~121 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[26]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~119 (
// Equation(s):
// \my_regfile|data_readRegB[26]~119_combout  = (\my_regfile|bcb|bitcheck[18]~13_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[19]~14_combout )))) # (!\my_regfile|bcb|bitcheck[18]~13_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[19]~14_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~119 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[26]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~122 (
// Equation(s):
// \my_regfile|data_readRegB[26]~122_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [26])) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~122 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[26]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~123 (
// Equation(s):
// \my_regfile|data_readRegB[26]~123_combout  = (\my_regfile|data_readRegB[26]~120_combout  & (\my_regfile|data_readRegB[26]~121_combout  & (\my_regfile|data_readRegB[26]~119_combout  & \my_regfile|data_readRegB[26]~122_combout )))

	.dataa(\my_regfile|data_readRegB[26]~120_combout ),
	.datab(\my_regfile|data_readRegB[26]~121_combout ),
	.datac(\my_regfile|data_readRegB[26]~119_combout ),
	.datad(\my_regfile|data_readRegB[26]~122_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~123 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~134 (
// Equation(s):
// \my_regfile|data_readRegB[26]~134_combout  = (\my_regfile|data_readRegB[26]~126_combout  & (\my_regfile|data_readRegB[26]~118_combout  & (\my_regfile|data_readRegB[26]~133_combout  & \my_regfile|data_readRegB[26]~123_combout )))

	.dataa(\my_regfile|data_readRegB[26]~126_combout ),
	.datab(\my_regfile|data_readRegB[26]~118_combout ),
	.datac(\my_regfile|data_readRegB[26]~133_combout ),
	.datad(\my_regfile|data_readRegB[26]~123_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~134 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N26
cycloneive_lcell_comb \my_processor|dataA[26]~57 (
// Equation(s):
// \my_processor|dataA[26]~57_combout  = (\my_processor|dataA[26]~95_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[26]~134_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_processor|dataA[26]~95_combout ),
	.datad(\my_regfile|data_readRegB[26]~134_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[26]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[26]~57 .lut_mask = 16'hFAF2;
defparam \my_processor|dataA[26]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N8
cycloneive_lcell_comb \my_processor|dataB[26]~5 (
// Equation(s):
// \my_processor|dataB[26]~5_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[26]~134_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[31]~28_combout ),
	.datad(\my_regfile|data_readRegB[26]~134_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[26]~5 .lut_mask = 16'hBB8B;
defparam \my_processor|dataB[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N2
cycloneive_lcell_comb \my_processor|ALUOper|Add0~50 (
// Equation(s):
// \my_processor|ALUOper|Add0~50_combout  = (\my_processor|dataB[25]~6_combout  & ((\my_processor|dataA[25]~58_combout  & (\my_processor|ALUOper|Add0~49  & VCC)) # (!\my_processor|dataA[25]~58_combout  & (!\my_processor|ALUOper|Add0~49 )))) # 
// (!\my_processor|dataB[25]~6_combout  & ((\my_processor|dataA[25]~58_combout  & (!\my_processor|ALUOper|Add0~49 )) # (!\my_processor|dataA[25]~58_combout  & ((\my_processor|ALUOper|Add0~49 ) # (GND)))))
// \my_processor|ALUOper|Add0~51  = CARRY((\my_processor|dataB[25]~6_combout  & (!\my_processor|dataA[25]~58_combout  & !\my_processor|ALUOper|Add0~49 )) # (!\my_processor|dataB[25]~6_combout  & ((!\my_processor|ALUOper|Add0~49 ) # 
// (!\my_processor|dataA[25]~58_combout ))))

	.dataa(\my_processor|dataB[25]~6_combout ),
	.datab(\my_processor|dataA[25]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~49 ),
	.combout(\my_processor|ALUOper|Add0~50_combout ),
	.cout(\my_processor|ALUOper|Add0~51 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~50 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N4
cycloneive_lcell_comb \my_processor|ALUOper|Add0~52 (
// Equation(s):
// \my_processor|ALUOper|Add0~52_combout  = ((\my_processor|dataA[26]~57_combout  $ (\my_processor|dataB[26]~5_combout  $ (!\my_processor|ALUOper|Add0~51 )))) # (GND)
// \my_processor|ALUOper|Add0~53  = CARRY((\my_processor|dataA[26]~57_combout  & ((\my_processor|dataB[26]~5_combout ) # (!\my_processor|ALUOper|Add0~51 ))) # (!\my_processor|dataA[26]~57_combout  & (\my_processor|dataB[26]~5_combout  & 
// !\my_processor|ALUOper|Add0~51 )))

	.dataa(\my_processor|dataA[26]~57_combout ),
	.datab(\my_processor|dataB[26]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~51 ),
	.combout(\my_processor|ALUOper|Add0~52_combout ),
	.cout(\my_processor|ALUOper|Add0~53 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~52 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N26
cycloneive_lcell_comb \my_processor|data_writeReg[26]~98 (
// Equation(s):
// \my_processor|data_writeReg[26]~98_combout  = (\my_processor|dataA[26]~57_combout  & ((\my_processor|data_writeReg[2]~82_combout ) # ((\my_processor|data_writeReg[2]~81_combout  & \my_processor|dataB[26]~5_combout )))) # 
// (!\my_processor|dataA[26]~57_combout  & (\my_processor|data_writeReg[2]~82_combout  & ((\my_processor|dataB[26]~5_combout ) # (!\my_processor|data_writeReg[2]~81_combout ))))

	.dataa(\my_processor|dataA[26]~57_combout ),
	.datab(\my_processor|data_writeReg[2]~82_combout ),
	.datac(\my_processor|data_writeReg[2]~81_combout ),
	.datad(\my_processor|dataB[26]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~98 .lut_mask = 16'hEC8C;
defparam \my_processor|data_writeReg[26]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N4
cycloneive_lcell_comb \my_processor|data_writeReg[2]~87 (
// Equation(s):
// \my_processor|data_writeReg[2]~87_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_imem|altsyncram_component|auto_generated|q_a [2] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # 
// (!\my_processor|checker|isAddi~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~87 .lut_mask = 16'h8088;
defparam \my_processor|data_writeReg[2]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N5
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N21
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~41 (
// Equation(s):
// \my_regfile|data_readRegB[30]~41_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [30] & ((\my_regfile|bcb|bitcheck[18]~13_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [30] & 
// (!\my_regfile|bcb|bitcheck[19]~14_combout  & ((\my_regfile|bcb|bitcheck[18]~13_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [30]),
	.datab(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datac(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~41 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegB[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N17
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[23].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[23].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[23].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N25
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[23].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~43 (
// Equation(s):
// \my_regfile|data_readRegB[30]~43_combout  = (\my_regfile|bcb|bitcheck[24]~19_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [30]) # (!\my_regfile|bcb|bitcheck[23]~20_combout )))) # (!\my_regfile|bcb|bitcheck[24]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [30]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [30]),
	.datac(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~43 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegB[30]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[30]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[30]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N5
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N23
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~44 (
// Equation(s):
// \my_regfile|data_readRegB[30]~44_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [30])) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [30]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~44 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[30]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y45_N7
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y45_N13
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~42 (
// Equation(s):
// \my_regfile|data_readRegB[30]~42_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [30] & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [30] & 
// (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [30]),
	.datab(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~42 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[30]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~45 (
// Equation(s):
// \my_regfile|data_readRegB[30]~45_combout  = (\my_regfile|data_readRegB[30]~41_combout  & (\my_regfile|data_readRegB[30]~43_combout  & (\my_regfile|data_readRegB[30]~44_combout  & \my_regfile|data_readRegB[30]~42_combout )))

	.dataa(\my_regfile|data_readRegB[30]~41_combout ),
	.datab(\my_regfile|data_readRegB[30]~43_combout ),
	.datac(\my_regfile|data_readRegB[30]~44_combout ),
	.datad(\my_regfile|data_readRegB[30]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~45 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N25
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N29
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~46 (
// Equation(s):
// \my_regfile|data_readRegB[30]~46_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [30] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [30])) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [30] & 
// (\my_regfile|bcb|bitcheck[28]~24_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [30]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [30]),
	.datab(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~46 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[30]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N21
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N7
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~47 (
// Equation(s):
// \my_regfile|data_readRegB[30]~47_combout  = (\my_regfile|bcb|bitcheck[29]~27_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [30] & ((\my_regfile|bcb|bitcheck[30]~26_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [30])))) # 
// (!\my_regfile|bcb|bitcheck[29]~27_combout  & ((\my_regfile|bcb|bitcheck[30]~26_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [30]))))

	.dataa(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.datab(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~47 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[30]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~48 (
// Equation(s):
// \my_regfile|data_readRegB[30]~48_combout  = (\my_regfile|data_readRegB[30]~46_combout  & (\my_regfile|data_readRegB[30]~47_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [30]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [30]),
	.datac(\my_regfile|data_readRegB[30]~46_combout ),
	.datad(\my_regfile|data_readRegB[30]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~48 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[30]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N15
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y45_N5
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~34 (
// Equation(s):
// \my_regfile|data_readRegB[30]~34_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [30] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [30]) # (!\my_regfile|bcb|bitcheck[7]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [30] & 
// (\my_regfile|bcb|bitcheck[8]~36_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [30]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [30]),
	.datab(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~34 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N21
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y45_N9
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~33 (
// Equation(s):
// \my_regfile|data_readRegB[30]~33_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [30] & ((\my_regfile|bcb|bitcheck[4]~34_combout ) # ((\my_regfile|regWriteCheck_loop[4].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [30] & 
// (\my_regfile|bcb|bitcheck[6]~35_combout  & ((\my_regfile|bcb|bitcheck[4]~34_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [30]),
	.datab(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~33 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N23
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y46_N29
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~29 (
// Equation(s):
// \my_regfile|data_readRegB[30]~29_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [30]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [30]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~29 .lut_mask = 16'hFD75;
defparam \my_regfile|data_readRegB[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N17
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N11
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~30 (
// Equation(s):
// \my_regfile|data_readRegB[30]~30_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [30])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [30])))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~30 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegB[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N15
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y42_N25
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~31 (
// Equation(s):
// \my_regfile|data_readRegB[30]~31_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [30])) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [30]))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~31 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~32 (
// Equation(s):
// \my_regfile|data_readRegB[30]~32_combout  = (\my_regfile|data_readRegB[30]~29_combout  & (\my_regfile|data_readRegB[30]~30_combout  & ((\my_regfile|data_readRegB[30]~31_combout ) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))))

	.dataa(\my_regfile|data_readRegB[30]~29_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datac(\my_regfile|data_readRegB[30]~30_combout ),
	.datad(\my_regfile|data_readRegB[30]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~32 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegB[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N27
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N19
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~35 (
// Equation(s):
// \my_regfile|data_readRegB[30]~35_combout  = (\my_regfile|bcb|bitcheck[9]~3_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [30] & ((\my_regfile|bcb|bitcheck[10]~1_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [30])))) # 
// (!\my_regfile|bcb|bitcheck[9]~3_combout  & ((\my_regfile|bcb|bitcheck[10]~1_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [30]))))

	.dataa(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datab(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~35 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N29
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y46_N7
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~38 (
// Equation(s):
// \my_regfile|data_readRegB[30]~38_combout  = (\my_regfile|bcb|bitcheck[16]~11_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [30])) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))) # (!\my_regfile|bcb|bitcheck[16]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [30]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~38 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[11].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[11].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[11].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N29
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[11].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N31
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~36 (
// Equation(s):
// \my_regfile|data_readRegB[30]~36_combout  = (\my_regfile|bcb|bitcheck[12]~5_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [30]) # ((!\my_regfile|bcb|bitcheck[11]~6_combout )))) # (!\my_regfile|bcb|bitcheck[12]~5_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [30]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~36 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[30]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[14].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[14].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[14].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N5
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[14].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y43_N17
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~37 (
// Equation(s):
// \my_regfile|data_readRegB[30]~37_combout  = (\my_regfile|bcb|bitcheck[13]~9_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [30]) # (\my_regfile|bcb|bitcheck[14]~7_combout )))) # 
// (!\my_regfile|bcb|bitcheck[13]~9_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [30]) # ((\my_regfile|bcb|bitcheck[14]~7_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [30]),
	.datac(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~37 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegB[30]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~39 (
// Equation(s):
// \my_regfile|data_readRegB[30]~39_combout  = (\my_regfile|data_readRegB[30]~35_combout  & (\my_regfile|data_readRegB[30]~38_combout  & (\my_regfile|data_readRegB[30]~36_combout  & \my_regfile|data_readRegB[30]~37_combout )))

	.dataa(\my_regfile|data_readRegB[30]~35_combout ),
	.datab(\my_regfile|data_readRegB[30]~38_combout ),
	.datac(\my_regfile|data_readRegB[30]~36_combout ),
	.datad(\my_regfile|data_readRegB[30]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~39 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~40 (
// Equation(s):
// \my_regfile|data_readRegB[30]~40_combout  = (\my_regfile|data_readRegB[30]~34_combout  & (\my_regfile|data_readRegB[30]~33_combout  & (\my_regfile|data_readRegB[30]~32_combout  & \my_regfile|data_readRegB[30]~39_combout )))

	.dataa(\my_regfile|data_readRegB[30]~34_combout ),
	.datab(\my_regfile|data_readRegB[30]~33_combout ),
	.datac(\my_regfile|data_readRegB[30]~32_combout ),
	.datad(\my_regfile|data_readRegB[30]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~40 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~49 (
// Equation(s):
// \my_regfile|data_readRegB[30]~49_combout  = (\my_regfile|data_readRegB[30]~45_combout  & (\my_regfile|data_readRegB[30]~48_combout  & \my_regfile|data_readRegB[30]~40_combout ))

	.dataa(\my_regfile|data_readRegB[30]~45_combout ),
	.datab(\my_regfile|data_readRegB[30]~48_combout ),
	.datac(\my_regfile|data_readRegB[30]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~49 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[30]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cycloneive_lcell_comb \my_processor|dataA[30]~91 (
// Equation(s):
// \my_processor|dataA[30]~91_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[30]~49_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_regfile|data_readRegA[30]~49_combout ),
	.datad(\my_regfile|data_readRegA[31]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[30]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[30]~91 .lut_mask = 16'h5051;
defparam \my_processor|dataA[30]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N28
cycloneive_lcell_comb \my_processor|dataA[30]~53 (
// Equation(s):
// \my_processor|dataA[30]~53_combout  = (\my_processor|dataA[30]~91_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[30]~49_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~28_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[30]~49_combout ),
	.datad(\my_processor|dataA[30]~91_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[30]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[30]~53 .lut_mask = 16'hFFC4;
defparam \my_processor|dataA[30]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~2 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[31]~52_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] 
// & (\my_processor|dataA[31]~52_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[30]~53_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|dataA[31]~52_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[30]~53_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~2 .lut_mask = 16'hCDC8;
defparam \my_processor|ALUOper|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N7
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y41_N17
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~85 (
// Equation(s):
// \my_regfile|data_readRegA[28]~85_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [28] & ((\my_regfile|bca|bitcheck[24]~31_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [28])))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|bca|bitcheck[24]~31_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [28]))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~85 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[28]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N29
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N31
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~86 (
// Equation(s):
// \my_regfile|data_readRegA[28]~86_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [28])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [28]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~86 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[28]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N31
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[28]~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[28]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N1
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~83 (
// Equation(s):
// \my_regfile|data_readRegA[28]~83_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [28] & ((\my_regfile|bca|bitcheck[18]~23_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [28])))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|bca|bitcheck[18]~23_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [28]))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~83 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[28]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N3
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N25
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~84 (
// Equation(s):
// \my_regfile|data_readRegA[28]~84_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & ((\my_regfile|bca|bitcheck[22]~29_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [28])))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [28] & ((\my_regfile|bca|bitcheck[22]~29_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [28]))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~84 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[28]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~87 (
// Equation(s):
// \my_regfile|data_readRegA[28]~87_combout  = (\my_regfile|data_readRegA[28]~85_combout  & (\my_regfile|data_readRegA[28]~86_combout  & (\my_regfile|data_readRegA[28]~83_combout  & \my_regfile|data_readRegA[28]~84_combout )))

	.dataa(\my_regfile|data_readRegA[28]~85_combout ),
	.datab(\my_regfile|data_readRegA[28]~86_combout ),
	.datac(\my_regfile|data_readRegA[28]~83_combout ),
	.datad(\my_regfile|data_readRegA[28]~84_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~87 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N17
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N23
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N17
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~89 (
// Equation(s):
// \my_regfile|data_readRegA[28]~89_combout  = (\my_regfile|bca|bitcheck[29]~40_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [28] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [28])))) # 
// (!\my_regfile|bca|bitcheck[29]~40_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [28]))))

	.dataa(\my_regfile|bca|bitcheck[29]~40_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~89 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[28]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N15
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~88 (
// Equation(s):
// \my_regfile|data_readRegA[28]~88_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [28] & (((\my_regfile|regWriteCheck_loop[28].dffei|q [28]) # (\my_regfile|bca|bitcheck[28]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [28] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [28]) # (\my_regfile|bca|bitcheck[28]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[28]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~88 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[28]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~90 (
// Equation(s):
// \my_regfile|data_readRegA[28]~90_combout  = (\my_regfile|data_readRegA[28]~89_combout  & (\my_regfile|data_readRegA[28]~88_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [28]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datac(\my_regfile|data_readRegA[28]~89_combout ),
	.datad(\my_regfile|data_readRegA[28]~88_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~90 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[28]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[17].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[17].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[28]~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[17].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[28]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N1
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[17].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N15
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~71 (
// Equation(s):
// \my_regfile|data_readRegA[28]~71_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [28])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [28])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [28]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~71 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegA[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~80_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N25
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~80_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N15
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~72 (
// Equation(s):
// \my_regfile|data_readRegA[28]~72_combout  = (\my_regfile|bca|bitcheck[21]~2_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [28]) # (!\my_regfile|bca|bitcheck[5]~3_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [28]) # (!\my_regfile|bca|bitcheck[5]~3_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [28]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[5]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~72 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[28]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N31
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N25
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~80 (
// Equation(s):
// \my_regfile|data_readRegA[28]~80_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [28]))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [28])))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~80 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegA[28]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N11
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y44_N21
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~78 (
// Equation(s):
// \my_regfile|data_readRegA[28]~78_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & (((\my_regfile|regWriteCheck_loop[6].dffei|q [28]) # (\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [28]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [28]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~78 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[28]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[8].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[8].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~80_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[8].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N31
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[8].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[7].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[7].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~80_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[7].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N1
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[7].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~79 (
// Equation(s):
// \my_regfile|data_readRegA[28]~79_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [28]) # ((!\my_regfile|bca|bitcheck[7]~22_combout )))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [28] & 
// (\my_regfile|bca|bitcheck[8]~21_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [28]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [28]),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [28]),
	.datac(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~79 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegA[28]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~81 (
// Equation(s):
// \my_regfile|data_readRegA[28]~81_combout  = (\my_regfile|data_readRegA[28]~78_combout  & (\my_regfile|data_readRegA[28]~79_combout  & ((\my_regfile|data_readRegA[28]~80_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[28]~80_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[28]~78_combout ),
	.datad(\my_regfile|data_readRegA[28]~79_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~81 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[28]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N9
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y46_N11
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~76 (
// Equation(s):
// \my_regfile|data_readRegA[28]~76_combout  = (\my_regfile|bca|bitcheck[15]~16_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [28] & ((\my_regfile|bca|bitcheck[16]~15_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [28])))) # 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|bca|bitcheck[16]~15_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [28]))))

	.dataa(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datab(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~76 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[28]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[28]~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[28]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N23
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[28]~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[28]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N25
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~73 (
// Equation(s):
// \my_regfile|data_readRegA[28]~73_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [28] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [28])) # (!\my_regfile|bca|bitcheck[9]~7_combout ))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [28] & 
// (\my_regfile|bca|bitcheck[10]~5_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [28]) # (!\my_regfile|bca|bitcheck[9]~7_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datac(\my_regfile|bca|bitcheck[10]~5_combout ),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~73 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[28]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~80_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N11
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[11].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[11].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~80_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[11].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N29
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[11].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~74 (
// Equation(s):
// \my_regfile|data_readRegA[28]~74_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [28] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [28]) # (!\my_regfile|bca|bitcheck[11]~10_combout )))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [28] & 
// (\my_regfile|bca|bitcheck[12]~9_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [28]) # (!\my_regfile|bca|bitcheck[11]~10_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datac(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~74 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N13
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y46_N19
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~75 (
// Equation(s):
// \my_regfile|data_readRegA[28]~75_combout  = (\my_regfile|bca|bitcheck[14]~11_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [28])) # (!\my_regfile|bca|bitcheck[13]~13_combout ))) # (!\my_regfile|bca|bitcheck[14]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [28]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|bca|bitcheck[14]~11_combout ),
	.datab(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~75 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[28]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~77 (
// Equation(s):
// \my_regfile|data_readRegA[28]~77_combout  = (\my_regfile|data_readRegA[28]~76_combout  & (\my_regfile|data_readRegA[28]~73_combout  & (\my_regfile|data_readRegA[28]~74_combout  & \my_regfile|data_readRegA[28]~75_combout )))

	.dataa(\my_regfile|data_readRegA[28]~76_combout ),
	.datab(\my_regfile|data_readRegA[28]~73_combout ),
	.datac(\my_regfile|data_readRegA[28]~74_combout ),
	.datad(\my_regfile|data_readRegA[28]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~77 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~82 (
// Equation(s):
// \my_regfile|data_readRegA[28]~82_combout  = (\my_regfile|data_readRegA[28]~71_combout  & (\my_regfile|data_readRegA[28]~72_combout  & (\my_regfile|data_readRegA[28]~81_combout  & \my_regfile|data_readRegA[28]~77_combout )))

	.dataa(\my_regfile|data_readRegA[28]~71_combout ),
	.datab(\my_regfile|data_readRegA[28]~72_combout ),
	.datac(\my_regfile|data_readRegA[28]~81_combout ),
	.datad(\my_regfile|data_readRegA[28]~77_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~82 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N24
cycloneive_lcell_comb \my_processor|data[28]~60 (
// Equation(s):
// \my_processor|data[28]~60_combout  = ((\my_regfile|data_readRegA[28]~87_combout  & (\my_regfile|data_readRegA[28]~90_combout  & \my_regfile|data_readRegA[28]~82_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[28]~87_combout ),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(\my_regfile|data_readRegA[28]~90_combout ),
	.datad(\my_regfile|data_readRegA[28]~82_combout ),
	.cin(gnd),
	.combout(\my_processor|data[28]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[28]~60 .lut_mask = 16'hB333;
defparam \my_processor|data[28]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[29]~61_combout ,\my_processor|data[28]~60_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X68_Y40_N23
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~58 (
// Equation(s):
// \my_regfile|data_readRegB[29]~58_combout  = (\my_regfile|bcb|bitcheck[25]~22_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [29] & ((\my_regfile|bcb|bitcheck[26]~21_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [29])))) # 
// (!\my_regfile|bcb|bitcheck[25]~22_combout  & ((\my_regfile|bcb|bitcheck[26]~21_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [29]))))

	.dataa(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datab(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~58 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N9
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N21
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~57 (
// Equation(s):
// \my_regfile|data_readRegB[29]~57_combout  = (\my_regfile|bcb|bitcheck[24]~19_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [29])) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))) # (!\my_regfile|bcb|bitcheck[24]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datab(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~57 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N27
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N21
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~56 (
// Equation(s):
// \my_regfile|data_readRegB[29]~56_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [29] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [29]) # (\my_regfile|bcb|bitcheck[20]~16_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [29] & 
// (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [29]) # (\my_regfile|bcb|bitcheck[20]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [29]),
	.datab(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~56 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N29
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N13
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~55 (
// Equation(s):
// \my_regfile|data_readRegB[29]~55_combout  = (\my_regfile|bcb|bitcheck[19]~14_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [29] & ((\my_regfile|bcb|bitcheck[18]~13_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [29])))) # 
// (!\my_regfile|bcb|bitcheck[19]~14_combout  & ((\my_regfile|bcb|bitcheck[18]~13_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [29]))))

	.dataa(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datab(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~55 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~59 (
// Equation(s):
// \my_regfile|data_readRegB[29]~59_combout  = (\my_regfile|data_readRegB[29]~58_combout  & (\my_regfile|data_readRegB[29]~57_combout  & (\my_regfile|data_readRegB[29]~56_combout  & \my_regfile|data_readRegB[29]~55_combout )))

	.dataa(\my_regfile|data_readRegB[29]~58_combout ),
	.datab(\my_regfile|data_readRegB[29]~57_combout ),
	.datac(\my_regfile|data_readRegB[29]~56_combout ),
	.datad(\my_regfile|data_readRegB[29]~55_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~59 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y46_N29
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y46_N31
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~51 (
// Equation(s):
// \my_regfile|data_readRegB[29]~51_combout  = (\my_regfile|bcb|bitcheck[12]~5_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[11]~6_combout )))) # (!\my_regfile|bcb|bitcheck[12]~5_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~51 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N27
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y46_N1
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~53 (
// Equation(s):
// \my_regfile|data_readRegB[29]~53_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [29] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[15]~12_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [29] & 
// (\my_regfile|bcb|bitcheck[16]~11_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [29]),
	.datab(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~53 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[29]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[29]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[29]~feeder_combout  = \my_processor|data_writeReg[29]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[29]~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[29]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N1
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[29]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[29]~feeder_combout  = \my_processor|data_writeReg[29]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[29]~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[29]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N11
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~50 (
// Equation(s):
// \my_regfile|data_readRegB[29]~50_combout  = (\my_regfile|bcb|bitcheck[9]~3_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [29] & ((\my_regfile|bcb|bitcheck[10]~1_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [29])))) # 
// (!\my_regfile|bcb|bitcheck[9]~3_combout  & (((\my_regfile|bcb|bitcheck[10]~1_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [29]))))

	.dataa(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [29]),
	.datac(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~50 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N25
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y46_N15
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~52 (
// Equation(s):
// \my_regfile|data_readRegB[29]~52_combout  = (\my_regfile|bcb|bitcheck[14]~7_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[13]~9_combout )))) # (!\my_regfile|bcb|bitcheck[14]~7_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~52 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[29]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~54 (
// Equation(s):
// \my_regfile|data_readRegB[29]~54_combout  = (\my_regfile|data_readRegB[29]~51_combout  & (\my_regfile|data_readRegB[29]~53_combout  & (\my_regfile|data_readRegB[29]~50_combout  & \my_regfile|data_readRegB[29]~52_combout )))

	.dataa(\my_regfile|data_readRegB[29]~51_combout ),
	.datab(\my_regfile|data_readRegB[29]~53_combout ),
	.datac(\my_regfile|data_readRegB[29]~50_combout ),
	.datad(\my_regfile|data_readRegB[29]~52_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~54 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N19
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N7
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~60 (
// Equation(s):
// \my_regfile|data_readRegB[29]~60_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [29] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[27]~25_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [29] & 
// (\my_regfile|bcb|bitcheck[28]~24_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [29]),
	.datab(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~60 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N1
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N9
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~61 (
// Equation(s):
// \my_regfile|data_readRegB[29]~61_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [29] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [29] & 
// (\my_regfile|bcb|bitcheck[30]~26_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [29]),
	.datab(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~61 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N1
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[29]~71_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~62 (
// Equation(s):
// \my_regfile|data_readRegB[29]~62_combout  = (\my_regfile|data_readRegB[29]~60_combout  & (\my_regfile|data_readRegB[29]~61_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[29]~60_combout ),
	.datab(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datac(\my_regfile|data_readRegB[29]~61_combout ),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~62 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegB[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N7
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N25
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N15
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~63 (
// Equation(s):
// \my_regfile|data_readRegB[29]~63_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [29])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [29])))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~63 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegB[29]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[17].dffei|q[29]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[17].dffei|q[29]~feeder_combout  = \my_processor|data_writeReg[29]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~71_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[17].dffei|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[29]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N5
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[17].dffei|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[29]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[29]~feeder_combout  = \my_processor|data_writeReg[29]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~71_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[29]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N3
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~64 (
// Equation(s):
// \my_regfile|data_readRegB[29]~64_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [29])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [29])))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~64 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegB[29]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[29]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[29]~feeder_combout  = \my_processor|data_writeReg[29]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~71_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[29]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N21
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y43_N29
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~66 (
// Equation(s):
// \my_regfile|data_readRegB[29]~66_combout  = (\my_regfile|bcb|bitcheck[6]~35_combout  & (((\my_regfile|bcb|bitcheck[4]~34_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [29])))) # (!\my_regfile|bcb|bitcheck[6]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [29] & ((\my_regfile|bcb|bitcheck[4]~34_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [29]))))

	.dataa(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [29]),
	.datac(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~66 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[29]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[8].dffei|q[29]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[8].dffei|q[29]~feeder_combout  = \my_processor|data_writeReg[29]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[29]~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[8].dffei|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[29]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N23
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[8].dffei|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y45_N25
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~67 (
// Equation(s):
// \my_regfile|data_readRegB[29]~67_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [29]) # ((!\my_regfile|bcb|bitcheck[7]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [29] & 
// (\my_regfile|bcb|bitcheck[8]~36_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [29]),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [29]),
	.datac(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datad(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~67 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[29]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N5
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~65 (
// Equation(s):
// \my_regfile|data_readRegB[29]~65_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # (((\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [29])) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~65 .lut_mask = 16'hFBBB;
defparam \my_regfile|data_readRegB[29]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~68 (
// Equation(s):
// \my_regfile|data_readRegB[29]~68_combout  = (\my_regfile|data_readRegB[29]~64_combout  & (\my_regfile|data_readRegB[29]~66_combout  & (\my_regfile|data_readRegB[29]~67_combout  & \my_regfile|data_readRegB[29]~65_combout )))

	.dataa(\my_regfile|data_readRegB[29]~64_combout ),
	.datab(\my_regfile|data_readRegB[29]~66_combout ),
	.datac(\my_regfile|data_readRegB[29]~67_combout ),
	.datad(\my_regfile|data_readRegB[29]~65_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~68 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~69 (
// Equation(s):
// \my_regfile|data_readRegB[29]~69_combout  = (\my_regfile|data_readRegB[29]~63_combout  & (\my_regfile|data_readRegB[29]~68_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[3]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [29]),
	.datab(\my_regfile|bcb|bitcheck[3]~31_combout ),
	.datac(\my_regfile|data_readRegB[29]~63_combout ),
	.datad(\my_regfile|data_readRegB[29]~68_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~69 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[29]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~70 (
// Equation(s):
// \my_regfile|data_readRegB[29]~70_combout  = (\my_regfile|data_readRegB[29]~59_combout  & (\my_regfile|data_readRegB[29]~54_combout  & (\my_regfile|data_readRegB[29]~62_combout  & \my_regfile|data_readRegB[29]~69_combout )))

	.dataa(\my_regfile|data_readRegB[29]~59_combout ),
	.datab(\my_regfile|data_readRegB[29]~54_combout ),
	.datac(\my_regfile|data_readRegB[29]~62_combout ),
	.datad(\my_regfile|data_readRegB[29]~69_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~70 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N22
cycloneive_lcell_comb \my_processor|dataB[29]~2 (
// Equation(s):
// \my_processor|dataB[29]~2_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[29]~70_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|data_readRegB[29]~70_combout ),
	.datad(\my_regfile|data_readRegB[31]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[29]~2 .lut_mask = 16'hD8DD;
defparam \my_processor|dataB[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N18
cycloneive_lcell_comb \my_processor|dataA[29]~92 (
// Equation(s):
// \my_processor|dataA[29]~92_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[29]~70_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_regfile|data_readRegA[31]~27_combout ),
	.datad(\my_regfile|data_readRegA[29]~70_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[29]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[29]~92 .lut_mask = 16'h5501;
defparam \my_processor|dataA[29]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N8
cycloneive_lcell_comb \my_processor|dataA[29]~54 (
// Equation(s):
// \my_processor|dataA[29]~54_combout  = (\my_processor|dataA[29]~92_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[29]~70_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_regfile|data_readRegB[29]~70_combout ),
	.datad(\my_processor|dataA[29]~92_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[29]~54 .lut_mask = 16'hFFA2;
defparam \my_processor|dataA[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N14
cycloneive_lcell_comb \my_processor|dataB[28]~3 (
// Equation(s):
// \my_processor|dataB[28]~3_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[28]~92_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[28]~92_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegB[31]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[28]~3 .lut_mask = 16'hACAF;
defparam \my_processor|dataB[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N10
cycloneive_lcell_comb \my_processor|dataB[27]~4 (
// Equation(s):
// \my_processor|dataB[27]~4_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[27]~113_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|data_readRegB[31]~28_combout ),
	.datad(\my_regfile|data_readRegB[27]~113_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[27]~4 .lut_mask = 16'hDD8D;
defparam \my_processor|dataB[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N6
cycloneive_lcell_comb \my_processor|ALUOper|Add0~54 (
// Equation(s):
// \my_processor|ALUOper|Add0~54_combout  = (\my_processor|dataA[27]~56_combout  & ((\my_processor|dataB[27]~4_combout  & (\my_processor|ALUOper|Add0~53  & VCC)) # (!\my_processor|dataB[27]~4_combout  & (!\my_processor|ALUOper|Add0~53 )))) # 
// (!\my_processor|dataA[27]~56_combout  & ((\my_processor|dataB[27]~4_combout  & (!\my_processor|ALUOper|Add0~53 )) # (!\my_processor|dataB[27]~4_combout  & ((\my_processor|ALUOper|Add0~53 ) # (GND)))))
// \my_processor|ALUOper|Add0~55  = CARRY((\my_processor|dataA[27]~56_combout  & (!\my_processor|dataB[27]~4_combout  & !\my_processor|ALUOper|Add0~53 )) # (!\my_processor|dataA[27]~56_combout  & ((!\my_processor|ALUOper|Add0~53 ) # 
// (!\my_processor|dataB[27]~4_combout ))))

	.dataa(\my_processor|dataA[27]~56_combout ),
	.datab(\my_processor|dataB[27]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~53 ),
	.combout(\my_processor|ALUOper|Add0~54_combout ),
	.cout(\my_processor|ALUOper|Add0~55 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~54 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N8
cycloneive_lcell_comb \my_processor|ALUOper|Add0~56 (
// Equation(s):
// \my_processor|ALUOper|Add0~56_combout  = ((\my_processor|dataB[28]~3_combout  $ (\my_processor|dataA[28]~55_combout  $ (!\my_processor|ALUOper|Add0~55 )))) # (GND)
// \my_processor|ALUOper|Add0~57  = CARRY((\my_processor|dataB[28]~3_combout  & ((\my_processor|dataA[28]~55_combout ) # (!\my_processor|ALUOper|Add0~55 ))) # (!\my_processor|dataB[28]~3_combout  & (\my_processor|dataA[28]~55_combout  & 
// !\my_processor|ALUOper|Add0~55 )))

	.dataa(\my_processor|dataB[28]~3_combout ),
	.datab(\my_processor|dataA[28]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~55 ),
	.combout(\my_processor|ALUOper|Add0~56_combout ),
	.cout(\my_processor|ALUOper|Add0~57 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~56 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N10
cycloneive_lcell_comb \my_processor|ALUOper|Add0~58 (
// Equation(s):
// \my_processor|ALUOper|Add0~58_combout  = (\my_processor|dataB[29]~2_combout  & ((\my_processor|dataA[29]~54_combout  & (\my_processor|ALUOper|Add0~57  & VCC)) # (!\my_processor|dataA[29]~54_combout  & (!\my_processor|ALUOper|Add0~57 )))) # 
// (!\my_processor|dataB[29]~2_combout  & ((\my_processor|dataA[29]~54_combout  & (!\my_processor|ALUOper|Add0~57 )) # (!\my_processor|dataA[29]~54_combout  & ((\my_processor|ALUOper|Add0~57 ) # (GND)))))
// \my_processor|ALUOper|Add0~59  = CARRY((\my_processor|dataB[29]~2_combout  & (!\my_processor|dataA[29]~54_combout  & !\my_processor|ALUOper|Add0~57 )) # (!\my_processor|dataB[29]~2_combout  & ((!\my_processor|ALUOper|Add0~57 ) # 
// (!\my_processor|dataA[29]~54_combout ))))

	.dataa(\my_processor|dataB[29]~2_combout ),
	.datab(\my_processor|dataA[29]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~57 ),
	.combout(\my_processor|ALUOper|Add0~58_combout ),
	.cout(\my_processor|ALUOper|Add0~59 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~58 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N6
cycloneive_lcell_comb \my_processor|data_writeReg[17]~124 (
// Equation(s):
// \my_processor|data_writeReg[17]~124_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_processor|aulOper[0]~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [11]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|aulOper[0]~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~124 .lut_mask = 16'hC000;
defparam \my_processor|data_writeReg[17]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N6
cycloneive_lcell_comb \my_processor|data_writeReg[17]~125 (
// Equation(s):
// \my_processor|data_writeReg[17]~125_combout  = (\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[17]~124_combout  & (!\my_processor|data_writeReg[2]~70_combout  & !\my_processor|ctrl_writeReg[0]~0_combout )))

	.dataa(\my_processor|data_writeReg[17]~124_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[2]~70_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~125 .lut_mask = 16'hCCCE;
defparam \my_processor|data_writeReg[17]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N28
cycloneive_lcell_comb \my_processor|data[22]~54 (
// Equation(s):
// \my_processor|data[22]~54_combout  = (\my_regfile|data_readRegA[22]~218_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~719_combout ),
	.datad(\my_regfile|data_readRegA[22]~218_combout ),
	.cin(gnd),
	.combout(\my_processor|data[22]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[22]~54 .lut_mask = 16'hFF0F;
defparam \my_processor|data[22]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N30
cycloneive_lcell_comb \my_processor|data[23]~55 (
// Equation(s):
// \my_processor|data[23]~55_combout  = ((\my_regfile|data_readRegA[23]~196_combout  & (\my_regfile|data_readRegA[23]~193_combout  & \my_regfile|data_readRegA[23]~188_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[23]~196_combout ),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(\my_regfile|data_readRegA[23]~193_combout ),
	.datad(\my_regfile|data_readRegA[23]~188_combout ),
	.cin(gnd),
	.combout(\my_processor|data[23]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[23]~55 .lut_mask = 16'hB333;
defparam \my_processor|data[23]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[23]~55_combout ,\my_processor|data[22]~54_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X61_Y43_N17
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~218 (
// Equation(s):
// \my_regfile|data_readRegB[22]~218_combout  = (\my_regfile|bcb|bitcheck[29]~27_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[30].dffei|q [22]) # (\my_regfile|bcb|bitcheck[30]~26_combout )))) # 
// (!\my_regfile|bcb|bitcheck[29]~27_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [22]) # ((\my_regfile|bcb|bitcheck[30]~26_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~218 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[22]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y43_N15
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N23
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N27
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~217 (
// Equation(s):
// \my_regfile|data_readRegB[22]~217_combout  = (\my_regfile|bcb|bitcheck[27]~25_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [22] & ((\my_regfile|bcb|bitcheck[28]~24_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [22])))) # 
// (!\my_regfile|bcb|bitcheck[27]~25_combout  & ((\my_regfile|bcb|bitcheck[28]~24_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [22]))))

	.dataa(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.datab(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~217 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[22]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~219 (
// Equation(s):
// \my_regfile|data_readRegB[22]~219_combout  = (\my_regfile|data_readRegB[22]~218_combout  & (\my_regfile|data_readRegB[22]~217_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[22]~218_combout ),
	.datab(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [22]),
	.datad(\my_regfile|data_readRegB[22]~217_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~219 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[22]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N1
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y45_N23
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~204 (
// Equation(s):
// \my_regfile|data_readRegB[22]~204_combout  = (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [22]) # ((\my_regfile|bcb|bitcheck[6]~35_combout )))) # (!\my_regfile|bcb|bitcheck[4]~34_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [22]) # (\my_regfile|bcb|bitcheck[6]~35_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~204 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[22]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N23
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y45_N21
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~205 (
// Equation(s):
// \my_regfile|data_readRegB[22]~205_combout  = (\my_regfile|bcb|bitcheck[8]~36_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[7]~37_combout )))) # (!\my_regfile|bcb|bitcheck[8]~36_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~205 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[22]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y47_N31
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y46_N31
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~208 (
// Equation(s):
// \my_regfile|data_readRegB[22]~208_combout  = (\my_regfile|bcb|bitcheck[13]~9_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [22] & ((\my_regfile|bcb|bitcheck[14]~7_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [22])))) # 
// (!\my_regfile|bcb|bitcheck[13]~9_combout  & ((\my_regfile|bcb|bitcheck[14]~7_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [22]))))

	.dataa(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.datab(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~208 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegB[22]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N7
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y48_N17
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~207 (
// Equation(s):
// \my_regfile|data_readRegB[22]~207_combout  = (\my_regfile|bcb|bitcheck[12]~5_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [22])) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))) # (!\my_regfile|bcb|bitcheck[12]~5_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~207 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegB[22]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y47_N29
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y43_N17
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~206 (
// Equation(s):
// \my_regfile|data_readRegB[22]~206_combout  = (\my_regfile|bcb|bitcheck[9]~3_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [22] & ((\my_regfile|bcb|bitcheck[10]~1_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [22])))) # 
// (!\my_regfile|bcb|bitcheck[9]~3_combout  & ((\my_regfile|bcb|bitcheck[10]~1_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [22]))))

	.dataa(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datab(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~206 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegB[22]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[16].dffei|q[22]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[16].dffei|q[22]~feeder_combout  = \my_processor|data_writeReg[22]~135_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[22]~135_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[16].dffei|q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[22]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N19
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[16].dffei|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y43_N15
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~209 (
// Equation(s):
// \my_regfile|data_readRegB[22]~209_combout  = (\my_regfile|bcb|bitcheck[15]~12_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [22]) # (\my_regfile|bcb|bitcheck[16]~11_combout )))) # 
// (!\my_regfile|bcb|bitcheck[15]~12_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [22]) # ((\my_regfile|bcb|bitcheck[16]~11_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [22]),
	.datac(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~209 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegB[22]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~210 (
// Equation(s):
// \my_regfile|data_readRegB[22]~210_combout  = (\my_regfile|data_readRegB[22]~208_combout  & (\my_regfile|data_readRegB[22]~207_combout  & (\my_regfile|data_readRegB[22]~206_combout  & \my_regfile|data_readRegB[22]~209_combout )))

	.dataa(\my_regfile|data_readRegB[22]~208_combout ),
	.datab(\my_regfile|data_readRegB[22]~207_combout ),
	.datac(\my_regfile|data_readRegB[22]~206_combout ),
	.datad(\my_regfile|data_readRegB[22]~209_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~210 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N29
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N31
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[17].dffei|q[22]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[17].dffei|q[22]~feeder_combout  = \my_processor|data_writeReg[22]~135_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[22]~135_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[17].dffei|q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[22]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N29
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[17].dffei|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~199 (
// Equation(s):
// \my_regfile|data_readRegB[22]~199_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [22]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [22]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~199 .lut_mask = 16'hFD75;
defparam \my_regfile|data_readRegB[22]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N25
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~200 (
// Equation(s):
// \my_regfile|data_readRegB[22]~200_combout  = (\my_processor|ctrl_readRegB[3]~3_combout ) # (((\my_regfile|regWriteCheck_loop[21].dffei|q [22]) # (!\my_processor|ctrl_readRegB[4]~5_combout )) # (!\my_regfile|bcb|bitcheck[5]~8_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~8_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~200 .lut_mask = 16'hFFBF;
defparam \my_regfile|data_readRegB[22]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~201 (
// Equation(s):
// \my_regfile|data_readRegB[22]~201_combout  = (\my_regfile|data_readRegB[22]~199_combout  & (\my_regfile|data_readRegB[22]~200_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[5]~39_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [22]),
	.datab(\my_regfile|bcb|bitcheck[5]~39_combout ),
	.datac(\my_regfile|data_readRegB[22]~199_combout ),
	.datad(\my_regfile|data_readRegB[22]~200_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~201 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[22]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N9
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[2].dffei|q[22]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[2].dffei|q[22]~feeder_combout  = \my_processor|data_writeReg[22]~135_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[22]~135_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[2].dffei|q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[22]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N25
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[2].dffei|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~202 (
// Equation(s):
// \my_regfile|data_readRegB[22]~202_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # (((\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [22])) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~202 .lut_mask = 16'hEFAF;
defparam \my_regfile|data_readRegB[22]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~203 (
// Equation(s):
// \my_regfile|data_readRegB[22]~203_combout  = (\my_regfile|data_readRegB[22]~201_combout  & (\my_regfile|data_readRegB[22]~202_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[3]~31_combout ))))

	.dataa(\my_regfile|data_readRegB[22]~201_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [22]),
	.datad(\my_regfile|data_readRegB[22]~202_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~203 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[22]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~211 (
// Equation(s):
// \my_regfile|data_readRegB[22]~211_combout  = (\my_regfile|data_readRegB[22]~204_combout  & (\my_regfile|data_readRegB[22]~205_combout  & (\my_regfile|data_readRegB[22]~210_combout  & \my_regfile|data_readRegB[22]~203_combout )))

	.dataa(\my_regfile|data_readRegB[22]~204_combout ),
	.datab(\my_regfile|data_readRegB[22]~205_combout ),
	.datac(\my_regfile|data_readRegB[22]~210_combout ),
	.datad(\my_regfile|data_readRegB[22]~203_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~211 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N31
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N1
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~215 (
// Equation(s):
// \my_regfile|data_readRegB[22]~215_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [22] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [22])) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [22] & 
// (\my_regfile|bcb|bitcheck[26]~21_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [22]),
	.datab(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~215 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[22]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N1
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N3
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~214 (
// Equation(s):
// \my_regfile|data_readRegB[22]~214_combout  = (\my_regfile|bcb|bitcheck[23]~20_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [22] & ((\my_regfile|bcb|bitcheck[24]~19_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [22])))) # 
// (!\my_regfile|bcb|bitcheck[23]~20_combout  & ((\my_regfile|bcb|bitcheck[24]~19_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [22]))))

	.dataa(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.datab(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~214 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[22]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N19
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N17
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~213 (
// Equation(s):
// \my_regfile|data_readRegB[22]~213_combout  = (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [22])))) # (!\my_regfile|bcb|bitcheck[22]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [22] & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [22]))))

	.dataa(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datab(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~213 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[22]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N19
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y46_N25
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~212 (
// Equation(s):
// \my_regfile|data_readRegB[22]~212_combout  = (\my_regfile|bcb|bitcheck[19]~14_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [22]) # (\my_regfile|bcb|bitcheck[18]~13_combout )))) # 
// (!\my_regfile|bcb|bitcheck[19]~14_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [22]) # ((\my_regfile|bcb|bitcheck[18]~13_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~212 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[22]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~216 (
// Equation(s):
// \my_regfile|data_readRegB[22]~216_combout  = (\my_regfile|data_readRegB[22]~215_combout  & (\my_regfile|data_readRegB[22]~214_combout  & (\my_regfile|data_readRegB[22]~213_combout  & \my_regfile|data_readRegB[22]~212_combout )))

	.dataa(\my_regfile|data_readRegB[22]~215_combout ),
	.datab(\my_regfile|data_readRegB[22]~214_combout ),
	.datac(\my_regfile|data_readRegB[22]~213_combout ),
	.datad(\my_regfile|data_readRegB[22]~212_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~216 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~220 (
// Equation(s):
// \my_regfile|data_readRegB[22]~220_combout  = (\my_regfile|data_readRegB[22]~219_combout  & (\my_regfile|data_readRegB[22]~211_combout  & \my_regfile|data_readRegB[22]~216_combout ))

	.dataa(\my_regfile|data_readRegB[22]~219_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[22]~211_combout ),
	.datad(\my_regfile|data_readRegB[22]~216_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~220 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[22]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
cycloneive_lcell_comb \my_processor|dataB[22]~9 (
// Equation(s):
// \my_processor|dataB[22]~9_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[22]~220_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[31]~28_combout ),
	.datad(\my_regfile|data_readRegB[22]~220_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[22]~9 .lut_mask = 16'hBB8B;
defparam \my_processor|dataB[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N10
cycloneive_lcell_comb \my_processor|dataB[21]~10 (
// Equation(s):
// \my_processor|dataB[21]~10_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[21]~241_combout ) # 
// ((!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[21]~241_combout ),
	.datac(\my_regfile|data_readRegB[31]~28_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|dataB[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[21]~10 .lut_mask = 16'hEF45;
defparam \my_processor|dataB[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N31
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y44_N29
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~244 (
// Equation(s):
// \my_regfile|data_readRegA[20]~244_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [20] & ((\my_regfile|bca|bitcheck[6]~20_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [20] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|bca|bitcheck[6]~20_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [20]),
	.datab(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[4]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~244 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[20]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N31
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[2].dffei|q[20]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[2].dffei|q[20]~feeder_combout  = \my_processor|data_writeReg[20]~149_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~149_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[2].dffei|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[20]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N29
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[2].dffei|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~242 (
// Equation(s):
// \my_regfile|data_readRegA[20]~242_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [20])) # (!\my_processor|ctrl_readRegA[1]~10_combout ))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [20]))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~242 .lut_mask = 16'hE6A2;
defparam \my_regfile|data_readRegA[20]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N15
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N11
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~240 (
// Equation(s):
// \my_regfile|data_readRegA[20]~240_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [20]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [20]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [20]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~240 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[20]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder_combout  = \my_processor|data_writeReg[20]~149_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[20]~149_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N31
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[20]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[20]~feeder_combout  = \my_processor|data_writeReg[20]~149_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[20]~149_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[20]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N9
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~241 (
// Equation(s):
// \my_regfile|data_readRegA[20]~241_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [20]) # ((!\my_regfile|bca|bitcheck[5]~3_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [20] & 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [20]) # (!\my_regfile|bca|bitcheck[5]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [20]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [20]),
	.datac(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~241 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[20]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~243 (
// Equation(s):
// \my_regfile|data_readRegA[20]~243_combout  = (\my_regfile|data_readRegA[20]~240_combout  & (\my_regfile|data_readRegA[20]~241_combout  & ((\my_regfile|data_readRegA[20]~242_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[20]~242_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[20]~240_combout ),
	.datad(\my_regfile|data_readRegA[20]~241_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~243 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[20]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N5
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y45_N15
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~245 (
// Equation(s):
// \my_regfile|data_readRegA[20]~245_combout  = (\my_regfile|bca|bitcheck[8]~21_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [20]) # ((!\my_regfile|bca|bitcheck[7]~22_combout )))) # (!\my_regfile|bca|bitcheck[8]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [20]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[7]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~245 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[20]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~246 (
// Equation(s):
// \my_regfile|data_readRegA[20]~246_combout  = (\my_regfile|data_readRegA[20]~244_combout  & (\my_regfile|data_readRegA[20]~243_combout  & \my_regfile|data_readRegA[20]~245_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[20]~244_combout ),
	.datac(\my_regfile|data_readRegA[20]~243_combout ),
	.datad(\my_regfile|data_readRegA[20]~245_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~246 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[20]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y47_N13
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y43_N13
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~247 (
// Equation(s):
// \my_regfile|data_readRegA[20]~247_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [20] & ((\my_regfile|bca|bitcheck[10]~5_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [20])))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & ((\my_regfile|bca|bitcheck[10]~5_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [20]))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~247 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[20]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N9
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[16].dffei|q[20]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[16].dffei|q[20]~feeder_combout  = \my_processor|data_writeReg[20]~149_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~149_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[16].dffei|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[20]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N7
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[16].dffei|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~250 (
// Equation(s):
// \my_regfile|data_readRegA[20]~250_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [20])) # (!\my_regfile|bca|bitcheck[15]~16_combout ))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [20]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~250 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[20]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N15
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y49_N5
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~248 (
// Equation(s):
// \my_regfile|data_readRegA[20]~248_combout  = (\my_regfile|bca|bitcheck[12]~9_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [20]) # (!\my_regfile|bca|bitcheck[11]~10_combout )))) # (!\my_regfile|bca|bitcheck[12]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [20]) # (!\my_regfile|bca|bitcheck[11]~10_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[11]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~248 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[20]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[14].dffei|q[20]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[14].dffei|q[20]~feeder_combout  = \my_processor|data_writeReg[20]~149_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~149_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[14].dffei|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[20]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y47_N27
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[14].dffei|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y46_N1
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~249 (
// Equation(s):
// \my_regfile|data_readRegA[20]~249_combout  = (\my_regfile|bca|bitcheck[14]~11_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [20]) # (!\my_regfile|bca|bitcheck[13]~13_combout )))) # (!\my_regfile|bca|bitcheck[14]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [20]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|bca|bitcheck[14]~11_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[13]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~249 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[20]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~251 (
// Equation(s):
// \my_regfile|data_readRegA[20]~251_combout  = (\my_regfile|data_readRegA[20]~247_combout  & (\my_regfile|data_readRegA[20]~250_combout  & (\my_regfile|data_readRegA[20]~248_combout  & \my_regfile|data_readRegA[20]~249_combout )))

	.dataa(\my_regfile|data_readRegA[20]~247_combout ),
	.datab(\my_regfile|data_readRegA[20]~250_combout ),
	.datac(\my_regfile|data_readRegA[20]~248_combout ),
	.datad(\my_regfile|data_readRegA[20]~249_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~251 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y40_N17
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N13
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~253 (
// Equation(s):
// \my_regfile|data_readRegA[20]~253_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & (((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [20])))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [20] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [20]))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [20]),
	.datac(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~253 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[20]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N15
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N9
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~252 (
// Equation(s):
// \my_regfile|data_readRegA[20]~252_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [20]) # (\my_regfile|bca|bitcheck[18]~23_combout )))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & (((\my_regfile|regWriteCheck_loop[18].dffei|q [20]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~252 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[20]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N25
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N3
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~255 (
// Equation(s):
// \my_regfile|data_readRegA[20]~255_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [20]) # ((!\my_regfile|bca|bitcheck[25]~35_combout )))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [20]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~255 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[20]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y40_N9
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y40_N23
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~254 (
// Equation(s):
// \my_regfile|data_readRegA[20]~254_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [20]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & (((\my_regfile|regWriteCheck_loop[24].dffei|q [20]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~254 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[20]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~256 (
// Equation(s):
// \my_regfile|data_readRegA[20]~256_combout  = (\my_regfile|data_readRegA[20]~253_combout  & (\my_regfile|data_readRegA[20]~252_combout  & (\my_regfile|data_readRegA[20]~255_combout  & \my_regfile|data_readRegA[20]~254_combout )))

	.dataa(\my_regfile|data_readRegA[20]~253_combout ),
	.datab(\my_regfile|data_readRegA[20]~252_combout ),
	.datac(\my_regfile|data_readRegA[20]~255_combout ),
	.datad(\my_regfile|data_readRegA[20]~254_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~256 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N29
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y39_N5
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~258 (
// Equation(s):
// \my_regfile|data_readRegA[20]~258_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [20]) # ((!\my_regfile|bca|bitcheck[29]~40_combout )))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [20]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[29]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~258 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[20]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y41_N5
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~149_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[27].dffei|q[20]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[27].dffei|q[20]~feeder_combout  = \my_processor|data_writeReg[20]~149_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~149_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[27].dffei|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[20]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y39_N17
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[27].dffei|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~257 (
// Equation(s):
// \my_regfile|data_readRegA[20]~257_combout  = (\my_regfile|bca|bitcheck[27]~38_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [20] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [20])))) # 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [20]))))

	.dataa(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~257 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[20]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~259 (
// Equation(s):
// \my_regfile|data_readRegA[20]~259_combout  = (\my_regfile|data_readRegA[20]~258_combout  & (\my_regfile|data_readRegA[20]~257_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [20]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [20]),
	.datab(\my_regfile|data_readRegA[20]~258_combout ),
	.datac(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datad(\my_regfile|data_readRegA[20]~257_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~259 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[20]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~260 (
// Equation(s):
// \my_regfile|data_readRegA[20]~260_combout  = (\my_regfile|data_readRegA[20]~246_combout  & (\my_regfile|data_readRegA[20]~251_combout  & (\my_regfile|data_readRegA[20]~256_combout  & \my_regfile|data_readRegA[20]~259_combout )))

	.dataa(\my_regfile|data_readRegA[20]~246_combout ),
	.datab(\my_regfile|data_readRegA[20]~251_combout ),
	.datac(\my_regfile|data_readRegA[20]~256_combout ),
	.datad(\my_regfile|data_readRegA[20]~259_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~260 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N2
cycloneive_lcell_comb \my_processor|dataA[20]~101 (
// Equation(s):
// \my_processor|dataA[20]~101_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[20]~260_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~27_combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[20]~260_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[20]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[20]~101 .lut_mask = 16'h5501;
defparam \my_processor|dataA[20]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N6
cycloneive_lcell_comb \my_processor|dataA[20]~63 (
// Equation(s):
// \my_processor|dataA[20]~63_combout  = (\my_processor|dataA[20]~101_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[20]~262_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_regfile|data_readRegB[20]~262_combout ),
	.datad(\my_processor|dataA[20]~101_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[20]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[20]~63 .lut_mask = 16'hFFA2;
defparam \my_processor|dataA[20]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N6
cycloneive_lcell_comb \my_processor|data_writeReg[20]~145 (
// Equation(s):
// \my_processor|data_writeReg[20]~145_combout  = (\my_processor|dataB[20]~11_combout  & ((\my_processor|data_writeReg[4]~66_combout ) # ((\my_processor|dataA[20]~63_combout  & \my_processor|data_writeReg[2]~60_combout )))) # 
// (!\my_processor|dataB[20]~11_combout  & (\my_processor|data_writeReg[4]~66_combout  & ((\my_processor|dataA[20]~63_combout ) # (!\my_processor|data_writeReg[2]~60_combout ))))

	.dataa(\my_processor|dataB[20]~11_combout ),
	.datab(\my_processor|dataA[20]~63_combout ),
	.datac(\my_processor|data_writeReg[2]~60_combout ),
	.datad(\my_processor|data_writeReg[4]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~145 .lut_mask = 16'hEF80;
defparam \my_processor|data_writeReg[20]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N11
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y46_N9
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~273 (
// Equation(s):
// \my_regfile|data_readRegA[19]~273_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [19]) # ((!\my_regfile|bca|bitcheck[19]~24_combout )))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [19]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[19]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~273 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[19]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N1
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N19
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~276 (
// Equation(s):
// \my_regfile|data_readRegA[19]~276_combout  = (\my_regfile|bca|bitcheck[25]~35_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [19]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & (((\my_regfile|regWriteCheck_loop[26].dffei|q [19]) # (\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~276 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[19]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~156_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~156_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[19]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y41_N1
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y42_N9
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~275 (
// Equation(s):
// \my_regfile|data_readRegA[19]~275_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [19] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [19])) # (!\my_regfile|bca|bitcheck[23]~32_combout ))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [19] & 
// (\my_regfile|bca|bitcheck[24]~31_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [19]) # (!\my_regfile|bca|bitcheck[23]~32_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [19]),
	.datab(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~275 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[19]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N23
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N1
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~274 (
// Equation(s):
// \my_regfile|data_readRegA[19]~274_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [19]) # (\my_regfile|bca|bitcheck[22]~29_combout )))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [19]) # (\my_regfile|bca|bitcheck[22]~29_combout ))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[22]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~274 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[19]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~277 (
// Equation(s):
// \my_regfile|data_readRegA[19]~277_combout  = (\my_regfile|data_readRegA[19]~273_combout  & (\my_regfile|data_readRegA[19]~276_combout  & (\my_regfile|data_readRegA[19]~275_combout  & \my_regfile|data_readRegA[19]~274_combout )))

	.dataa(\my_regfile|data_readRegA[19]~273_combout ),
	.datab(\my_regfile|data_readRegA[19]~276_combout ),
	.datac(\my_regfile|data_readRegA[19]~275_combout ),
	.datad(\my_regfile|data_readRegA[19]~274_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~277 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[17].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[17].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~156_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~156_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[17].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[19]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N13
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[17].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~156_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~156_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[19]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N3
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~261 (
// Equation(s):
// \my_regfile|data_readRegA[19]~261_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [19])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [19])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [19]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~261 .lut_mask = 16'hB8FF;
defparam \my_regfile|data_readRegA[19]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y46_N9
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y46_N11
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~265 (
// Equation(s):
// \my_regfile|data_readRegA[19]~265_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [19]) # (\my_regfile|bca|bitcheck[14]~11_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & (((\my_regfile|regWriteCheck_loop[14].dffei|q [19]) # (\my_regfile|bca|bitcheck[14]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~265 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[19]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N27
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~156_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~156_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[19]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N3
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~266 (
// Equation(s):
// \my_regfile|data_readRegA[19]~266_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [19])) # (!\my_regfile|bca|bitcheck[15]~16_combout ))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [19]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~266 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[19]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y46_N7
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y46_N5
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~264 (
// Equation(s):
// \my_regfile|data_readRegA[19]~264_combout  = (\my_regfile|bca|bitcheck[11]~10_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [19] & ((\my_regfile|bca|bitcheck[12]~9_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [19])))) # 
// (!\my_regfile|bca|bitcheck[11]~10_combout  & ((\my_regfile|bca|bitcheck[12]~9_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [19]))))

	.dataa(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datab(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~264 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[19]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~156_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~156_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[19]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y45_N19
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~156_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~156_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[19]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y45_N25
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~263 (
// Equation(s):
// \my_regfile|data_readRegA[19]~263_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [19] & ((\my_regfile|bca|bitcheck[10]~5_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [19])))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & (((\my_regfile|bca|bitcheck[10]~5_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [19]))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [19]),
	.datac(\my_regfile|bca|bitcheck[10]~5_combout ),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~263 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[19]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~267 (
// Equation(s):
// \my_regfile|data_readRegA[19]~267_combout  = (\my_regfile|data_readRegA[19]~265_combout  & (\my_regfile|data_readRegA[19]~266_combout  & (\my_regfile|data_readRegA[19]~264_combout  & \my_regfile|data_readRegA[19]~263_combout )))

	.dataa(\my_regfile|data_readRegA[19]~265_combout ),
	.datab(\my_regfile|data_readRegA[19]~266_combout ),
	.datac(\my_regfile|data_readRegA[19]~264_combout ),
	.datad(\my_regfile|data_readRegA[19]~263_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~267 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~156_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~156_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[19]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y41_N25
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y44_N13
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~262 (
// Equation(s):
// \my_regfile|data_readRegA[19]~262_combout  = (\my_regfile|regWriteCheck_loop[5].dffei|q [19] & (((\my_regfile|regWriteCheck_loop[21].dffei|q [19])) # (!\my_regfile|bca|bitcheck[21]~2_combout ))) # (!\my_regfile|regWriteCheck_loop[5].dffei|q [19] & 
// (!\my_regfile|bca|bitcheck[5]~3_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [19]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [19]),
	.datab(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datac(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~262 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[19]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N5
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N3
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~270 (
// Equation(s):
// \my_regfile|data_readRegA[19]~270_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [19]) # ((!\my_processor|ctrl_readRegA[1]~10_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (((\my_regfile|regWriteCheck_loop[2].dffei|q [19] & \my_processor|ctrl_readRegA[1]~10_combout ))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [19]),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~270 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegA[19]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y48_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~156_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~156_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y48_N15
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y48_N25
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y48_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~268 (
// Equation(s):
// \my_regfile|data_readRegA[19]~268_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [19]) # ((\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [19]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~268 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[19]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N13
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y45_N31
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~269 (
// Equation(s):
// \my_regfile|data_readRegA[19]~269_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [19] & (((\my_regfile|regWriteCheck_loop[8].dffei|q [19]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [19] & 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [19]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [19]),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~269 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[19]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~271 (
// Equation(s):
// \my_regfile|data_readRegA[19]~271_combout  = (\my_regfile|data_readRegA[19]~268_combout  & (\my_regfile|data_readRegA[19]~269_combout  & ((\my_regfile|data_readRegA[19]~270_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_regfile|data_readRegA[19]~270_combout ),
	.datac(\my_regfile|data_readRegA[19]~268_combout ),
	.datad(\my_regfile|data_readRegA[19]~269_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~271 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[19]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~272 (
// Equation(s):
// \my_regfile|data_readRegA[19]~272_combout  = (\my_regfile|data_readRegA[19]~261_combout  & (\my_regfile|data_readRegA[19]~267_combout  & (\my_regfile|data_readRegA[19]~262_combout  & \my_regfile|data_readRegA[19]~271_combout )))

	.dataa(\my_regfile|data_readRegA[19]~261_combout ),
	.datab(\my_regfile|data_readRegA[19]~267_combout ),
	.datac(\my_regfile|data_readRegA[19]~262_combout ),
	.datad(\my_regfile|data_readRegA[19]~271_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~272 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N13
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y39_N17
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~279 (
// Equation(s):
// \my_regfile|data_readRegA[19]~279_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [19]) # ((!\my_regfile|bca|bitcheck[29]~40_combout )))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [19]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[29]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~279 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[19]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y41_N7
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[27].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[27].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~156_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~156_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[27].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[19]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N15
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[27].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~278 (
// Equation(s):
// \my_regfile|data_readRegA[19]~278_combout  = (\my_regfile|bca|bitcheck[27]~38_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [19] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [19])))) # 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [19]))))

	.dataa(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~278 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[19]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~280 (
// Equation(s):
// \my_regfile|data_readRegA[19]~280_combout  = (\my_regfile|data_readRegA[19]~279_combout  & (\my_regfile|data_readRegA[19]~278_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [19]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datab(\my_regfile|data_readRegA[19]~279_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [19]),
	.datad(\my_regfile|data_readRegA[19]~278_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~280 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[19]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~281 (
// Equation(s):
// \my_regfile|data_readRegA[19]~281_combout  = (\my_regfile|data_readRegA[19]~277_combout  & (\my_regfile|data_readRegA[19]~272_combout  & \my_regfile|data_readRegA[19]~280_combout ))

	.dataa(\my_regfile|data_readRegA[19]~277_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[19]~272_combout ),
	.datad(\my_regfile|data_readRegA[19]~280_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~281 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[19]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N14
cycloneive_lcell_comb \my_processor|dataA[19]~102 (
// Equation(s):
// \my_processor|dataA[19]~102_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[19]~281_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~23_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[31]~27_combout ),
	.datad(\my_regfile|data_readRegA[19]~281_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[19]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[19]~102 .lut_mask = 16'h3301;
defparam \my_processor|dataA[19]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N30
cycloneive_lcell_comb \my_processor|dataA[19]~64 (
// Equation(s):
// \my_processor|dataA[19]~64_combout  = (\my_processor|dataA[19]~102_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[19]~284_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~28_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_processor|dataA[19]~102_combout ),
	.datad(\my_regfile|data_readRegB[19]~284_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[19]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[19]~64 .lut_mask = 16'hFCF4;
defparam \my_processor|dataA[19]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N21
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y39_N7
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~299 (
// Equation(s):
// \my_regfile|data_readRegA[18]~299_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [18] & (((\my_regfile|regWriteCheck_loop[28].dffei|q [18]) # (\my_regfile|bca|bitcheck[28]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [18] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [18]) # (\my_regfile|bca|bitcheck[28]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[28]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~299 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[18]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N31
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y39_N25
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~300 (
// Equation(s):
// \my_regfile|data_readRegA[18]~300_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [18]) # ((!\my_regfile|bca|bitcheck[29]~40_combout )))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [18]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[29]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~300 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[18]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~301 (
// Equation(s):
// \my_regfile|data_readRegA[18]~301_combout  = (\my_regfile|data_readRegA[18]~299_combout  & (\my_regfile|data_readRegA[18]~300_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [18]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|data_readRegA[18]~299_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [18]),
	.datac(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datad(\my_regfile|data_readRegA[18]~300_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~301 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[18]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y49_N31
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y49_N21
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~282 (
// Equation(s):
// \my_regfile|data_readRegA[18]~282_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [18]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [18]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [18]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~282 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[18]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y43_N25
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[18]~163_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y43_N17
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~283 (
// Equation(s):
// \my_regfile|data_readRegA[18]~283_combout  = (\my_regfile|bca|bitcheck[21]~2_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [18]) # (!\my_regfile|bca|bitcheck[5]~3_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [18]) # ((!\my_regfile|bca|bitcheck[5]~3_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [18]),
	.datac(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~283 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[18]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y49_N7
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y49_N21
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y49_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~291 (
// Equation(s):
// \my_regfile|data_readRegA[18]~291_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [18])) # (!\my_processor|ctrl_readRegA[1]~10_combout ))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_processor|ctrl_readRegA[1]~10_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [18])))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~291 .lut_mask = 16'hEA62;
defparam \my_regfile|data_readRegA[18]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N1
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y47_N3
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~290 (
// Equation(s):
// \my_regfile|data_readRegA[18]~290_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [18]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & (((\my_regfile|regWriteCheck_loop[8].dffei|q [18]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~290 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[18]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[4].dffei|q[18]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[4].dffei|q[18]~feeder_combout  = \my_processor|data_writeReg[18]~163_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~163_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[4].dffei|q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[18]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N31
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[4].dffei|q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y44_N7
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~289 (
// Equation(s):
// \my_regfile|data_readRegA[18]~289_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & (((\my_regfile|regWriteCheck_loop[6].dffei|q [18]) # (\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [18]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~289 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[18]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~292 (
// Equation(s):
// \my_regfile|data_readRegA[18]~292_combout  = (\my_regfile|data_readRegA[18]~290_combout  & (\my_regfile|data_readRegA[18]~289_combout  & ((\my_regfile|data_readRegA[18]~291_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[18]~291_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[18]~290_combout ),
	.datad(\my_regfile|data_readRegA[18]~289_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~292 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[18]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y49_N1
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[16].dffei|q[18]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[16].dffei|q[18]~feeder_combout  = \my_processor|data_writeReg[18]~163_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[18]~163_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[16].dffei|q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[18]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y49_N27
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[16].dffei|q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~287 (
// Equation(s):
// \my_regfile|data_readRegA[18]~287_combout  = (\my_regfile|bca|bitcheck[15]~16_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [18]) # (\my_regfile|bca|bitcheck[16]~15_combout )))) # 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & (((\my_regfile|regWriteCheck_loop[16].dffei|q [18]) # (\my_regfile|bca|bitcheck[16]~15_combout ))))

	.dataa(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~287 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[18]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N3
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y46_N29
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~286 (
// Equation(s):
// \my_regfile|data_readRegA[18]~286_combout  = (\my_regfile|bca|bitcheck[14]~11_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [18]) # ((!\my_regfile|bca|bitcheck[13]~13_combout )))) # (!\my_regfile|bca|bitcheck[14]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [18]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|bca|bitcheck[14]~11_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[13]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~286 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[18]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N17
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N3
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~284 (
// Equation(s):
// \my_regfile|data_readRegA[18]~284_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [18]) # (\my_regfile|bca|bitcheck[10]~5_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [18]) # (\my_regfile|bca|bitcheck[10]~5_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[10]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~284 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[18]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y46_N9
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y46_N23
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~285 (
// Equation(s):
// \my_regfile|data_readRegA[18]~285_combout  = (\my_regfile|bca|bitcheck[11]~10_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [18] & ((\my_regfile|bca|bitcheck[12]~9_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [18])))) # 
// (!\my_regfile|bca|bitcheck[11]~10_combout  & ((\my_regfile|bca|bitcheck[12]~9_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [18]))))

	.dataa(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datab(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~285 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[18]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~288 (
// Equation(s):
// \my_regfile|data_readRegA[18]~288_combout  = (\my_regfile|data_readRegA[18]~287_combout  & (\my_regfile|data_readRegA[18]~286_combout  & (\my_regfile|data_readRegA[18]~284_combout  & \my_regfile|data_readRegA[18]~285_combout )))

	.dataa(\my_regfile|data_readRegA[18]~287_combout ),
	.datab(\my_regfile|data_readRegA[18]~286_combout ),
	.datac(\my_regfile|data_readRegA[18]~284_combout ),
	.datad(\my_regfile|data_readRegA[18]~285_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~288 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~293 (
// Equation(s):
// \my_regfile|data_readRegA[18]~293_combout  = (\my_regfile|data_readRegA[18]~282_combout  & (\my_regfile|data_readRegA[18]~283_combout  & (\my_regfile|data_readRegA[18]~292_combout  & \my_regfile|data_readRegA[18]~288_combout )))

	.dataa(\my_regfile|data_readRegA[18]~282_combout ),
	.datab(\my_regfile|data_readRegA[18]~283_combout ),
	.datac(\my_regfile|data_readRegA[18]~292_combout ),
	.datad(\my_regfile|data_readRegA[18]~288_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~293 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[18]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[18]~feeder_combout  = \my_processor|data_writeReg[18]~163_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[18]~163_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[18]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N21
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N7
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~294 (
// Equation(s):
// \my_regfile|data_readRegA[18]~294_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [18]) # (\my_regfile|bca|bitcheck[18]~23_combout )))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & (((\my_regfile|regWriteCheck_loop[18].dffei|q [18]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~294 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[18]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N25
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N5
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~296 (
// Equation(s):
// \my_regfile|data_readRegA[18]~296_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [18]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & (((\my_regfile|regWriteCheck_loop[24].dffei|q [18]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~296 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[18]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y45_N27
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y45_N25
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~295 (
// Equation(s):
// \my_regfile|data_readRegA[18]~295_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [18] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [18]) # (\my_regfile|bca|bitcheck[20]~28_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [18] & 
// (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [18]) # (\my_regfile|bca|bitcheck[20]~28_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~295 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[18]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N27
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N21
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~297 (
// Equation(s):
// \my_regfile|data_readRegA[18]~297_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [18])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [18]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~297 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[18]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~298 (
// Equation(s):
// \my_regfile|data_readRegA[18]~298_combout  = (\my_regfile|data_readRegA[18]~294_combout  & (\my_regfile|data_readRegA[18]~296_combout  & (\my_regfile|data_readRegA[18]~295_combout  & \my_regfile|data_readRegA[18]~297_combout )))

	.dataa(\my_regfile|data_readRegA[18]~294_combout ),
	.datab(\my_regfile|data_readRegA[18]~296_combout ),
	.datac(\my_regfile|data_readRegA[18]~295_combout ),
	.datad(\my_regfile|data_readRegA[18]~297_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~298 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~302 (
// Equation(s):
// \my_regfile|data_readRegA[18]~302_combout  = (\my_regfile|data_readRegA[18]~301_combout  & (\my_regfile|data_readRegA[18]~293_combout  & \my_regfile|data_readRegA[18]~298_combout ))

	.dataa(\my_regfile|data_readRegA[18]~301_combout ),
	.datab(\my_regfile|data_readRegA[18]~293_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[18]~298_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~302 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[18]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N28
cycloneive_lcell_comb \my_processor|dataA[18]~103 (
// Equation(s):
// \my_processor|dataA[18]~103_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[18]~302_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegA[18]~302_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[18]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[18]~103 .lut_mask = 16'h0F01;
defparam \my_processor|dataA[18]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N20
cycloneive_lcell_comb \my_processor|dataA[18]~65 (
// Equation(s):
// \my_processor|dataA[18]~65_combout  = (\my_processor|dataA[18]~103_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[18]~305_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~28_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[18]~305_combout ),
	.datad(\my_processor|dataA[18]~103_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[18]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[18]~65 .lut_mask = 16'hFFC4;
defparam \my_processor|dataA[18]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N20
cycloneive_lcell_comb \my_processor|data_writeReg[18]~159 (
// Equation(s):
// \my_processor|data_writeReg[18]~159_combout  = (\my_processor|dataA[18]~65_combout  & ((\my_processor|data_writeReg[4]~66_combout ) # ((\my_processor|data_writeReg[2]~60_combout  & \my_processor|dataB[18]~13_combout )))) # 
// (!\my_processor|dataA[18]~65_combout  & (\my_processor|data_writeReg[4]~66_combout  & ((\my_processor|dataB[18]~13_combout ) # (!\my_processor|data_writeReg[2]~60_combout ))))

	.dataa(\my_processor|dataA[18]~65_combout ),
	.datab(\my_processor|data_writeReg[2]~60_combout ),
	.datac(\my_processor|dataB[18]~13_combout ),
	.datad(\my_processor|data_writeReg[4]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~159 .lut_mask = 16'hFB80;
defparam \my_processor|data_writeReg[18]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N22
cycloneive_lcell_comb \my_processor|dataB[17]~14 (
// Equation(s):
// \my_processor|dataB[17]~14_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[17]~327_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|data_readRegB[31]~28_combout ),
	.datad(\my_regfile|data_readRegB[17]~327_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[17]~14 .lut_mask = 16'hDD8D;
defparam \my_processor|dataB[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N10
cycloneive_lcell_comb \my_processor|dataB[16]~15 (
// Equation(s):
// \my_processor|dataB[16]~15_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[16]~348_combout )) # 
// (!\my_regfile|data_readRegB[31]~28_combout )))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[16]~348_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[16]~15 .lut_mask = 16'hF5B1;
defparam \my_processor|dataB[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N22
cycloneive_lcell_comb \my_processor|data_writeReg[16]~173 (
// Equation(s):
// \my_processor|data_writeReg[16]~173_combout  = (\my_processor|dataB[16]~15_combout  & ((\my_processor|data_writeReg[4]~66_combout ) # ((\my_processor|data_writeReg[2]~60_combout  & \my_processor|dataA[16]~67_combout )))) # 
// (!\my_processor|dataB[16]~15_combout  & (\my_processor|data_writeReg[4]~66_combout  & ((\my_processor|dataA[16]~67_combout ) # (!\my_processor|data_writeReg[2]~60_combout ))))

	.dataa(\my_processor|dataB[16]~15_combout ),
	.datab(\my_processor|data_writeReg[4]~66_combout ),
	.datac(\my_processor|data_writeReg[2]~60_combout ),
	.datad(\my_processor|dataA[16]~67_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~173 .lut_mask = 16'hEC8C;
defparam \my_processor|data_writeReg[16]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y40_N25
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y40_N7
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~359 (
// Equation(s):
// \my_regfile|data_readRegA[15]~359_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [15]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & (((\my_regfile|regWriteCheck_loop[24].dffei|q [15]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~359 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[15]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y40_N19
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N5
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~358 (
// Equation(s):
// \my_regfile|data_readRegA[15]~358_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|bca|bitcheck[20]~28_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [15])))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [15] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [15]))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~358 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[15]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N27
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N29
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~360 (
// Equation(s):
// \my_regfile|data_readRegA[15]~360_combout  = (\my_regfile|bca|bitcheck[25]~35_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [15]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [15]) # ((\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~360 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[15]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N21
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y40_N13
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~357 (
// Equation(s):
// \my_regfile|data_readRegA[15]~357_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [15]) # ((!\my_regfile|bca|bitcheck[19]~24_combout )))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [15]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[19]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~357 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[15]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~361 (
// Equation(s):
// \my_regfile|data_readRegA[15]~361_combout  = (\my_regfile|data_readRegA[15]~359_combout  & (\my_regfile|data_readRegA[15]~358_combout  & (\my_regfile|data_readRegA[15]~360_combout  & \my_regfile|data_readRegA[15]~357_combout )))

	.dataa(\my_regfile|data_readRegA[15]~359_combout ),
	.datab(\my_regfile|data_readRegA[15]~358_combout ),
	.datac(\my_regfile|data_readRegA[15]~360_combout ),
	.datad(\my_regfile|data_readRegA[15]~357_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~361 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N19
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[15]~186_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N29
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~362 (
// Equation(s):
// \my_regfile|data_readRegA[15]~362_combout  = (\my_regfile|bca|bitcheck[27]~38_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [15] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [15])))) # 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [15]))))

	.dataa(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~362 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[15]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N17
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y39_N1
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~363 (
// Equation(s):
// \my_regfile|data_readRegA[15]~363_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [15]) # ((!\my_regfile|bca|bitcheck[29]~40_combout )))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [15]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[29]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~363 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[15]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~364 (
// Equation(s):
// \my_regfile|data_readRegA[15]~364_combout  = (\my_regfile|data_readRegA[15]~362_combout  & (\my_regfile|data_readRegA[15]~363_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [15]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [15]),
	.datac(\my_regfile|data_readRegA[15]~362_combout ),
	.datad(\my_regfile|data_readRegA[15]~363_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~364 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[15]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N7
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y47_N3
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~345 (
// Equation(s):
// \my_regfile|data_readRegA[15]~345_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [15]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [15]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [15]),
	.datad(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~345 .lut_mask = 16'hF5DD;
defparam \my_regfile|data_readRegA[15]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N19
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N17
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~353 (
// Equation(s):
// \my_regfile|data_readRegA[15]~353_combout  = (\my_regfile|bca|bitcheck[8]~21_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [15]) # (!\my_regfile|bca|bitcheck[7]~22_combout )))) # (!\my_regfile|bca|bitcheck[8]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [15]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[7]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~353 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[15]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y47_N9
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[2].dffei|q[15]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[2].dffei|q[15]~feeder_combout  = \my_processor|data_writeReg[15]~186_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[15]~186_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[2].dffei|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[15]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y47_N3
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[2].dffei|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~354 (
// Equation(s):
// \my_regfile|data_readRegA[15]~354_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [15])) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [15]))))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~354 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegA[15]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N23
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y44_N25
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~352 (
// Equation(s):
// \my_regfile|data_readRegA[15]~352_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [15] & (((\my_regfile|regWriteCheck_loop[4].dffei|q [15]) # (\my_regfile|bca|bitcheck[4]~19_combout )))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [15] & 
// (\my_regfile|bca|bitcheck[6]~20_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [15]) # (\my_regfile|bca|bitcheck[4]~19_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[4]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~352 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[15]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~355 (
// Equation(s):
// \my_regfile|data_readRegA[15]~355_combout  = (\my_regfile|data_readRegA[15]~353_combout  & (\my_regfile|data_readRegA[15]~352_combout  & ((\my_regfile|data_readRegA[15]~354_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[15]~353_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[15]~354_combout ),
	.datad(\my_regfile|data_readRegA[15]~352_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~355 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[15]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N5
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[15]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[15]~feeder_combout  = \my_processor|data_writeReg[15]~186_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[15]~186_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[15]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y47_N15
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~346 (
// Equation(s):
// \my_regfile|data_readRegA[15]~346_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [15] & (((\my_regfile|regWriteCheck_loop[5].dffei|q [15])) # (!\my_regfile|bca|bitcheck[5]~3_combout ))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [15] & 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [15]) # (!\my_regfile|bca|bitcheck[5]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datac(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~346 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegA[15]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N29
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y46_N15
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~349 (
// Equation(s):
// \my_regfile|data_readRegA[15]~349_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [15]) # (\my_regfile|bca|bitcheck[14]~11_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & (((\my_regfile|regWriteCheck_loop[14].dffei|q [15]) # (\my_regfile|bca|bitcheck[14]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~349 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[15]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N9
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y46_N15
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~350 (
// Equation(s):
// \my_regfile|data_readRegA[15]~350_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [15]) # ((!\my_regfile|bca|bitcheck[15]~16_combout )))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [15]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~350 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[15]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N3
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y49_N1
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~348 (
// Equation(s):
// \my_regfile|data_readRegA[15]~348_combout  = (\my_regfile|bca|bitcheck[12]~9_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [15]) # ((!\my_regfile|bca|bitcheck[11]~10_combout )))) # (!\my_regfile|bca|bitcheck[12]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [15]) # (!\my_regfile|bca|bitcheck[11]~10_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[11]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~348 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[15]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N31
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y44_N7
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~347 (
// Equation(s):
// \my_regfile|data_readRegA[15]~347_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [15] & ((\my_regfile|bca|bitcheck[10]~5_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [15])))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & ((\my_regfile|bca|bitcheck[10]~5_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [15]))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~347 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[15]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~351 (
// Equation(s):
// \my_regfile|data_readRegA[15]~351_combout  = (\my_regfile|data_readRegA[15]~349_combout  & (\my_regfile|data_readRegA[15]~350_combout  & (\my_regfile|data_readRegA[15]~348_combout  & \my_regfile|data_readRegA[15]~347_combout )))

	.dataa(\my_regfile|data_readRegA[15]~349_combout ),
	.datab(\my_regfile|data_readRegA[15]~350_combout ),
	.datac(\my_regfile|data_readRegA[15]~348_combout ),
	.datad(\my_regfile|data_readRegA[15]~347_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~351 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~356 (
// Equation(s):
// \my_regfile|data_readRegA[15]~356_combout  = (\my_regfile|data_readRegA[15]~345_combout  & (\my_regfile|data_readRegA[15]~355_combout  & (\my_regfile|data_readRegA[15]~346_combout  & \my_regfile|data_readRegA[15]~351_combout )))

	.dataa(\my_regfile|data_readRegA[15]~345_combout ),
	.datab(\my_regfile|data_readRegA[15]~355_combout ),
	.datac(\my_regfile|data_readRegA[15]~346_combout ),
	.datad(\my_regfile|data_readRegA[15]~351_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~356 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N10
cycloneive_lcell_comb \my_processor|data[15]~47 (
// Equation(s):
// \my_processor|data[15]~47_combout  = ((\my_regfile|data_readRegA[15]~361_combout  & (\my_regfile|data_readRegA[15]~364_combout  & \my_regfile|data_readRegA[15]~356_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[15]~361_combout ),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(\my_regfile|data_readRegA[15]~364_combout ),
	.datad(\my_regfile|data_readRegA[15]~356_combout ),
	.cin(gnd),
	.combout(\my_processor|data[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[15]~47 .lut_mask = 16'hB333;
defparam \my_processor|data[15]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[15]~47_combout ,\my_processor|data[14]~46_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X77_Y43_N9
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[14]~193_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y41_N25
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[27].dffei|q[14]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[27].dffei|q[14]~feeder_combout  = \my_processor|data_writeReg[14]~193_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[14]~193_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[27].dffei|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[14]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N11
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[27].dffei|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~380 (
// Equation(s):
// \my_regfile|data_readRegB[14]~380_combout  = (\my_regfile|bcb|bitcheck[28]~24_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [14])) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))) # (!\my_regfile|bcb|bitcheck[28]~24_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datab(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~380 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegB[14]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N1
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N7
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~381 (
// Equation(s):
// \my_regfile|data_readRegB[14]~381_combout  = (\my_regfile|bcb|bitcheck[30]~26_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|bcb|bitcheck[30]~26_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~381 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[14]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~382 (
// Equation(s):
// \my_regfile|data_readRegB[14]~382_combout  = (\my_regfile|data_readRegB[14]~380_combout  & (\my_regfile|data_readRegB[14]~381_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [14]),
	.datac(\my_regfile|data_readRegB[14]~380_combout ),
	.datad(\my_regfile|data_readRegB[14]~381_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~382 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[14]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y49_N21
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y49_N11
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~371 (
// Equation(s):
// \my_regfile|data_readRegB[14]~371_combout  = (\my_regfile|bcb|bitcheck[11]~6_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [14]) # (\my_regfile|bcb|bitcheck[12]~5_combout )))) # 
// (!\my_regfile|bcb|bitcheck[11]~6_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [14]) # ((\my_regfile|bcb|bitcheck[12]~5_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~371 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[14]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[14]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[14]~feeder_combout  = \my_processor|data_writeReg[14]~193_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[14]~193_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[14]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N29
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y46_N1
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~373 (
// Equation(s):
// \my_regfile|data_readRegB[14]~373_combout  = (\my_regfile|bcb|bitcheck[16]~11_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [14]) # ((!\my_regfile|bcb|bitcheck[15]~12_combout )))) # (!\my_regfile|bcb|bitcheck[16]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~373 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[14]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N9
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y44_N11
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~370 (
// Equation(s):
// \my_regfile|data_readRegB[14]~370_combout  = (\my_regfile|bcb|bitcheck[9]~3_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [14] & ((\my_regfile|bcb|bitcheck[10]~1_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [14])))) # 
// (!\my_regfile|bcb|bitcheck[9]~3_combout  & (((\my_regfile|bcb|bitcheck[10]~1_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [14]))))

	.dataa(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [14]),
	.datac(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~370 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[14]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N27
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y46_N17
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~372 (
// Equation(s):
// \my_regfile|data_readRegB[14]~372_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [14] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[13]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [14] & 
// (\my_regfile|bcb|bitcheck[14]~7_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [14]),
	.datab(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~372 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[14]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~374 (
// Equation(s):
// \my_regfile|data_readRegB[14]~374_combout  = (\my_regfile|data_readRegB[14]~371_combout  & (\my_regfile|data_readRegB[14]~373_combout  & (\my_regfile|data_readRegB[14]~370_combout  & \my_regfile|data_readRegB[14]~372_combout )))

	.dataa(\my_regfile|data_readRegB[14]~371_combout ),
	.datab(\my_regfile|data_readRegB[14]~373_combout ),
	.datac(\my_regfile|data_readRegB[14]~370_combout ),
	.datad(\my_regfile|data_readRegB[14]~372_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~374 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N23
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y44_N5
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~383 (
// Equation(s):
// \my_regfile|data_readRegB[14]~383_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [14])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [14])))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~383 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegB[14]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N11
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N29
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~385 (
// Equation(s):
// \my_regfile|data_readRegB[14]~385_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # (((\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [14])) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~385 .lut_mask = 16'hEFAF;
defparam \my_regfile|data_readRegB[14]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N13
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N27
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~387 (
// Equation(s):
// \my_regfile|data_readRegB[14]~387_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [14] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[7]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [14] & 
// (\my_regfile|bcb|bitcheck[8]~36_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [14]),
	.datab(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~387 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[14]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y48_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[4].dffei|q[14]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[4].dffei|q[14]~feeder_combout  = \my_processor|data_writeReg[14]~193_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[14]~193_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[4].dffei|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[14]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y48_N11
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[4].dffei|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y48_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[14]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[14]~feeder_combout  = \my_processor|data_writeReg[14]~193_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[14]~193_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[14]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y48_N17
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~386 (
// Equation(s):
// \my_regfile|data_readRegB[14]~386_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [14]) # ((\my_regfile|bcb|bitcheck[6]~35_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [14] & 
// (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [14]) # (\my_regfile|bcb|bitcheck[6]~35_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [14]),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [14]),
	.datac(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datad(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~386 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[14]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y49_N7
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y49_N13
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~384 (
// Equation(s):
// \my_regfile|data_readRegB[14]~384_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [14]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [14]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~384 .lut_mask = 16'hFD75;
defparam \my_regfile|data_readRegB[14]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~388 (
// Equation(s):
// \my_regfile|data_readRegB[14]~388_combout  = (\my_regfile|data_readRegB[14]~385_combout  & (\my_regfile|data_readRegB[14]~387_combout  & (\my_regfile|data_readRegB[14]~386_combout  & \my_regfile|data_readRegB[14]~384_combout )))

	.dataa(\my_regfile|data_readRegB[14]~385_combout ),
	.datab(\my_regfile|data_readRegB[14]~387_combout ),
	.datac(\my_regfile|data_readRegB[14]~386_combout ),
	.datad(\my_regfile|data_readRegB[14]~384_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~388 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~389 (
// Equation(s):
// \my_regfile|data_readRegB[14]~389_combout  = (\my_regfile|data_readRegB[14]~383_combout  & (\my_regfile|data_readRegB[14]~388_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[3]~31_combout ))))

	.dataa(\my_regfile|data_readRegB[14]~383_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [14]),
	.datad(\my_regfile|data_readRegB[14]~388_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~389 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[14]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N13
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N11
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~376 (
// Equation(s):
// \my_regfile|data_readRegB[14]~376_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [14] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [14]) # (\my_regfile|bcb|bitcheck[20]~16_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [14] & 
// (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [14]) # (\my_regfile|bcb|bitcheck[20]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [14]),
	.datab(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~376 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[14]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N19
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N21
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~375 (
// Equation(s):
// \my_regfile|data_readRegB[14]~375_combout  = (\my_regfile|bcb|bitcheck[18]~13_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[19]~14_combout )))) # (!\my_regfile|bcb|bitcheck[18]~13_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[19]~14_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~375 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[14]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[26].dffei|q[14]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[26].dffei|q[14]~feeder_combout  = \my_processor|data_writeReg[14]~193_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~193_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[26].dffei|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[14]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N31
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[26].dffei|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~378 (
// Equation(s):
// \my_regfile|data_readRegB[14]~378_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [14]) # ((!\my_regfile|bcb|bitcheck[25]~22_combout )))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~378 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[14]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y40_N19
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y40_N1
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~193_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~377 (
// Equation(s):
// \my_regfile|data_readRegB[14]~377_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [14] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[23]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [14] & 
// (\my_regfile|bcb|bitcheck[24]~19_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [14]),
	.datab(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~377 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[14]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~379 (
// Equation(s):
// \my_regfile|data_readRegB[14]~379_combout  = (\my_regfile|data_readRegB[14]~376_combout  & (\my_regfile|data_readRegB[14]~375_combout  & (\my_regfile|data_readRegB[14]~378_combout  & \my_regfile|data_readRegB[14]~377_combout )))

	.dataa(\my_regfile|data_readRegB[14]~376_combout ),
	.datab(\my_regfile|data_readRegB[14]~375_combout ),
	.datac(\my_regfile|data_readRegB[14]~378_combout ),
	.datad(\my_regfile|data_readRegB[14]~377_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~379 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~390 (
// Equation(s):
// \my_regfile|data_readRegB[14]~390_combout  = (\my_regfile|data_readRegB[14]~382_combout  & (\my_regfile|data_readRegB[14]~374_combout  & (\my_regfile|data_readRegB[14]~389_combout  & \my_regfile|data_readRegB[14]~379_combout )))

	.dataa(\my_regfile|data_readRegB[14]~382_combout ),
	.datab(\my_regfile|data_readRegB[14]~374_combout ),
	.datac(\my_regfile|data_readRegB[14]~389_combout ),
	.datad(\my_regfile|data_readRegB[14]~379_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~390 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N30
cycloneive_lcell_comb \my_processor|dataB[14]~17 (
// Equation(s):
// \my_processor|dataB[14]~17_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [14])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[14]~390_combout )) # 
// (!\my_regfile|data_readRegB[31]~28_combout )))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\my_regfile|data_readRegB[14]~390_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[14]~17 .lut_mask = 16'hF5B1;
defparam \my_processor|dataB[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~383 (
// Equation(s):
// \my_regfile|data_readRegA[14]~383_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [14]) # ((\my_regfile|bca|bitcheck[28]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [14]) # (\my_regfile|bca|bitcheck[28]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [14]),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [14]),
	.datac(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datad(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~383 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[14]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~384 (
// Equation(s):
// \my_regfile|data_readRegA[14]~384_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [14] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[29]~40_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[29]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~384 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[14]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~385 (
// Equation(s):
// \my_regfile|data_readRegA[14]~385_combout  = (\my_regfile|data_readRegA[14]~383_combout  & (\my_regfile|data_readRegA[14]~384_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [14]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [14]),
	.datac(\my_regfile|data_readRegA[14]~383_combout ),
	.datad(\my_regfile|data_readRegA[14]~384_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~385 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[14]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~367 (
// Equation(s):
// \my_regfile|data_readRegA[14]~367_combout  = (\my_regfile|bca|bitcheck[5]~3_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [14]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~3_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [14]) # ((!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~367 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[14]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~366 (
// Equation(s):
// \my_regfile|data_readRegA[14]~366_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [14]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [14]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [14]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~366 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[14]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~374 (
// Equation(s):
// \my_regfile|data_readRegA[14]~374_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [14] & (((\my_regfile|regWriteCheck_loop[8].dffei|q [14]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [14]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~374 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[14]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~375 (
// Equation(s):
// \my_regfile|data_readRegA[14]~375_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [14]))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [14])))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~375 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegA[14]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y48_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~373 (
// Equation(s):
// \my_regfile|data_readRegA[14]~373_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [14]) # ((\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [14] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [14]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [14]),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [14]),
	.datac(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~373 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[14]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~376 (
// Equation(s):
// \my_regfile|data_readRegA[14]~376_combout  = (\my_regfile|data_readRegA[14]~374_combout  & (\my_regfile|data_readRegA[14]~373_combout  & ((\my_regfile|data_readRegA[14]~375_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_regfile|data_readRegA[14]~374_combout ),
	.datac(\my_regfile|data_readRegA[14]~375_combout ),
	.datad(\my_regfile|data_readRegA[14]~373_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~376 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[14]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~368 (
// Equation(s):
// \my_regfile|data_readRegA[14]~368_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [14] & ((\my_regfile|bca|bitcheck[10]~5_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [14])))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & ((\my_regfile|bca|bitcheck[10]~5_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [14]))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~368 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[14]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~369 (
// Equation(s):
// \my_regfile|data_readRegA[14]~369_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [14] & ((\my_regfile|bca|bitcheck[12]~9_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[11]~10_combout  & ((\my_regfile|bca|bitcheck[12]~9_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[11]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~369 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[14]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~370 (
// Equation(s):
// \my_regfile|data_readRegA[14]~370_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [14]) # (\my_regfile|bca|bitcheck[14]~11_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & (((\my_regfile|regWriteCheck_loop[14].dffei|q [14]) # (\my_regfile|bca|bitcheck[14]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~370 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[14]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~371 (
// Equation(s):
// \my_regfile|data_readRegA[14]~371_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [14])) # (!\my_regfile|bca|bitcheck[15]~16_combout ))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [14]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~371 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[14]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~372 (
// Equation(s):
// \my_regfile|data_readRegA[14]~372_combout  = (\my_regfile|data_readRegA[14]~368_combout  & (\my_regfile|data_readRegA[14]~369_combout  & (\my_regfile|data_readRegA[14]~370_combout  & \my_regfile|data_readRegA[14]~371_combout )))

	.dataa(\my_regfile|data_readRegA[14]~368_combout ),
	.datab(\my_regfile|data_readRegA[14]~369_combout ),
	.datac(\my_regfile|data_readRegA[14]~370_combout ),
	.datad(\my_regfile|data_readRegA[14]~371_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~372 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~377 (
// Equation(s):
// \my_regfile|data_readRegA[14]~377_combout  = (\my_regfile|data_readRegA[14]~367_combout  & (\my_regfile|data_readRegA[14]~366_combout  & (\my_regfile|data_readRegA[14]~376_combout  & \my_regfile|data_readRegA[14]~372_combout )))

	.dataa(\my_regfile|data_readRegA[14]~367_combout ),
	.datab(\my_regfile|data_readRegA[14]~366_combout ),
	.datac(\my_regfile|data_readRegA[14]~376_combout ),
	.datad(\my_regfile|data_readRegA[14]~372_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~377 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~386 (
// Equation(s):
// \my_regfile|data_readRegA[14]~386_combout  = (\my_regfile|data_readRegA[14]~385_combout  & (\my_regfile|data_readRegA[14]~382_combout  & \my_regfile|data_readRegA[14]~377_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[14]~385_combout ),
	.datac(\my_regfile|data_readRegA[14]~382_combout ),
	.datad(\my_regfile|data_readRegA[14]~377_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~386 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[14]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N14
cycloneive_lcell_comb \my_processor|dataA[14]~107 (
// Equation(s):
// \my_processor|dataA[14]~107_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[14]~386_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~27_combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[14]~386_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[14]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[14]~107 .lut_mask = 16'h5501;
defparam \my_processor|dataA[14]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N0
cycloneive_lcell_comb \my_processor|dataA[14]~69 (
// Equation(s):
// \my_processor|dataA[14]~69_combout  = (\my_processor|dataA[14]~107_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[14]~390_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_processor|dataA[14]~107_combout ),
	.datad(\my_regfile|data_readRegB[14]~390_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[14]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[14]~69 .lut_mask = 16'hFAF2;
defparam \my_processor|dataA[14]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N30
cycloneive_lcell_comb \my_processor|dataB[13]~18 (
// Equation(s):
// \my_processor|dataB[13]~18_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [13])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[13]~411_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_regfile|data_readRegB[31]~28_combout ),
	.datad(\my_regfile|data_readRegB[13]~411_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[13]~18 .lut_mask = 16'hDD8D;
defparam \my_processor|dataB[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N4
cycloneive_lcell_comb \my_processor|ALUOper|Add0~20 (
// Equation(s):
// \my_processor|ALUOper|Add0~20_combout  = ((\my_processor|dataB[10]~21_combout  $ (\my_processor|dataA[10]~73_combout  $ (!\my_processor|ALUOper|Add0~19 )))) # (GND)
// \my_processor|ALUOper|Add0~21  = CARRY((\my_processor|dataB[10]~21_combout  & ((\my_processor|dataA[10]~73_combout ) # (!\my_processor|ALUOper|Add0~19 ))) # (!\my_processor|dataB[10]~21_combout  & (\my_processor|dataA[10]~73_combout  & 
// !\my_processor|ALUOper|Add0~19 )))

	.dataa(\my_processor|dataB[10]~21_combout ),
	.datab(\my_processor|dataA[10]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~19 ),
	.combout(\my_processor|ALUOper|Add0~20_combout ),
	.cout(\my_processor|ALUOper|Add0~21 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N6
cycloneive_lcell_comb \my_processor|ALUOper|Add0~22 (
// Equation(s):
// \my_processor|ALUOper|Add0~22_combout  = (\my_processor|dataA[11]~72_combout  & ((\my_processor|dataB[11]~20_combout  & (\my_processor|ALUOper|Add0~21  & VCC)) # (!\my_processor|dataB[11]~20_combout  & (!\my_processor|ALUOper|Add0~21 )))) # 
// (!\my_processor|dataA[11]~72_combout  & ((\my_processor|dataB[11]~20_combout  & (!\my_processor|ALUOper|Add0~21 )) # (!\my_processor|dataB[11]~20_combout  & ((\my_processor|ALUOper|Add0~21 ) # (GND)))))
// \my_processor|ALUOper|Add0~23  = CARRY((\my_processor|dataA[11]~72_combout  & (!\my_processor|dataB[11]~20_combout  & !\my_processor|ALUOper|Add0~21 )) # (!\my_processor|dataA[11]~72_combout  & ((!\my_processor|ALUOper|Add0~21 ) # 
// (!\my_processor|dataB[11]~20_combout ))))

	.dataa(\my_processor|dataA[11]~72_combout ),
	.datab(\my_processor|dataB[11]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~21 ),
	.combout(\my_processor|ALUOper|Add0~22_combout ),
	.cout(\my_processor|ALUOper|Add0~23 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~22 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N8
cycloneive_lcell_comb \my_processor|ALUOper|Add0~24 (
// Equation(s):
// \my_processor|ALUOper|Add0~24_combout  = ((\my_processor|dataB[12]~19_combout  $ (\my_processor|dataA[12]~71_combout  $ (!\my_processor|ALUOper|Add0~23 )))) # (GND)
// \my_processor|ALUOper|Add0~25  = CARRY((\my_processor|dataB[12]~19_combout  & ((\my_processor|dataA[12]~71_combout ) # (!\my_processor|ALUOper|Add0~23 ))) # (!\my_processor|dataB[12]~19_combout  & (\my_processor|dataA[12]~71_combout  & 
// !\my_processor|ALUOper|Add0~23 )))

	.dataa(\my_processor|dataB[12]~19_combout ),
	.datab(\my_processor|dataA[12]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~23 ),
	.combout(\my_processor|ALUOper|Add0~24_combout ),
	.cout(\my_processor|ALUOper|Add0~25 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~24 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N10
cycloneive_lcell_comb \my_processor|ALUOper|Add0~26 (
// Equation(s):
// \my_processor|ALUOper|Add0~26_combout  = (\my_processor|dataA[13]~70_combout  & ((\my_processor|dataB[13]~18_combout  & (\my_processor|ALUOper|Add0~25  & VCC)) # (!\my_processor|dataB[13]~18_combout  & (!\my_processor|ALUOper|Add0~25 )))) # 
// (!\my_processor|dataA[13]~70_combout  & ((\my_processor|dataB[13]~18_combout  & (!\my_processor|ALUOper|Add0~25 )) # (!\my_processor|dataB[13]~18_combout  & ((\my_processor|ALUOper|Add0~25 ) # (GND)))))
// \my_processor|ALUOper|Add0~27  = CARRY((\my_processor|dataA[13]~70_combout  & (!\my_processor|dataB[13]~18_combout  & !\my_processor|ALUOper|Add0~25 )) # (!\my_processor|dataA[13]~70_combout  & ((!\my_processor|ALUOper|Add0~25 ) # 
// (!\my_processor|dataB[13]~18_combout ))))

	.dataa(\my_processor|dataA[13]~70_combout ),
	.datab(\my_processor|dataB[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~25 ),
	.combout(\my_processor|ALUOper|Add0~26_combout ),
	.cout(\my_processor|ALUOper|Add0~27 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~26 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N12
cycloneive_lcell_comb \my_processor|ALUOper|Add0~28 (
// Equation(s):
// \my_processor|ALUOper|Add0~28_combout  = ((\my_processor|dataB[14]~17_combout  $ (\my_processor|dataA[14]~69_combout  $ (!\my_processor|ALUOper|Add0~27 )))) # (GND)
// \my_processor|ALUOper|Add0~29  = CARRY((\my_processor|dataB[14]~17_combout  & ((\my_processor|dataA[14]~69_combout ) # (!\my_processor|ALUOper|Add0~27 ))) # (!\my_processor|dataB[14]~17_combout  & (\my_processor|dataA[14]~69_combout  & 
// !\my_processor|ALUOper|Add0~27 )))

	.dataa(\my_processor|dataB[14]~17_combout ),
	.datab(\my_processor|dataA[14]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~27 ),
	.combout(\my_processor|ALUOper|Add0~28_combout ),
	.cout(\my_processor|ALUOper|Add0~29 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~28 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N10
cycloneive_lcell_comb \my_processor|ALUOper|Add1~26 (
// Equation(s):
// \my_processor|ALUOper|Add1~26_combout  = (\my_processor|dataA[13]~70_combout  & ((\my_processor|dataB[13]~18_combout  & (!\my_processor|ALUOper|Add1~25 )) # (!\my_processor|dataB[13]~18_combout  & (\my_processor|ALUOper|Add1~25  & VCC)))) # 
// (!\my_processor|dataA[13]~70_combout  & ((\my_processor|dataB[13]~18_combout  & ((\my_processor|ALUOper|Add1~25 ) # (GND))) # (!\my_processor|dataB[13]~18_combout  & (!\my_processor|ALUOper|Add1~25 ))))
// \my_processor|ALUOper|Add1~27  = CARRY((\my_processor|dataA[13]~70_combout  & (\my_processor|dataB[13]~18_combout  & !\my_processor|ALUOper|Add1~25 )) # (!\my_processor|dataA[13]~70_combout  & ((\my_processor|dataB[13]~18_combout ) # 
// (!\my_processor|ALUOper|Add1~25 ))))

	.dataa(\my_processor|dataA[13]~70_combout ),
	.datab(\my_processor|dataB[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~25 ),
	.combout(\my_processor|ALUOper|Add1~26_combout ),
	.cout(\my_processor|ALUOper|Add1~27 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~26 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N12
cycloneive_lcell_comb \my_processor|ALUOper|Add1~28 (
// Equation(s):
// \my_processor|ALUOper|Add1~28_combout  = ((\my_processor|dataA[14]~69_combout  $ (\my_processor|dataB[14]~17_combout  $ (\my_processor|ALUOper|Add1~27 )))) # (GND)
// \my_processor|ALUOper|Add1~29  = CARRY((\my_processor|dataA[14]~69_combout  & ((!\my_processor|ALUOper|Add1~27 ) # (!\my_processor|dataB[14]~17_combout ))) # (!\my_processor|dataA[14]~69_combout  & (!\my_processor|dataB[14]~17_combout  & 
// !\my_processor|ALUOper|Add1~27 )))

	.dataa(\my_processor|dataA[14]~69_combout ),
	.datab(\my_processor|dataB[14]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~27 ),
	.combout(\my_processor|ALUOper|Add1~28_combout ),
	.cout(\my_processor|ALUOper|Add1~29 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~28 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N8
cycloneive_lcell_comb \my_processor|data_writeReg[10]~178 (
// Equation(s):
// \my_processor|data_writeReg[10]~178_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_processor|checker|isAddi~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [28]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [2])

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~178 .lut_mask = 16'hFF2F;
defparam \my_processor|data_writeReg[10]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~64 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[16]~67_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[14]~69_combout )))

	.dataa(gnd),
	.datab(\my_processor|dataA[16]~67_combout ),
	.datac(\my_processor|dataA[14]~69_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~64 .lut_mask = 16'hCCF0;
defparam \my_processor|ALUOper|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~61 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[17]~66_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[15]~68_combout )))

	.dataa(\my_processor|dataA[17]~66_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_processor|dataA[15]~68_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~61 .lut_mask = 16'hBB88;
defparam \my_processor|ALUOper|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~65 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~65_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~61_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~64_combout ))

	.dataa(\my_processor|ALUOper|ShiftRight0~64_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|ALUOper|ShiftRight0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~65 .lut_mask = 16'hFA0A;
defparam \my_processor|ALUOper|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~45 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[21]~62_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[19]~64_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[21]~62_combout ),
	.datad(\my_processor|dataA[19]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~45 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~49 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~49_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[20]~63_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[18]~65_combout )))

	.dataa(\my_processor|dataA[20]~63_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[18]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~49 .lut_mask = 16'hAFA0;
defparam \my_processor|ALUOper|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~50 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~45_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~49_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~45_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~50 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~66 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~50_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~65_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftRight0~65_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~66 .lut_mask = 16'hFC0C;
defparam \my_processor|ALUOper|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~31 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[24]~59_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[22]~61_combout ))

	.dataa(\my_processor|dataA[22]~61_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[24]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~31 .lut_mask = 16'hE2E2;
defparam \my_processor|ALUOper|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~26 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[25]~58_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[23]~60_combout )))

	.dataa(gnd),
	.datab(\my_processor|dataA[25]~58_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[23]~60_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~26 .lut_mask = 16'hCFC0;
defparam \my_processor|ALUOper|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~32 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~26_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~31_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~31_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~32 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~33 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~15_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~32_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftRight0~32_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~33 .lut_mask = 16'hFC0C;
defparam \my_processor|ALUOper|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N10
cycloneive_lcell_comb \my_processor|data_writeReg[10]~179 (
// Equation(s):
// \my_processor|data_writeReg[10]~179_combout  = (\my_processor|aulOper[0]~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10]) # (\my_imem|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\my_processor|aulOper[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~179 .lut_mask = 16'hEE00;
defparam \my_processor|data_writeReg[10]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N18
cycloneive_lcell_comb \my_processor|data_writeReg[10]~307 (
// Equation(s):
// \my_processor|data_writeReg[10]~307_combout  = \my_imem|altsyncram_component|auto_generated|q_a [11] $ (((\my_imem|altsyncram_component|auto_generated|q_a [2] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # 
// (!\my_processor|checker|isAddi~0_combout )))))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~307 .lut_mask = 16'h2FD0;
defparam \my_processor|data_writeReg[10]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~3 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|dataA[31]~52_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|dataA[31]~52_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~2_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|dataA[31]~52_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~3 .lut_mask = 16'hF1E0;
defparam \my_processor|ALUOper|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~36 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~33_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~35_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~33_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~36 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~37 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[7]~76_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[9]~74_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[7]~76_combout ),
	.datad(\my_processor|dataA[9]~74_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~37 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~24 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[8]~75_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[10]~73_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[8]~75_combout ),
	.datad(\my_processor|dataA[10]~73_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~24 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~38 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~37_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~24_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~37_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~38 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~39 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[11]~72_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[13]~70_combout )))

	.dataa(\my_processor|dataA[11]~72_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[13]~70_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~39 .lut_mask = 16'hAFA0;
defparam \my_processor|ALUOper|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~27 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[12]~71_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[14]~69_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[12]~71_combout ),
	.datad(\my_processor|dataA[14]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~27 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~40 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~39_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~27_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~39_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~40 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~41 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~38_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~40_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~38_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~41 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~42 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~36_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftLeft0~41_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~36_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~42 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N10
cycloneive_lcell_comb \my_processor|data_writeReg[14]~187 (
// Equation(s):
// \my_processor|data_writeReg[14]~187_combout  = (\my_processor|data_writeReg[10]~179_combout  & ((\my_processor|data_writeReg[10]~307_combout ) # ((\my_processor|ALUOper|ShiftRight0~3_combout )))) # (!\my_processor|data_writeReg[10]~179_combout  & 
// (!\my_processor|data_writeReg[10]~307_combout  & ((\my_processor|ALUOper|ShiftLeft0~42_combout ))))

	.dataa(\my_processor|data_writeReg[10]~179_combout ),
	.datab(\my_processor|data_writeReg[10]~307_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~3_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~187 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[14]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N4
cycloneive_lcell_comb \my_processor|data_writeReg[14]~188 (
// Equation(s):
// \my_processor|data_writeReg[14]~188_combout  = (\my_processor|data_writeReg[10]~178_combout  & (((\my_processor|data_writeReg[14]~187_combout )))) # (!\my_processor|data_writeReg[10]~178_combout  & ((\my_processor|data_writeReg[14]~187_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~33_combout ))) # (!\my_processor|data_writeReg[14]~187_combout  & (\my_processor|ALUOper|ShiftRight0~66_combout ))))

	.dataa(\my_processor|data_writeReg[10]~178_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~66_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~33_combout ),
	.datad(\my_processor|data_writeReg[14]~187_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~188 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[14]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N22
cycloneive_lcell_comb \my_processor|data_writeReg[14]~189 (
// Equation(s):
// \my_processor|data_writeReg[14]~189_combout  = (\my_processor|data_writeReg[2]~60_combout  & ((\my_processor|data_writeReg[4]~66_combout  & ((\my_processor|dataB[14]~17_combout ) # (\my_processor|dataA[14]~69_combout ))) # 
// (!\my_processor|data_writeReg[4]~66_combout  & (\my_processor|dataB[14]~17_combout  & \my_processor|dataA[14]~69_combout )))) # (!\my_processor|data_writeReg[2]~60_combout  & (\my_processor|data_writeReg[4]~66_combout ))

	.dataa(\my_processor|data_writeReg[2]~60_combout ),
	.datab(\my_processor|data_writeReg[4]~66_combout ),
	.datac(\my_processor|dataB[14]~17_combout ),
	.datad(\my_processor|dataA[14]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~189 .lut_mask = 16'hECC4;
defparam \my_processor|data_writeReg[14]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N2
cycloneive_lcell_comb \my_processor|data_writeReg[14]~190 (
// Equation(s):
// \my_processor|data_writeReg[14]~190_combout  = (\my_processor|data_writeReg[2]~60_combout  & (((\my_processor|data_writeReg[14]~189_combout )))) # (!\my_processor|data_writeReg[2]~60_combout  & ((\my_processor|data_writeReg[14]~189_combout  & 
// ((\my_processor|data_writeReg[14]~188_combout ))) # (!\my_processor|data_writeReg[14]~189_combout  & (\my_processor|ALUOper|Add1~28_combout ))))

	.dataa(\my_processor|data_writeReg[2]~60_combout ),
	.datab(\my_processor|ALUOper|Add1~28_combout ),
	.datac(\my_processor|data_writeReg[14]~188_combout ),
	.datad(\my_processor|data_writeReg[14]~189_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~190 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[14]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N12
cycloneive_lcell_comb \my_processor|data_writeReg[14]~191 (
// Equation(s):
// \my_processor|data_writeReg[14]~191_combout  = (\my_processor|data_writeReg[2]~70_combout  & (\my_processor|ALUOper|Add0~28_combout )) # (!\my_processor|data_writeReg[2]~70_combout  & ((\my_processor|data_writeReg[14]~190_combout )))

	.dataa(\my_processor|ALUOper|Add0~28_combout ),
	.datab(\my_processor|data_writeReg[2]~70_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~190_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~191 .lut_mask = 16'hBB88;
defparam \my_processor|data_writeReg[14]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N6
cycloneive_lcell_comb \my_processor|data_writeReg[14]~192 (
// Equation(s):
// \my_processor|data_writeReg[14]~192_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [14])) # (!\my_processor|checker|isLw~combout  & (((!\my_processor|ctrl_writeReg[0]~0_combout  & 
// \my_processor|data_writeReg[14]~191_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datad(\my_processor|data_writeReg[14]~191_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~192 .lut_mask = 16'h8B88;
defparam \my_processor|data_writeReg[14]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N8
cycloneive_lcell_comb \my_processor|data_writeReg[14]~193 (
// Equation(s):
// \my_processor|data_writeReg[14]~193_combout  = (\my_processor|checker|isSw~0_combout ) # ((\my_processor|data_writeReg[14]~192_combout ) # ((!\my_processor|data_writeReg[31]~56_combout  & !\my_processor|checker|isLw~combout )))

	.dataa(\my_processor|data_writeReg[31]~56_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_processor|data_writeReg[14]~192_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~193 .lut_mask = 16'hFFF1;
defparam \my_processor|data_writeReg[14]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[14]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[14]~feeder_combout  = \my_processor|data_writeReg[14]~193_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~193_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[14]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N17
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~381 (
// Equation(s):
// \my_regfile|data_readRegA[14]~381_combout  = (\my_regfile|bca|bitcheck[25]~35_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [14]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & (((\my_regfile|regWriteCheck_loop[26].dffei|q [14]) # (\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~381 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[14]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~379 (
// Equation(s):
// \my_regfile|data_readRegA[14]~379_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & ((\my_regfile|bca|bitcheck[22]~29_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [14])))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [14] & ((\my_regfile|bca|bitcheck[22]~29_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [14]))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~379 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[14]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~378 (
// Equation(s):
// \my_regfile|data_readRegA[14]~378_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [14] & (((\my_regfile|regWriteCheck_loop[18].dffei|q [14]) # (\my_regfile|bca|bitcheck[18]~23_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [14]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~378 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[14]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~380 (
// Equation(s):
// \my_regfile|data_readRegA[14]~380_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [14]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & (((\my_regfile|regWriteCheck_loop[24].dffei|q [14]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~380 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[14]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~382 (
// Equation(s):
// \my_regfile|data_readRegA[14]~382_combout  = (\my_regfile|data_readRegA[14]~381_combout  & (\my_regfile|data_readRegA[14]~379_combout  & (\my_regfile|data_readRegA[14]~378_combout  & \my_regfile|data_readRegA[14]~380_combout )))

	.dataa(\my_regfile|data_readRegA[14]~381_combout ),
	.datab(\my_regfile|data_readRegA[14]~379_combout ),
	.datac(\my_regfile|data_readRegA[14]~378_combout ),
	.datad(\my_regfile|data_readRegA[14]~380_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~382 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N8
cycloneive_lcell_comb \my_processor|data[14]~46 (
// Equation(s):
// \my_processor|data[14]~46_combout  = ((\my_regfile|data_readRegA[14]~382_combout  & (\my_regfile|data_readRegA[14]~385_combout  & \my_regfile|data_readRegA[14]~377_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[14]~382_combout ),
	.datab(\my_regfile|data_readRegA[14]~385_combout ),
	.datac(\my_regfile|data_readRegA[31]~719_combout ),
	.datad(\my_regfile|data_readRegA[14]~377_combout ),
	.cin(gnd),
	.combout(\my_processor|data[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[14]~46 .lut_mask = 16'h8F0F;
defparam \my_processor|data[14]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N4
cycloneive_lcell_comb \my_processor|dataB[15]~16 (
// Equation(s):
// \my_processor|dataB[15]~16_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [15])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[15]~369_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_regfile|data_readRegB[31]~28_combout ),
	.datad(\my_regfile|data_readRegB[15]~369_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[15]~16 .lut_mask = 16'hDD8D;
defparam \my_processor|dataB[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N14
cycloneive_lcell_comb \my_processor|ALUOper|Add0~30 (
// Equation(s):
// \my_processor|ALUOper|Add0~30_combout  = (\my_processor|dataB[15]~16_combout  & ((\my_processor|dataA[15]~68_combout  & (\my_processor|ALUOper|Add0~29  & VCC)) # (!\my_processor|dataA[15]~68_combout  & (!\my_processor|ALUOper|Add0~29 )))) # 
// (!\my_processor|dataB[15]~16_combout  & ((\my_processor|dataA[15]~68_combout  & (!\my_processor|ALUOper|Add0~29 )) # (!\my_processor|dataA[15]~68_combout  & ((\my_processor|ALUOper|Add0~29 ) # (GND)))))
// \my_processor|ALUOper|Add0~31  = CARRY((\my_processor|dataB[15]~16_combout  & (!\my_processor|dataA[15]~68_combout  & !\my_processor|ALUOper|Add0~29 )) # (!\my_processor|dataB[15]~16_combout  & ((!\my_processor|ALUOper|Add0~29 ) # 
// (!\my_processor|dataA[15]~68_combout ))))

	.dataa(\my_processor|dataB[15]~16_combout ),
	.datab(\my_processor|dataA[15]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~29 ),
	.combout(\my_processor|ALUOper|Add0~30_combout ),
	.cout(\my_processor|ALUOper|Add0~31 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~30 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N14
cycloneive_lcell_comb \my_processor|ALUOper|Add1~30 (
// Equation(s):
// \my_processor|ALUOper|Add1~30_combout  = (\my_processor|dataA[15]~68_combout  & ((\my_processor|dataB[15]~16_combout  & (!\my_processor|ALUOper|Add1~29 )) # (!\my_processor|dataB[15]~16_combout  & (\my_processor|ALUOper|Add1~29  & VCC)))) # 
// (!\my_processor|dataA[15]~68_combout  & ((\my_processor|dataB[15]~16_combout  & ((\my_processor|ALUOper|Add1~29 ) # (GND))) # (!\my_processor|dataB[15]~16_combout  & (!\my_processor|ALUOper|Add1~29 ))))
// \my_processor|ALUOper|Add1~31  = CARRY((\my_processor|dataA[15]~68_combout  & (\my_processor|dataB[15]~16_combout  & !\my_processor|ALUOper|Add1~29 )) # (!\my_processor|dataA[15]~68_combout  & ((\my_processor|dataB[15]~16_combout ) # 
// (!\my_processor|ALUOper|Add1~29 ))))

	.dataa(\my_processor|dataA[15]~68_combout ),
	.datab(\my_processor|dataB[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~29 ),
	.combout(\my_processor|ALUOper|Add1~30_combout ),
	.cout(\my_processor|ALUOper|Add1~31 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~30 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~23 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~21_combout ) # ((\my_processor|ALUOper|ShiftLeft0~22_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|ALUOper|ShiftLeft0~20_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~21_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~22_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~23 .lut_mask = 16'hFBC8;
defparam \my_processor|ALUOper|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~28 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[13]~70_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[15]~68_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[15]~68_combout ),
	.datad(\my_processor|dataA[13]~70_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~28 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~29 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~27_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~28_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~27_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~29 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~25 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[9]~74_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[11]~72_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[11]~72_combout ),
	.datad(\my_processor|dataA[9]~74_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~25 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~26 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~24_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~25_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~24_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~26 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~30 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~26_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~29_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~29_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~30 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~31 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~23_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftLeft0~30_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~23_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~31 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N26
cycloneive_lcell_comb \my_processor|data_writeReg[15]~180 (
// Equation(s):
// \my_processor|data_writeReg[15]~180_combout  = (\my_processor|data_writeReg[10]~179_combout  & ((\my_processor|dataA[31]~52_combout ) # ((\my_processor|data_writeReg[10]~307_combout )))) # (!\my_processor|data_writeReg[10]~179_combout  & 
// (((!\my_processor|data_writeReg[10]~307_combout  & \my_processor|ALUOper|ShiftLeft0~31_combout ))))

	.dataa(\my_processor|data_writeReg[10]~179_combout ),
	.datab(\my_processor|dataA[31]~52_combout ),
	.datac(\my_processor|data_writeReg[10]~307_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~180 .lut_mask = 16'hADA8;
defparam \my_processor|data_writeReg[15]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~57 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~57_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[18]~65_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[16]~67_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[18]~65_combout ),
	.datad(\my_processor|dataA[16]~67_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~57 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~62 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~57_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~61_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~57_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~62 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~40 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[22]~61_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[20]~63_combout )))

	.dataa(\my_processor|dataA[22]~61_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_processor|dataA[20]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~40 .lut_mask = 16'hBB88;
defparam \my_processor|ALUOper|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~46 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~40_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~45_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~40_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~45_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~46 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~63 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~46_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~62_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftRight0~62_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~63 .lut_mask = 16'hFC0C;
defparam \my_processor|ALUOper|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N12
cycloneive_lcell_comb \my_processor|data_writeReg[15]~181 (
// Equation(s):
// \my_processor|data_writeReg[15]~181_combout  = (\my_processor|data_writeReg[10]~178_combout  & (((\my_processor|data_writeReg[15]~180_combout )))) # (!\my_processor|data_writeReg[10]~178_combout  & ((\my_processor|data_writeReg[15]~180_combout  & 
// (\my_processor|ALUOper|ShiftRight0~28_combout )) # (!\my_processor|data_writeReg[15]~180_combout  & ((\my_processor|ALUOper|ShiftRight0~63_combout )))))

	.dataa(\my_processor|data_writeReg[10]~178_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~28_combout ),
	.datac(\my_processor|data_writeReg[15]~180_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~181 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[15]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N10
cycloneive_lcell_comb \my_processor|data_writeReg[15]~182 (
// Equation(s):
// \my_processor|data_writeReg[15]~182_combout  = (\my_processor|data_writeReg[2]~60_combout  & (\my_processor|data_writeReg[4]~66_combout )) # (!\my_processor|data_writeReg[2]~60_combout  & ((\my_processor|data_writeReg[4]~66_combout  & 
// ((\my_processor|data_writeReg[15]~181_combout ))) # (!\my_processor|data_writeReg[4]~66_combout  & (\my_processor|ALUOper|Add1~30_combout ))))

	.dataa(\my_processor|data_writeReg[2]~60_combout ),
	.datab(\my_processor|data_writeReg[4]~66_combout ),
	.datac(\my_processor|ALUOper|Add1~30_combout ),
	.datad(\my_processor|data_writeReg[15]~181_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~182 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[15]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N20
cycloneive_lcell_comb \my_processor|data_writeReg[15]~183 (
// Equation(s):
// \my_processor|data_writeReg[15]~183_combout  = (\my_processor|dataA[15]~68_combout  & ((\my_processor|data_writeReg[15]~182_combout ) # ((\my_processor|dataB[15]~16_combout  & \my_processor|data_writeReg[2]~60_combout )))) # 
// (!\my_processor|dataA[15]~68_combout  & (\my_processor|data_writeReg[15]~182_combout  & ((\my_processor|dataB[15]~16_combout ) # (!\my_processor|data_writeReg[2]~60_combout ))))

	.dataa(\my_processor|dataA[15]~68_combout ),
	.datab(\my_processor|dataB[15]~16_combout ),
	.datac(\my_processor|data_writeReg[2]~60_combout ),
	.datad(\my_processor|data_writeReg[15]~182_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~183 .lut_mask = 16'hEF80;
defparam \my_processor|data_writeReg[15]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N22
cycloneive_lcell_comb \my_processor|data_writeReg[15]~184 (
// Equation(s):
// \my_processor|data_writeReg[15]~184_combout  = (\my_processor|data_writeReg[2]~70_combout  & (\my_processor|ALUOper|Add0~30_combout )) # (!\my_processor|data_writeReg[2]~70_combout  & ((\my_processor|data_writeReg[15]~183_combout )))

	.dataa(\my_processor|data_writeReg[2]~70_combout ),
	.datab(gnd),
	.datac(\my_processor|ALUOper|Add0~30_combout ),
	.datad(\my_processor|data_writeReg[15]~183_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~184 .lut_mask = 16'hF5A0;
defparam \my_processor|data_writeReg[15]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N4
cycloneive_lcell_comb \my_processor|data_writeReg[15]~185 (
// Equation(s):
// \my_processor|data_writeReg[15]~185_combout  = (\my_dmem|altsyncram_component|auto_generated|q_a [15] & ((\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[15]~184_combout  & \my_processor|data_writeReg[2]~304_combout )))) # 
// (!\my_dmem|altsyncram_component|auto_generated|q_a [15] & (((\my_processor|data_writeReg[15]~184_combout  & \my_processor|data_writeReg[2]~304_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[15]~184_combout ),
	.datad(\my_processor|data_writeReg[2]~304_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~185 .lut_mask = 16'hF888;
defparam \my_processor|data_writeReg[15]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N18
cycloneive_lcell_comb \my_processor|data_writeReg[15]~186 (
// Equation(s):
// \my_processor|data_writeReg[15]~186_combout  = (\my_processor|data_writeReg[15]~185_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[15]~185_combout ),
	.datad(\my_processor|data_writeReg[31]~303_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~186 .lut_mask = 16'hF0FF;
defparam \my_processor|data_writeReg[15]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N31
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~186_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~366 (
// Equation(s):
// \my_regfile|data_readRegB[15]~366_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [15] & ((\my_regfile|bcb|bitcheck[28]~24_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [15] & 
// (!\my_regfile|bcb|bitcheck[27]~25_combout  & ((\my_regfile|bcb|bitcheck[28]~24_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [15]),
	.datab(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~366 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[15]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~367 (
// Equation(s):
// \my_regfile|data_readRegB[15]~367_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [15] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [15] & 
// (\my_regfile|bcb|bitcheck[30]~26_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [15]),
	.datab(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~367 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[15]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~368 (
// Equation(s):
// \my_regfile|data_readRegB[15]~368_combout  = (\my_regfile|data_readRegB[15]~366_combout  & (\my_regfile|data_readRegB[15]~367_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[15]~366_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [15]),
	.datac(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datad(\my_regfile|data_readRegB[15]~367_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~368 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegB[15]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~363 (
// Equation(s):
// \my_regfile|data_readRegB[15]~363_combout  = (\my_regfile|bcb|bitcheck[24]~19_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[23]~20_combout )))) # (!\my_regfile|bcb|bitcheck[24]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~363 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[15]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~361 (
// Equation(s):
// \my_regfile|data_readRegB[15]~361_combout  = (\my_regfile|bcb|bitcheck[19]~14_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [15] & ((\my_regfile|bcb|bitcheck[18]~13_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [15])))) # 
// (!\my_regfile|bcb|bitcheck[19]~14_combout  & ((\my_regfile|bcb|bitcheck[18]~13_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [15]))))

	.dataa(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datab(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~361 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[15]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~362 (
// Equation(s):
// \my_regfile|data_readRegB[15]~362_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [15] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [15]) # (\my_regfile|bcb|bitcheck[20]~16_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [15] & 
// (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [15]) # (\my_regfile|bcb|bitcheck[20]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [15]),
	.datab(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~362 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[15]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~364 (
// Equation(s):
// \my_regfile|data_readRegB[15]~364_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [15]) # ((!\my_regfile|bcb|bitcheck[25]~22_combout )))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~364 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[15]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~365 (
// Equation(s):
// \my_regfile|data_readRegB[15]~365_combout  = (\my_regfile|data_readRegB[15]~363_combout  & (\my_regfile|data_readRegB[15]~361_combout  & (\my_regfile|data_readRegB[15]~362_combout  & \my_regfile|data_readRegB[15]~364_combout )))

	.dataa(\my_regfile|data_readRegB[15]~363_combout ),
	.datab(\my_regfile|data_readRegB[15]~361_combout ),
	.datac(\my_regfile|data_readRegB[15]~362_combout ),
	.datad(\my_regfile|data_readRegB[15]~364_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~365 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~354 (
// Equation(s):
// \my_regfile|data_readRegB[15]~354_combout  = (\my_regfile|bcb|bitcheck[7]~37_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [15] & ((\my_regfile|bcb|bitcheck[8]~36_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [15])))) # 
// (!\my_regfile|bcb|bitcheck[7]~37_combout  & ((\my_regfile|bcb|bitcheck[8]~36_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [15]))))

	.dataa(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.datab(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~354 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegB[15]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~353 (
// Equation(s):
// \my_regfile|data_readRegB[15]~353_combout  = (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [15])))) # (!\my_regfile|bcb|bitcheck[4]~34_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [15] & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [15]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datab(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~353 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[15]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~351 (
// Equation(s):
// \my_regfile|data_readRegB[15]~351_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [15])) # (!\my_processor|ctrl_readRegB[1]~1_combout ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [15]))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~351 .lut_mask = 16'hE6A2;
defparam \my_regfile|data_readRegB[15]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~350 (
// Equation(s):
// \my_regfile|data_readRegB[15]~350_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [15]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [15]))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [15]),
	.datad(\my_processor|ctrl_readRegB[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~350 .lut_mask = 16'hF5DD;
defparam \my_regfile|data_readRegB[15]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~349 (
// Equation(s):
// \my_regfile|data_readRegB[15]~349_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [15])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [15])))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~349 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegB[15]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~352 (
// Equation(s):
// \my_regfile|data_readRegB[15]~352_combout  = (\my_regfile|data_readRegB[15]~350_combout  & (\my_regfile|data_readRegB[15]~349_combout  & ((\my_regfile|data_readRegB[15]~351_combout ) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datab(\my_regfile|data_readRegB[15]~351_combout ),
	.datac(\my_regfile|data_readRegB[15]~350_combout ),
	.datad(\my_regfile|data_readRegB[15]~349_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~352 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[15]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~355 (
// Equation(s):
// \my_regfile|data_readRegB[15]~355_combout  = (\my_regfile|bcb|bitcheck[9]~3_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [15] & ((\my_regfile|bcb|bitcheck[10]~1_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [15])))) # 
// (!\my_regfile|bcb|bitcheck[9]~3_combout  & ((\my_regfile|bcb|bitcheck[10]~1_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [15]))))

	.dataa(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datab(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~355 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[15]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~358 (
// Equation(s):
// \my_regfile|data_readRegB[15]~358_combout  = (\my_regfile|bcb|bitcheck[16]~11_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [15])) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))) # (!\my_regfile|bcb|bitcheck[16]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~358 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[15]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~356 (
// Equation(s):
// \my_regfile|data_readRegB[15]~356_combout  = (\my_regfile|bcb|bitcheck[11]~6_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [15]) # (\my_regfile|bcb|bitcheck[12]~5_combout )))) # 
// (!\my_regfile|bcb|bitcheck[11]~6_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [15]) # ((\my_regfile|bcb|bitcheck[12]~5_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~356 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[15]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~357 (
// Equation(s):
// \my_regfile|data_readRegB[15]~357_combout  = (\my_regfile|bcb|bitcheck[14]~7_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[13]~9_combout )))) # (!\my_regfile|bcb|bitcheck[14]~7_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~357 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[15]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~359 (
// Equation(s):
// \my_regfile|data_readRegB[15]~359_combout  = (\my_regfile|data_readRegB[15]~355_combout  & (\my_regfile|data_readRegB[15]~358_combout  & (\my_regfile|data_readRegB[15]~356_combout  & \my_regfile|data_readRegB[15]~357_combout )))

	.dataa(\my_regfile|data_readRegB[15]~355_combout ),
	.datab(\my_regfile|data_readRegB[15]~358_combout ),
	.datac(\my_regfile|data_readRegB[15]~356_combout ),
	.datad(\my_regfile|data_readRegB[15]~357_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~359 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~360 (
// Equation(s):
// \my_regfile|data_readRegB[15]~360_combout  = (\my_regfile|data_readRegB[15]~354_combout  & (\my_regfile|data_readRegB[15]~353_combout  & (\my_regfile|data_readRegB[15]~352_combout  & \my_regfile|data_readRegB[15]~359_combout )))

	.dataa(\my_regfile|data_readRegB[15]~354_combout ),
	.datab(\my_regfile|data_readRegB[15]~353_combout ),
	.datac(\my_regfile|data_readRegB[15]~352_combout ),
	.datad(\my_regfile|data_readRegB[15]~359_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~360 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~369 (
// Equation(s):
// \my_regfile|data_readRegB[15]~369_combout  = (\my_regfile|data_readRegB[15]~368_combout  & (\my_regfile|data_readRegB[15]~365_combout  & \my_regfile|data_readRegB[15]~360_combout ))

	.dataa(\my_regfile|data_readRegB[15]~368_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[15]~365_combout ),
	.datad(\my_regfile|data_readRegB[15]~360_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~369 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[15]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~365 (
// Equation(s):
// \my_regfile|data_readRegA[15]~365_combout  = (\my_regfile|data_readRegA[15]~361_combout  & (\my_regfile|data_readRegA[15]~364_combout  & \my_regfile|data_readRegA[15]~356_combout ))

	.dataa(\my_regfile|data_readRegA[15]~361_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[15]~364_combout ),
	.datad(\my_regfile|data_readRegA[15]~356_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~365 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[15]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N22
cycloneive_lcell_comb \my_processor|dataA[15]~106 (
// Equation(s):
// \my_processor|dataA[15]~106_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[15]~365_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[15]~365_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[15]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[15]~106 .lut_mask = 16'h3301;
defparam \my_processor|dataA[15]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N26
cycloneive_lcell_comb \my_processor|dataA[15]~68 (
// Equation(s):
// \my_processor|dataA[15]~68_combout  = (\my_processor|dataA[15]~106_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[15]~369_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[15]~369_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[31]~28_combout ),
	.datad(\my_processor|dataA[15]~106_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[15]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[15]~68 .lut_mask = 16'hFF8C;
defparam \my_processor|dataA[15]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N16
cycloneive_lcell_comb \my_processor|ALUOper|Add1~32 (
// Equation(s):
// \my_processor|ALUOper|Add1~32_combout  = ((\my_processor|dataA[16]~67_combout  $ (\my_processor|dataB[16]~15_combout  $ (\my_processor|ALUOper|Add1~31 )))) # (GND)
// \my_processor|ALUOper|Add1~33  = CARRY((\my_processor|dataA[16]~67_combout  & ((!\my_processor|ALUOper|Add1~31 ) # (!\my_processor|dataB[16]~15_combout ))) # (!\my_processor|dataA[16]~67_combout  & (!\my_processor|dataB[16]~15_combout  & 
// !\my_processor|ALUOper|Add1~31 )))

	.dataa(\my_processor|dataA[16]~67_combout ),
	.datab(\my_processor|dataB[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~31 ),
	.combout(\my_processor|ALUOper|Add1~32_combout ),
	.cout(\my_processor|ALUOper|Add1~33 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~32 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N22
cycloneive_lcell_comb \my_processor|data_writeReg[17]~119 (
// Equation(s):
// \my_processor|data_writeReg[17]~119_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_imem|altsyncram_component|auto_generated|q_a [2] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # 
// (!\my_processor|checker|isAddi~0_combout ))))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~119 .lut_mask = 16'hFFD0;
defparam \my_processor|data_writeReg[17]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~104 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~104_combout  = (\my_processor|ALUOper|ShiftLeft0~6_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|dataA[0]~89_combout ))

	.dataa(\my_processor|ALUOper|ShiftLeft0~6_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|dataA[0]~89_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~104 .lut_mask = 16'h0A00;
defparam \my_processor|ALUOper|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~35 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[23]~60_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[21]~62_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[21]~62_combout ),
	.datad(\my_processor|dataA[23]~60_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~35 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~41 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~35_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~40_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~35_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~40_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~41 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~53 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[19]~64_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[17]~66_combout )))

	.dataa(gnd),
	.datab(\my_processor|dataA[19]~64_combout ),
	.datac(\my_processor|dataA[17]~66_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~53 .lut_mask = 16'hCCF0;
defparam \my_processor|ALUOper|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~58 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~53_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~57_combout )))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftRight0~53_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|ALUOper|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~58 .lut_mask = 16'hCFC0;
defparam \my_processor|ALUOper|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~59 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~41_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~58_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~41_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~59 .lut_mask = 16'hBB88;
defparam \my_processor|ALUOper|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~7 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[31]~52_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & (\my_processor|dataA[29]~54_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[29]~54_combout ),
	.datad(\my_processor|dataA[31]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~7 .lut_mask = 16'hA820;
defparam \my_processor|ALUOper|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~8 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[30]~53_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[28]~55_combout ))

	.dataa(gnd),
	.datab(\my_processor|dataA[28]~55_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[30]~53_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~8 .lut_mask = 16'hFC0C;
defparam \my_processor|ALUOper|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~9 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~9_combout  = (\my_processor|ALUOper|ShiftRight0~7_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|ALUOper|ShiftRight0~8_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~7_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~9 .lut_mask = 16'hF3F0;
defparam \my_processor|ALUOper|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~24 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~23_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~23_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~24 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~60 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~24_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|ALUOper|ShiftRight0~59_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~59_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~60 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~60 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[6]~78_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[8]~75_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[6]~78_combout ),
	.datad(\my_processor|dataA[8]~75_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~60 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~79 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~19_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~60_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~19_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~79 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~76 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[1]~87_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & (\my_processor|dataA[3]~83_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[3]~83_combout ),
	.datad(\my_processor|dataA[1]~87_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~76 .lut_mask = 16'hA820;
defparam \my_processor|ALUOper|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~77 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~77_combout  = (\my_processor|ALUOper|ShiftLeft0~76_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|ALUOper|ShiftLeft0~57_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~76_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~77 .lut_mask = 16'hF5F0;
defparam \my_processor|ALUOper|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~98 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~98_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~77_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~79_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~79_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~98 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~70 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~70_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[14]~69_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[16]~67_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[14]~69_combout ),
	.datad(\my_processor|dataA[16]~67_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~70 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~84 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~28_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~70_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~28_combout ),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~70_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~84 .lut_mask = 16'hAAF0;
defparam \my_processor|ALUOper|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~62 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[10]~73_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[12]~71_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[12]~71_combout ),
	.datad(\my_processor|dataA[10]~73_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~62 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~80 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~25_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~62_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~62_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~80 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~97 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~97_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~80_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~84_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~84_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~97 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N18
cycloneive_lcell_comb \my_processor|data_writeReg[16]~171 (
// Equation(s):
// \my_processor|data_writeReg[16]~171_combout  = (\my_processor|data_writeReg[17]~118_combout  & ((\my_processor|data_writeReg[17]~119_combout ) # ((\my_processor|ALUOper|ShiftLeft0~98_combout )))) # (!\my_processor|data_writeReg[17]~118_combout  & 
// (!\my_processor|data_writeReg[17]~119_combout  & ((\my_processor|ALUOper|ShiftLeft0~97_combout ))))

	.dataa(\my_processor|data_writeReg[17]~118_combout ),
	.datab(\my_processor|data_writeReg[17]~119_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~98_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~171 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[16]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N24
cycloneive_lcell_comb \my_processor|data_writeReg[16]~172 (
// Equation(s):
// \my_processor|data_writeReg[16]~172_combout  = (\my_processor|data_writeReg[17]~119_combout  & ((\my_processor|data_writeReg[16]~171_combout  & ((\my_processor|ALUOper|ShiftRight0~60_combout ))) # (!\my_processor|data_writeReg[16]~171_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~104_combout )))) # (!\my_processor|data_writeReg[17]~119_combout  & (((\my_processor|data_writeReg[16]~171_combout ))))

	.dataa(\my_processor|data_writeReg[17]~119_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~104_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~60_combout ),
	.datad(\my_processor|data_writeReg[16]~171_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~172 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[16]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N16
cycloneive_lcell_comb \my_processor|data_writeReg[16]~174 (
// Equation(s):
// \my_processor|data_writeReg[16]~174_combout  = (\my_processor|data_writeReg[16]~173_combout  & ((\my_processor|data_writeReg[2]~60_combout ) # ((\my_processor|data_writeReg[16]~172_combout )))) # (!\my_processor|data_writeReg[16]~173_combout  & 
// (!\my_processor|data_writeReg[2]~60_combout  & (\my_processor|ALUOper|Add1~32_combout )))

	.dataa(\my_processor|data_writeReg[16]~173_combout ),
	.datab(\my_processor|data_writeReg[2]~60_combout ),
	.datac(\my_processor|ALUOper|Add1~32_combout ),
	.datad(\my_processor|data_writeReg[16]~172_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~174 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[16]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~177_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[16]~177_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[16]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y49_N5
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~177_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~177_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N3
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~325 (
// Equation(s):
// \my_regfile|data_readRegA[16]~325_combout  = (\my_regfile|bca|bitcheck[5]~3_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [16]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~3_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [16]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~325 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[16]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y46_N11
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y49_N25
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~327 (
// Equation(s):
// \my_regfile|data_readRegA[16]~327_combout  = (\my_regfile|bca|bitcheck[11]~10_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [16] & ((\my_regfile|bca|bitcheck[12]~9_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [16])))) # 
// (!\my_regfile|bca|bitcheck[11]~10_combout  & ((\my_regfile|bca|bitcheck[12]~9_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [16]))))

	.dataa(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datab(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~327 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[16]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N9
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y46_N11
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~328 (
// Equation(s):
// \my_regfile|data_readRegA[16]~328_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [16]) # (\my_regfile|bca|bitcheck[14]~11_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & (((\my_regfile|regWriteCheck_loop[14].dffei|q [16]) # (\my_regfile|bca|bitcheck[14]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~328 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[16]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~177_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~177_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y49_N23
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y46_N9
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~329 (
// Equation(s):
// \my_regfile|data_readRegA[16]~329_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [16] & (((\my_regfile|regWriteCheck_loop[16].dffei|q [16]) # (\my_regfile|bca|bitcheck[16]~15_combout )))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [16] & 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [16]) # (\my_regfile|bca|bitcheck[16]~15_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~329 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[16]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y44_N15
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y48_N13
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~326 (
// Equation(s):
// \my_regfile|data_readRegA[16]~326_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [16] & ((\my_regfile|bca|bitcheck[10]~5_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [16])))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & ((\my_regfile|bca|bitcheck[10]~5_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [16]))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~326 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[16]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~330 (
// Equation(s):
// \my_regfile|data_readRegA[16]~330_combout  = (\my_regfile|data_readRegA[16]~327_combout  & (\my_regfile|data_readRegA[16]~328_combout  & (\my_regfile|data_readRegA[16]~329_combout  & \my_regfile|data_readRegA[16]~326_combout )))

	.dataa(\my_regfile|data_readRegA[16]~327_combout ),
	.datab(\my_regfile|data_readRegA[16]~328_combout ),
	.datac(\my_regfile|data_readRegA[16]~329_combout ),
	.datad(\my_regfile|data_readRegA[16]~326_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~330 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~177_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~177_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N21
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[17].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[17].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~177_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~177_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[17].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N29
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[17].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~324 (
// Equation(s):
// \my_regfile|data_readRegA[16]~324_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [16]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [16]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~324 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegA[16]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[3].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[3].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~177_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~177_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[3].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y47_N5
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[3].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[2].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[2].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~177_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~177_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[2].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y47_N19
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[2].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~333 (
// Equation(s):
// \my_regfile|data_readRegA[16]~333_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [16])) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [16]))))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~333 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegA[16]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N17
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y47_N19
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~332 (
// Equation(s):
// \my_regfile|data_readRegA[16]~332_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [16]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & (((\my_regfile|regWriteCheck_loop[8].dffei|q [16]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~332 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[16]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~177_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~177_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y49_N21
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~331 (
// Equation(s):
// \my_regfile|data_readRegA[16]~331_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [16]) # ((\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [16] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [16]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [16]),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [16]),
	.datac(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~331 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[16]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~334 (
// Equation(s):
// \my_regfile|data_readRegA[16]~334_combout  = (\my_regfile|data_readRegA[16]~332_combout  & (\my_regfile|data_readRegA[16]~331_combout  & ((\my_regfile|data_readRegA[16]~333_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[16]~333_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[16]~332_combout ),
	.datad(\my_regfile|data_readRegA[16]~331_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~334 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[16]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~335 (
// Equation(s):
// \my_regfile|data_readRegA[16]~335_combout  = (\my_regfile|data_readRegA[16]~325_combout  & (\my_regfile|data_readRegA[16]~330_combout  & (\my_regfile|data_readRegA[16]~324_combout  & \my_regfile|data_readRegA[16]~334_combout )))

	.dataa(\my_regfile|data_readRegA[16]~325_combout ),
	.datab(\my_regfile|data_readRegA[16]~330_combout ),
	.datac(\my_regfile|data_readRegA[16]~324_combout ),
	.datad(\my_regfile|data_readRegA[16]~334_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~335 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y40_N27
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N21
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~337 (
// Equation(s):
// \my_regfile|data_readRegA[16]~337_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|bca|bitcheck[20]~28_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [16])))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [16] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [16]))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~337 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[16]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y40_N21
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y40_N31
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~338 (
// Equation(s):
// \my_regfile|data_readRegA[16]~338_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [16]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & (((\my_regfile|regWriteCheck_loop[24].dffei|q [16]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~338 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[16]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N19
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y40_N21
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~336 (
// Equation(s):
// \my_regfile|data_readRegA[16]~336_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [16] & ((\my_regfile|bca|bitcheck[18]~23_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [16] & 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|bca|bitcheck[18]~23_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[19]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~336 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[16]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N15
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N13
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~339 (
// Equation(s):
// \my_regfile|data_readRegA[16]~339_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [16])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [16]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~339 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[16]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~340 (
// Equation(s):
// \my_regfile|data_readRegA[16]~340_combout  = (\my_regfile|data_readRegA[16]~337_combout  & (\my_regfile|data_readRegA[16]~338_combout  & (\my_regfile|data_readRegA[16]~336_combout  & \my_regfile|data_readRegA[16]~339_combout )))

	.dataa(\my_regfile|data_readRegA[16]~337_combout ),
	.datab(\my_regfile|data_readRegA[16]~338_combout ),
	.datac(\my_regfile|data_readRegA[16]~336_combout ),
	.datad(\my_regfile|data_readRegA[16]~339_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~340 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[31].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[31].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~177_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~177_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[31].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y44_N25
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[31].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y39_N23
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N5
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~341 (
// Equation(s):
// \my_regfile|data_readRegA[16]~341_combout  = (\my_regfile|bca|bitcheck[27]~38_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [16] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [16])))) # 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [16]))))

	.dataa(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~341 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[16]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N29
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N13
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~177_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~342 (
// Equation(s):
// \my_regfile|data_readRegA[16]~342_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [16])) # (!\my_regfile|bca|bitcheck[29]~40_combout ))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [16]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|bca|bitcheck[29]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~342 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[16]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~343 (
// Equation(s):
// \my_regfile|data_readRegA[16]~343_combout  = (\my_regfile|data_readRegA[16]~341_combout  & (\my_regfile|data_readRegA[16]~342_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [16]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [16]),
	.datac(\my_regfile|data_readRegA[16]~341_combout ),
	.datad(\my_regfile|data_readRegA[16]~342_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~343 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[16]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N12
cycloneive_lcell_comb \my_processor|data[16]~48 (
// Equation(s):
// \my_processor|data[16]~48_combout  = ((\my_regfile|data_readRegA[16]~335_combout  & (\my_regfile|data_readRegA[16]~340_combout  & \my_regfile|data_readRegA[16]~343_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[16]~335_combout ),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(\my_regfile|data_readRegA[16]~340_combout ),
	.datad(\my_regfile|data_readRegA[16]~343_combout ),
	.cin(gnd),
	.combout(\my_processor|data[16]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[16]~48 .lut_mask = 16'hB333;
defparam \my_processor|data[16]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N21
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y39_N9
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y39_N31
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~321 (
// Equation(s):
// \my_regfile|data_readRegA[17]~321_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [17]) # ((!\my_regfile|bca|bitcheck[29]~40_combout )))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [17]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[29]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~321 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[17]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y39_N25
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y39_N13
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~320 (
// Equation(s):
// \my_regfile|data_readRegA[17]~320_combout  = (\my_regfile|bca|bitcheck[27]~38_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [17]) # (\my_regfile|bca|bitcheck[28]~37_combout )))) # 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & (((\my_regfile|regWriteCheck_loop[28].dffei|q [17]) # (\my_regfile|bca|bitcheck[28]~37_combout ))))

	.dataa(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[28]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~320 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[17]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~322 (
// Equation(s):
// \my_regfile|data_readRegA[17]~322_combout  = (\my_regfile|data_readRegA[17]~321_combout  & (\my_regfile|data_readRegA[17]~320_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [17]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [17]),
	.datac(\my_regfile|data_readRegA[17]~321_combout ),
	.datad(\my_regfile|data_readRegA[17]~320_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~322 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[17]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y43_N5
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~170_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~170_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[17]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N17
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~304 (
// Equation(s):
// \my_regfile|data_readRegA[17]~304_combout  = (\my_regfile|bca|bitcheck[5]~3_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [17]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~3_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [17]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~304 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[17]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~170_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~170_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[17]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N19
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[17].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[17].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~170_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~170_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[17].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[17]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N29
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[17].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~303 (
// Equation(s):
// \my_regfile|data_readRegA[17]~303_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [17]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [17]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [17]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~303 .lut_mask = 16'hEF2F;
defparam \my_regfile|data_readRegA[17]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y48_N13
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y48_N3
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~306 (
// Equation(s):
// \my_regfile|data_readRegA[17]~306_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [17] & (((\my_regfile|regWriteCheck_loop[12].dffei|q [17]) # (\my_regfile|bca|bitcheck[12]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [17] & 
// (!\my_regfile|bca|bitcheck[11]~10_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [17]) # (\my_regfile|bca|bitcheck[12]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[12]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~306 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[17]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~170_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~170_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[17]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y46_N17
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y44_N29
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~305 (
// Equation(s):
// \my_regfile|data_readRegA[17]~305_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [17] & ((\my_regfile|bca|bitcheck[10]~5_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [17] & 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & ((\my_regfile|bca|bitcheck[10]~5_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[10]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[9]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~305 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[17]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N9
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y46_N11
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~307 (
// Equation(s):
// \my_regfile|data_readRegA[17]~307_combout  = (\my_regfile|bca|bitcheck[14]~11_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [17]) # (!\my_regfile|bca|bitcheck[13]~13_combout )))) # (!\my_regfile|bca|bitcheck[14]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [17]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|bca|bitcheck[14]~11_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[13]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~307 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[17]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y49_N31
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y49_N17
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~308 (
// Equation(s):
// \my_regfile|data_readRegA[17]~308_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [17] & (((\my_regfile|regWriteCheck_loop[16].dffei|q [17]) # (\my_regfile|bca|bitcheck[16]~15_combout )))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [17] & 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [17]) # (\my_regfile|bca|bitcheck[16]~15_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~308 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[17]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~309 (
// Equation(s):
// \my_regfile|data_readRegA[17]~309_combout  = (\my_regfile|data_readRegA[17]~306_combout  & (\my_regfile|data_readRegA[17]~305_combout  & (\my_regfile|data_readRegA[17]~307_combout  & \my_regfile|data_readRegA[17]~308_combout )))

	.dataa(\my_regfile|data_readRegA[17]~306_combout ),
	.datab(\my_regfile|data_readRegA[17]~305_combout ),
	.datac(\my_regfile|data_readRegA[17]~307_combout ),
	.datad(\my_regfile|data_readRegA[17]~308_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~309 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y49_N31
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y49_N25
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y49_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~312 (
// Equation(s):
// \my_regfile|data_readRegA[17]~312_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [17]))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [17])))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [17]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~312 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegA[17]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N17
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y44_N27
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~310 (
// Equation(s):
// \my_regfile|data_readRegA[17]~310_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & (((\my_regfile|regWriteCheck_loop[6].dffei|q [17]) # (\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [17]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~310 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[17]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N1
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y45_N19
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~311 (
// Equation(s):
// \my_regfile|data_readRegA[17]~311_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [17]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & (((\my_regfile|regWriteCheck_loop[8].dffei|q [17]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~311 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[17]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y48_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~313 (
// Equation(s):
// \my_regfile|data_readRegA[17]~313_combout  = (\my_regfile|data_readRegA[17]~310_combout  & (\my_regfile|data_readRegA[17]~311_combout  & ((\my_regfile|data_readRegA[17]~312_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[17]~312_combout ),
	.datab(\my_regfile|data_readRegA[17]~310_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datad(\my_regfile|data_readRegA[17]~311_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~313 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[17]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~314 (
// Equation(s):
// \my_regfile|data_readRegA[17]~314_combout  = (\my_regfile|data_readRegA[17]~304_combout  & (\my_regfile|data_readRegA[17]~303_combout  & (\my_regfile|data_readRegA[17]~309_combout  & \my_regfile|data_readRegA[17]~313_combout )))

	.dataa(\my_regfile|data_readRegA[17]~304_combout ),
	.datab(\my_regfile|data_readRegA[17]~303_combout ),
	.datac(\my_regfile|data_readRegA[17]~309_combout ),
	.datad(\my_regfile|data_readRegA[17]~313_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~314 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y40_N23
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N9
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~316 (
// Equation(s):
// \my_regfile|data_readRegA[17]~316_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [17] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [17] & 
// (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datac(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~316 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[17]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N19
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N29
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~315 (
// Equation(s):
// \my_regfile|data_readRegA[17]~315_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [17]) # ((!\my_regfile|bca|bitcheck[19]~24_combout )))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [17]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[19]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~315 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[17]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~170_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~170_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[17]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N27
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y41_N5
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~317 (
// Equation(s):
// \my_regfile|data_readRegA[17]~317_combout  = (\my_regfile|bca|bitcheck[24]~31_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [17]) # (!\my_regfile|bca|bitcheck[23]~32_combout )))) # (!\my_regfile|bca|bitcheck[24]~31_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [17]) # (!\my_regfile|bca|bitcheck[23]~32_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [17]),
	.datac(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~317 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[17]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N17
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~170_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~318 (
// Equation(s):
// \my_regfile|data_readRegA[17]~318_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [17])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [17]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [17]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~318 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[17]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~319 (
// Equation(s):
// \my_regfile|data_readRegA[17]~319_combout  = (\my_regfile|data_readRegA[17]~316_combout  & (\my_regfile|data_readRegA[17]~315_combout  & (\my_regfile|data_readRegA[17]~317_combout  & \my_regfile|data_readRegA[17]~318_combout )))

	.dataa(\my_regfile|data_readRegA[17]~316_combout ),
	.datab(\my_regfile|data_readRegA[17]~315_combout ),
	.datac(\my_regfile|data_readRegA[17]~317_combout ),
	.datad(\my_regfile|data_readRegA[17]~318_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~319 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N0
cycloneive_lcell_comb \my_processor|data[17]~49 (
// Equation(s):
// \my_processor|data[17]~49_combout  = ((\my_regfile|data_readRegA[17]~322_combout  & (\my_regfile|data_readRegA[17]~314_combout  & \my_regfile|data_readRegA[17]~319_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(\my_regfile|data_readRegA[17]~322_combout ),
	.datac(\my_regfile|data_readRegA[17]~314_combout ),
	.datad(\my_regfile|data_readRegA[17]~319_combout ),
	.cin(gnd),
	.combout(\my_processor|data[17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[17]~49 .lut_mask = 16'hD555;
defparam \my_processor|data[17]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[17]~49_combout ,\my_processor|data[16]~48_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N16
cycloneive_lcell_comb \my_processor|ALUOper|Add0~32 (
// Equation(s):
// \my_processor|ALUOper|Add0~32_combout  = ((\my_processor|dataB[16]~15_combout  $ (\my_processor|dataA[16]~67_combout  $ (!\my_processor|ALUOper|Add0~31 )))) # (GND)
// \my_processor|ALUOper|Add0~33  = CARRY((\my_processor|dataB[16]~15_combout  & ((\my_processor|dataA[16]~67_combout ) # (!\my_processor|ALUOper|Add0~31 ))) # (!\my_processor|dataB[16]~15_combout  & (\my_processor|dataA[16]~67_combout  & 
// !\my_processor|ALUOper|Add0~31 )))

	.dataa(\my_processor|dataB[16]~15_combout ),
	.datab(\my_processor|dataA[16]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~31 ),
	.combout(\my_processor|ALUOper|Add0~32_combout ),
	.cout(\my_processor|ALUOper|Add0~33 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~32 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N22
cycloneive_lcell_comb \my_processor|data_writeReg[17]~306 (
// Equation(s):
// \my_processor|data_writeReg[17]~306_combout  = (\my_processor|checker|isLw~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # ((\my_processor|data_writeReg[2]~70_combout  & !\my_processor|ctrl_writeReg[0]~0_combout )))) # 
// (!\my_processor|checker|isLw~0_combout  & (((\my_processor|data_writeReg[2]~70_combout  & !\my_processor|ctrl_writeReg[0]~0_combout ))))

	.dataa(\my_processor|checker|isLw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|data_writeReg[2]~70_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~306 .lut_mask = 16'h88F8;
defparam \my_processor|data_writeReg[17]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N10
cycloneive_lcell_comb \my_processor|data_writeReg[16]~175 (
// Equation(s):
// \my_processor|data_writeReg[16]~175_combout  = (\my_processor|data_writeReg[17]~125_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [16]) # ((!\my_processor|data_writeReg[17]~306_combout )))) # (!\my_processor|data_writeReg[17]~125_combout  
// & (((\my_processor|ALUOper|Add0~32_combout  & \my_processor|data_writeReg[17]~306_combout ))))

	.dataa(\my_processor|data_writeReg[17]~125_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|ALUOper|Add0~32_combout ),
	.datad(\my_processor|data_writeReg[17]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~175 .lut_mask = 16'hD8AA;
defparam \my_processor|data_writeReg[16]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N16
cycloneive_lcell_comb \my_processor|data_writeReg[16]~176 (
// Equation(s):
// \my_processor|data_writeReg[16]~176_combout  = (\my_processor|data_writeReg[29]~305_combout  & ((\my_processor|data_writeReg[16]~175_combout  & ((\my_processor|dataA[31]~52_combout ))) # (!\my_processor|data_writeReg[16]~175_combout  & 
// (\my_processor|data_writeReg[16]~174_combout )))) # (!\my_processor|data_writeReg[29]~305_combout  & (((\my_processor|data_writeReg[16]~175_combout ))))

	.dataa(\my_processor|data_writeReg[16]~174_combout ),
	.datab(\my_processor|dataA[31]~52_combout ),
	.datac(\my_processor|data_writeReg[29]~305_combout ),
	.datad(\my_processor|data_writeReg[16]~175_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~176 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[16]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N30
cycloneive_lcell_comb \my_processor|data_writeReg[16]~177 (
// Equation(s):
// \my_processor|data_writeReg[16]~177_combout  = (\my_processor|data_writeReg[16]~176_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[16]~176_combout ),
	.datad(\my_processor|data_writeReg[31]~303_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~177 .lut_mask = 16'hF0FF;
defparam \my_processor|data_writeReg[16]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[4].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[4].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~177_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~177_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[4].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y49_N7
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[4].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~332 (
// Equation(s):
// \my_regfile|data_readRegB[16]~332_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [16]) # ((\my_regfile|bcb|bitcheck[6]~35_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [16] & 
// (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [16]) # (\my_regfile|bcb|bitcheck[6]~35_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [16]),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [16]),
	.datac(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datad(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~332 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[16]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~333 (
// Equation(s):
// \my_regfile|data_readRegB[16]~333_combout  = (\my_regfile|bcb|bitcheck[7]~37_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [16] & ((\my_regfile|bcb|bitcheck[8]~36_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [16])))) # 
// (!\my_regfile|bcb|bitcheck[7]~37_combout  & ((\my_regfile|bcb|bitcheck[8]~36_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [16]))))

	.dataa(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.datab(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[8].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~333 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[16]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~336 (
// Equation(s):
// \my_regfile|data_readRegB[16]~336_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [16] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[13]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [16] & 
// (\my_regfile|bcb|bitcheck[14]~7_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [16]),
	.datab(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~336 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[16]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~337 (
// Equation(s):
// \my_regfile|data_readRegB[16]~337_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [16] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[15]~12_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [16] & 
// (\my_regfile|bcb|bitcheck[16]~11_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [16]),
	.datab(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~337 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[16]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~334 (
// Equation(s):
// \my_regfile|data_readRegB[16]~334_combout  = (\my_regfile|bcb|bitcheck[10]~1_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [16])) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))) # (!\my_regfile|bcb|bitcheck[10]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datab(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~334 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[16]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~335 (
// Equation(s):
// \my_regfile|data_readRegB[16]~335_combout  = (\my_regfile|bcb|bitcheck[12]~5_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [16])) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))) # (!\my_regfile|bcb|bitcheck[12]~5_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~335 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[16]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~338 (
// Equation(s):
// \my_regfile|data_readRegB[16]~338_combout  = (\my_regfile|data_readRegB[16]~336_combout  & (\my_regfile|data_readRegB[16]~337_combout  & (\my_regfile|data_readRegB[16]~334_combout  & \my_regfile|data_readRegB[16]~335_combout )))

	.dataa(\my_regfile|data_readRegB[16]~336_combout ),
	.datab(\my_regfile|data_readRegB[16]~337_combout ),
	.datac(\my_regfile|data_readRegB[16]~334_combout ),
	.datad(\my_regfile|data_readRegB[16]~335_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~338 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~328 (
// Equation(s):
// \my_regfile|data_readRegB[16]~328_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [16])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [16])))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [16]),
	.datac(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~328 .lut_mask = 16'hDFD5;
defparam \my_regfile|data_readRegB[16]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~330 (
// Equation(s):
// \my_regfile|data_readRegB[16]~330_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [16])) # (!\my_processor|ctrl_readRegB[1]~1_combout ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [16]))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~330 .lut_mask = 16'hE6A2;
defparam \my_regfile|data_readRegB[16]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~329 (
// Equation(s):
// \my_regfile|data_readRegB[16]~329_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [16])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [16])))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [16]),
	.datac(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~329 .lut_mask = 16'hDF8F;
defparam \my_regfile|data_readRegB[16]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~331 (
// Equation(s):
// \my_regfile|data_readRegB[16]~331_combout  = (\my_regfile|data_readRegB[16]~328_combout  & (\my_regfile|data_readRegB[16]~329_combout  & ((\my_regfile|data_readRegB[16]~330_combout ) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))))

	.dataa(\my_regfile|data_readRegB[16]~328_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datac(\my_regfile|data_readRegB[16]~330_combout ),
	.datad(\my_regfile|data_readRegB[16]~329_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~331 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[16]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~339 (
// Equation(s):
// \my_regfile|data_readRegB[16]~339_combout  = (\my_regfile|data_readRegB[16]~332_combout  & (\my_regfile|data_readRegB[16]~333_combout  & (\my_regfile|data_readRegB[16]~338_combout  & \my_regfile|data_readRegB[16]~331_combout )))

	.dataa(\my_regfile|data_readRegB[16]~332_combout ),
	.datab(\my_regfile|data_readRegB[16]~333_combout ),
	.datac(\my_regfile|data_readRegB[16]~338_combout ),
	.datad(\my_regfile|data_readRegB[16]~331_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~339 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~343 (
// Equation(s):
// \my_regfile|data_readRegB[16]~343_combout  = (\my_regfile|bcb|bitcheck[25]~22_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [16] & ((\my_regfile|bcb|bitcheck[26]~21_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [16])))) # 
// (!\my_regfile|bcb|bitcheck[25]~22_combout  & ((\my_regfile|bcb|bitcheck[26]~21_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [16]))))

	.dataa(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datab(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~343 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[16]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~340 (
// Equation(s):
// \my_regfile|data_readRegB[16]~340_combout  = (\my_regfile|bcb|bitcheck[19]~14_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [16]) # (\my_regfile|bcb|bitcheck[18]~13_combout )))) # 
// (!\my_regfile|bcb|bitcheck[19]~14_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [16]) # ((\my_regfile|bcb|bitcheck[18]~13_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~340 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[16]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~342 (
// Equation(s):
// \my_regfile|data_readRegB[16]~342_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [16] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[23]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [16] & 
// (\my_regfile|bcb|bitcheck[24]~19_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [16]),
	.datab(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~342 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[16]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~341 (
// Equation(s):
// \my_regfile|data_readRegB[16]~341_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [16] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [16]) # (\my_regfile|bcb|bitcheck[20]~16_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [16] & 
// (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [16]) # (\my_regfile|bcb|bitcheck[20]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [16]),
	.datab(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~341 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[16]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~344 (
// Equation(s):
// \my_regfile|data_readRegB[16]~344_combout  = (\my_regfile|data_readRegB[16]~343_combout  & (\my_regfile|data_readRegB[16]~340_combout  & (\my_regfile|data_readRegB[16]~342_combout  & \my_regfile|data_readRegB[16]~341_combout )))

	.dataa(\my_regfile|data_readRegB[16]~343_combout ),
	.datab(\my_regfile|data_readRegB[16]~340_combout ),
	.datac(\my_regfile|data_readRegB[16]~342_combout ),
	.datad(\my_regfile|data_readRegB[16]~341_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~344 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~346 (
// Equation(s):
// \my_regfile|data_readRegB[16]~346_combout  = (\my_regfile|bcb|bitcheck[29]~27_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [16] & ((\my_regfile|bcb|bitcheck[30]~26_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [16])))) # 
// (!\my_regfile|bcb|bitcheck[29]~27_combout  & ((\my_regfile|bcb|bitcheck[30]~26_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [16]))))

	.dataa(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.datab(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~346 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[16]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~345 (
// Equation(s):
// \my_regfile|data_readRegB[16]~345_combout  = (\my_regfile|bcb|bitcheck[27]~25_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [16] & ((\my_regfile|bcb|bitcheck[28]~24_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [16])))) # 
// (!\my_regfile|bcb|bitcheck[27]~25_combout  & ((\my_regfile|bcb|bitcheck[28]~24_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [16]))))

	.dataa(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.datab(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~345 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[16]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~347 (
// Equation(s):
// \my_regfile|data_readRegB[16]~347_combout  = (\my_regfile|data_readRegB[16]~346_combout  & (\my_regfile|data_readRegB[16]~345_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[16]~346_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [16]),
	.datac(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datad(\my_regfile|data_readRegB[16]~345_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~347 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegB[16]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~348 (
// Equation(s):
// \my_regfile|data_readRegB[16]~348_combout  = (\my_regfile|data_readRegB[16]~339_combout  & (\my_regfile|data_readRegB[16]~344_combout  & \my_regfile|data_readRegB[16]~347_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[16]~339_combout ),
	.datac(\my_regfile|data_readRegB[16]~344_combout ),
	.datad(\my_regfile|data_readRegB[16]~347_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~348 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[16]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~344 (
// Equation(s):
// \my_regfile|data_readRegA[16]~344_combout  = (\my_regfile|data_readRegA[16]~335_combout  & (\my_regfile|data_readRegA[16]~340_combout  & \my_regfile|data_readRegA[16]~343_combout ))

	.dataa(\my_regfile|data_readRegA[16]~335_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[16]~340_combout ),
	.datad(\my_regfile|data_readRegA[16]~343_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~344 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[16]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N2
cycloneive_lcell_comb \my_processor|dataA[16]~105 (
// Equation(s):
// \my_processor|dataA[16]~105_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[16]~344_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~27_combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[16]~344_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[16]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[16]~105 .lut_mask = 16'h5501;
defparam \my_processor|dataA[16]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N6
cycloneive_lcell_comb \my_processor|dataA[16]~67 (
// Equation(s):
// \my_processor|dataA[16]~67_combout  = (\my_processor|dataA[16]~105_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[16]~348_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_regfile|data_readRegB[16]~348_combout ),
	.datad(\my_processor|dataA[16]~105_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[16]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[16]~67 .lut_mask = 16'hFFA2;
defparam \my_processor|dataA[16]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N18
cycloneive_lcell_comb \my_processor|ALUOper|Add1~34 (
// Equation(s):
// \my_processor|ALUOper|Add1~34_combout  = (\my_processor|dataA[17]~66_combout  & ((\my_processor|dataB[17]~14_combout  & (!\my_processor|ALUOper|Add1~33 )) # (!\my_processor|dataB[17]~14_combout  & (\my_processor|ALUOper|Add1~33  & VCC)))) # 
// (!\my_processor|dataA[17]~66_combout  & ((\my_processor|dataB[17]~14_combout  & ((\my_processor|ALUOper|Add1~33 ) # (GND))) # (!\my_processor|dataB[17]~14_combout  & (!\my_processor|ALUOper|Add1~33 ))))
// \my_processor|ALUOper|Add1~35  = CARRY((\my_processor|dataA[17]~66_combout  & (\my_processor|dataB[17]~14_combout  & !\my_processor|ALUOper|Add1~33 )) # (!\my_processor|dataA[17]~66_combout  & ((\my_processor|dataB[17]~14_combout ) # 
// (!\my_processor|ALUOper|Add1~33 ))))

	.dataa(\my_processor|dataA[17]~66_combout ),
	.datab(\my_processor|dataB[17]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~33 ),
	.combout(\my_processor|ALUOper|Add1~34_combout ),
	.cout(\my_processor|ALUOper|Add1~35 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~34 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~61 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~60_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~37_combout 
// )))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftLeft0~60_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|ALUOper|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~61 .lut_mask = 16'hCFC0;
defparam \my_processor|ALUOper|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~95 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~95_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~58_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~61_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftLeft0~58_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~95 .lut_mask = 16'hDD88;
defparam \my_processor|ALUOper|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~5 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[30]~53_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & (\my_processor|dataA[29]~54_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[29]~54_combout ),
	.datad(\my_processor|dataA[30]~53_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~5 .lut_mask = 16'h5410;
defparam \my_processor|ALUOper|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~4 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|dataA[31]~52_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[31]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~4 .lut_mask = 16'hF000;
defparam \my_processor|ALUOper|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~18 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[27]~56_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[25]~58_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[27]~56_combout ),
	.datad(\my_processor|dataA[25]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~18 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~19 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~14_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~18_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~14_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~19 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~20 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~5_combout ) # ((\my_processor|ALUOper|ShiftRight0~4_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|ALUOper|ShiftRight0~19_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftRight0~5_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~4_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~20 .lut_mask = 16'hFDA8;
defparam \my_processor|ALUOper|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~36 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~31_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~35_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~31_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~36 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~54 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~49_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~53_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~53_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~54 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~55 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~36_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~54_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~36_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~55 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~56 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftRight0~55_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~20_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~55_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~56 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~63 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~62_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~39_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~62_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~63 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~50 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[15]~68_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[17]~66_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|dataA[15]~68_combout ),
	.datac(gnd),
	.datad(\my_processor|dataA[17]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~50 .lut_mask = 16'hDD88;
defparam \my_processor|ALUOper|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~71 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~70_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~50_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftLeft0~50_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|ALUOper|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~71 .lut_mask = 16'hFC0C;
defparam \my_processor|ALUOper|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~94 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~94_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~63_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~71_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~63_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~94 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~107 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~107_combout  = (\my_processor|ALUOper|ShiftLeft0~56_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & !\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_processor|ALUOper|ShiftLeft0~56_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~107 .lut_mask = 16'h0022;
defparam \my_processor|ALUOper|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N8
cycloneive_lcell_comb \my_processor|data_writeReg[17]~164 (
// Equation(s):
// \my_processor|data_writeReg[17]~164_combout  = (\my_processor|data_writeReg[17]~119_combout  & ((\my_processor|data_writeReg[17]~118_combout ) # ((\my_processor|ALUOper|ShiftLeft0~107_combout )))) # (!\my_processor|data_writeReg[17]~119_combout  & 
// (!\my_processor|data_writeReg[17]~118_combout  & (\my_processor|ALUOper|ShiftLeft0~94_combout )))

	.dataa(\my_processor|data_writeReg[17]~119_combout ),
	.datab(\my_processor|data_writeReg[17]~118_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~94_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~107_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~164 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[17]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N2
cycloneive_lcell_comb \my_processor|data_writeReg[17]~165 (
// Equation(s):
// \my_processor|data_writeReg[17]~165_combout  = (\my_processor|data_writeReg[17]~164_combout  & (((\my_processor|ALUOper|ShiftRight0~56_combout ) # (!\my_processor|data_writeReg[17]~118_combout )))) # (!\my_processor|data_writeReg[17]~164_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~95_combout  & ((\my_processor|data_writeReg[17]~118_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~95_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~56_combout ),
	.datac(\my_processor|data_writeReg[17]~164_combout ),
	.datad(\my_processor|data_writeReg[17]~118_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~165 .lut_mask = 16'hCAF0;
defparam \my_processor|data_writeReg[17]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N16
cycloneive_lcell_comb \my_processor|data_writeReg[17]~166 (
// Equation(s):
// \my_processor|data_writeReg[17]~166_combout  = (\my_processor|data_writeReg[4]~66_combout  & (((\my_processor|data_writeReg[2]~60_combout ) # (\my_processor|data_writeReg[17]~165_combout )))) # (!\my_processor|data_writeReg[4]~66_combout  & 
// (\my_processor|ALUOper|Add1~34_combout  & (!\my_processor|data_writeReg[2]~60_combout )))

	.dataa(\my_processor|data_writeReg[4]~66_combout ),
	.datab(\my_processor|ALUOper|Add1~34_combout ),
	.datac(\my_processor|data_writeReg[2]~60_combout ),
	.datad(\my_processor|data_writeReg[17]~165_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~166 .lut_mask = 16'hAEA4;
defparam \my_processor|data_writeReg[17]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N18
cycloneive_lcell_comb \my_processor|data_writeReg[17]~167 (
// Equation(s):
// \my_processor|data_writeReg[17]~167_combout  = (\my_processor|dataA[17]~66_combout  & ((\my_processor|data_writeReg[17]~166_combout ) # ((\my_processor|dataB[17]~14_combout  & \my_processor|data_writeReg[2]~60_combout )))) # 
// (!\my_processor|dataA[17]~66_combout  & (\my_processor|data_writeReg[17]~166_combout  & ((\my_processor|dataB[17]~14_combout ) # (!\my_processor|data_writeReg[2]~60_combout ))))

	.dataa(\my_processor|dataA[17]~66_combout ),
	.datab(\my_processor|dataB[17]~14_combout ),
	.datac(\my_processor|data_writeReg[2]~60_combout ),
	.datad(\my_processor|data_writeReg[17]~166_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~167 .lut_mask = 16'hEF80;
defparam \my_processor|data_writeReg[17]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N18
cycloneive_lcell_comb \my_processor|ALUOper|Add0~34 (
// Equation(s):
// \my_processor|ALUOper|Add0~34_combout  = (\my_processor|dataA[17]~66_combout  & ((\my_processor|dataB[17]~14_combout  & (\my_processor|ALUOper|Add0~33  & VCC)) # (!\my_processor|dataB[17]~14_combout  & (!\my_processor|ALUOper|Add0~33 )))) # 
// (!\my_processor|dataA[17]~66_combout  & ((\my_processor|dataB[17]~14_combout  & (!\my_processor|ALUOper|Add0~33 )) # (!\my_processor|dataB[17]~14_combout  & ((\my_processor|ALUOper|Add0~33 ) # (GND)))))
// \my_processor|ALUOper|Add0~35  = CARRY((\my_processor|dataA[17]~66_combout  & (!\my_processor|dataB[17]~14_combout  & !\my_processor|ALUOper|Add0~33 )) # (!\my_processor|dataA[17]~66_combout  & ((!\my_processor|ALUOper|Add0~33 ) # 
// (!\my_processor|dataB[17]~14_combout ))))

	.dataa(\my_processor|dataA[17]~66_combout ),
	.datab(\my_processor|dataB[17]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~33 ),
	.combout(\my_processor|ALUOper|Add0~34_combout ),
	.cout(\my_processor|ALUOper|Add0~35 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~34 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N0
cycloneive_lcell_comb \my_processor|data_writeReg[17]~168 (
// Equation(s):
// \my_processor|data_writeReg[17]~168_combout  = (\my_processor|data_writeReg[17]~306_combout  & ((\my_processor|data_writeReg[17]~125_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [17]))) # (!\my_processor|data_writeReg[17]~125_combout  & 
// (\my_processor|ALUOper|Add0~34_combout )))) # (!\my_processor|data_writeReg[17]~306_combout  & (((\my_processor|data_writeReg[17]~125_combout ))))

	.dataa(\my_processor|ALUOper|Add0~34_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_processor|data_writeReg[17]~306_combout ),
	.datad(\my_processor|data_writeReg[17]~125_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~168 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[17]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N26
cycloneive_lcell_comb \my_processor|data_writeReg[17]~169 (
// Equation(s):
// \my_processor|data_writeReg[17]~169_combout  = (\my_processor|data_writeReg[29]~305_combout  & ((\my_processor|data_writeReg[17]~168_combout  & (\my_processor|dataA[31]~52_combout )) # (!\my_processor|data_writeReg[17]~168_combout  & 
// ((\my_processor|data_writeReg[17]~167_combout ))))) # (!\my_processor|data_writeReg[29]~305_combout  & (((\my_processor|data_writeReg[17]~168_combout ))))

	.dataa(\my_processor|dataA[31]~52_combout ),
	.datab(\my_processor|data_writeReg[17]~167_combout ),
	.datac(\my_processor|data_writeReg[29]~305_combout ),
	.datad(\my_processor|data_writeReg[17]~168_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~169 .lut_mask = 16'hAFC0;
defparam \my_processor|data_writeReg[17]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N28
cycloneive_lcell_comb \my_processor|data_writeReg[17]~170 (
// Equation(s):
// \my_processor|data_writeReg[17]~170_combout  = (\my_processor|data_writeReg[17]~169_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~169_combout ),
	.datad(\my_processor|data_writeReg[31]~303_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~170 .lut_mask = 16'hF0FF;
defparam \my_processor|data_writeReg[17]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~170_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~170_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[17]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N9
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~322 (
// Equation(s):
// \my_regfile|data_readRegB[17]~322_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [17])) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [17]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~322 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[17]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~320 (
// Equation(s):
// \my_regfile|data_readRegB[17]~320_combout  = (\my_regfile|regWriteCheck_loop[20].dffei|q [17] & ((\my_regfile|bcb|bitcheck[22]~17_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[20].dffei|q [17] & 
// (\my_regfile|bcb|bitcheck[20]~16_combout  & ((\my_regfile|bcb|bitcheck[22]~17_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [17]),
	.datab(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~320 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[17]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~321 (
// Equation(s):
// \my_regfile|data_readRegB[17]~321_combout  = (\my_regfile|bcb|bitcheck[23]~20_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [17]) # (\my_regfile|bcb|bitcheck[24]~19_combout )))) # 
// (!\my_regfile|bcb|bitcheck[23]~20_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [17]) # ((\my_regfile|bcb|bitcheck[24]~19_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~321 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[17]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~319 (
// Equation(s):
// \my_regfile|data_readRegB[17]~319_combout  = (\my_regfile|bcb|bitcheck[19]~14_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [17] & ((\my_regfile|bcb|bitcheck[18]~13_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [17])))) # 
// (!\my_regfile|bcb|bitcheck[19]~14_combout  & ((\my_regfile|bcb|bitcheck[18]~13_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [17]))))

	.dataa(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datab(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [17]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~319 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[17]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~323 (
// Equation(s):
// \my_regfile|data_readRegB[17]~323_combout  = (\my_regfile|data_readRegB[17]~322_combout  & (\my_regfile|data_readRegB[17]~320_combout  & (\my_regfile|data_readRegB[17]~321_combout  & \my_regfile|data_readRegB[17]~319_combout )))

	.dataa(\my_regfile|data_readRegB[17]~322_combout ),
	.datab(\my_regfile|data_readRegB[17]~320_combout ),
	.datac(\my_regfile|data_readRegB[17]~321_combout ),
	.datad(\my_regfile|data_readRegB[17]~319_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~323 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~316 (
// Equation(s):
// \my_regfile|data_readRegB[17]~316_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [17] & ((\my_regfile|bcb|bitcheck[14]~7_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [17] & 
// (!\my_regfile|bcb|bitcheck[13]~9_combout  & ((\my_regfile|bcb|bitcheck[14]~7_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [17]),
	.datab(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~316 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[17]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~314 (
// Equation(s):
// \my_regfile|data_readRegB[17]~314_combout  = (\my_regfile|bcb|bitcheck[10]~1_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [17]) # ((!\my_regfile|bcb|bitcheck[9]~3_combout )))) # (!\my_regfile|bcb|bitcheck[10]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [17]),
	.datac(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~314 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegB[17]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~317 (
// Equation(s):
// \my_regfile|data_readRegB[17]~317_combout  = (\my_regfile|bcb|bitcheck[16]~11_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [17])) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))) # (!\my_regfile|bcb|bitcheck[16]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [17]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~317 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[17]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~315 (
// Equation(s):
// \my_regfile|data_readRegB[17]~315_combout  = (\my_regfile|bcb|bitcheck[11]~6_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [17]) # (\my_regfile|bcb|bitcheck[12]~5_combout )))) # 
// (!\my_regfile|bcb|bitcheck[11]~6_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [17]) # ((\my_regfile|bcb|bitcheck[12]~5_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~315 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[17]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~318 (
// Equation(s):
// \my_regfile|data_readRegB[17]~318_combout  = (\my_regfile|data_readRegB[17]~316_combout  & (\my_regfile|data_readRegB[17]~314_combout  & (\my_regfile|data_readRegB[17]~317_combout  & \my_regfile|data_readRegB[17]~315_combout )))

	.dataa(\my_regfile|data_readRegB[17]~316_combout ),
	.datab(\my_regfile|data_readRegB[17]~314_combout ),
	.datac(\my_regfile|data_readRegB[17]~317_combout ),
	.datad(\my_regfile|data_readRegB[17]~315_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~318 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~311 (
// Equation(s):
// \my_regfile|data_readRegB[17]~311_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [17] & (((\my_regfile|regWriteCheck_loop[4].dffei|q [17]) # (\my_regfile|bcb|bitcheck[4]~34_combout )))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [17] & 
// (\my_regfile|bcb|bitcheck[6]~35_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [17]) # (\my_regfile|bcb|bitcheck[4]~34_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [17]),
	.datab(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~311 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[17]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~312 (
// Equation(s):
// \my_regfile|data_readRegB[17]~312_combout  = (\my_regfile|bcb|bitcheck[8]~36_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[7]~37_combout )))) # (!\my_regfile|bcb|bitcheck[8]~36_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~312 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[17]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~307 (
// Equation(s):
// \my_regfile|data_readRegB[17]~307_combout  = (((\my_processor|ctrl_readRegB[3]~3_combout ) # (\my_regfile|regWriteCheck_loop[21].dffei|q [17])) # (!\my_regfile|bcb|bitcheck[5]~8_combout )) # (!\my_processor|ctrl_readRegB[4]~5_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~8_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~307 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegB[17]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~306 (
// Equation(s):
// \my_regfile|data_readRegB[17]~306_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [17]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [17]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [17]),
	.datac(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~306 .lut_mask = 16'hFD5D;
defparam \my_regfile|data_readRegB[17]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~308 (
// Equation(s):
// \my_regfile|data_readRegB[17]~308_combout  = (\my_regfile|data_readRegB[17]~307_combout  & (\my_regfile|data_readRegB[17]~306_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[5]~39_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[5]~39_combout ),
	.datab(\my_regfile|data_readRegB[17]~307_combout ),
	.datac(\my_regfile|data_readRegB[17]~306_combout ),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~308 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegB[17]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y49_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~309 (
// Equation(s):
// \my_regfile|data_readRegB[17]~309_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # (((\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [17])) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~309 .lut_mask = 16'hECFF;
defparam \my_regfile|data_readRegB[17]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y49_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~310 (
// Equation(s):
// \my_regfile|data_readRegB[17]~310_combout  = (\my_regfile|data_readRegB[17]~309_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[3]~31_combout )))

	.dataa(gnd),
	.datab(\my_regfile|bcb|bitcheck[3]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [17]),
	.datad(\my_regfile|data_readRegB[17]~309_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~310 .lut_mask = 16'hF300;
defparam \my_regfile|data_readRegB[17]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~313 (
// Equation(s):
// \my_regfile|data_readRegB[17]~313_combout  = (\my_regfile|data_readRegB[17]~311_combout  & (\my_regfile|data_readRegB[17]~312_combout  & (\my_regfile|data_readRegB[17]~308_combout  & \my_regfile|data_readRegB[17]~310_combout )))

	.dataa(\my_regfile|data_readRegB[17]~311_combout ),
	.datab(\my_regfile|data_readRegB[17]~312_combout ),
	.datac(\my_regfile|data_readRegB[17]~308_combout ),
	.datad(\my_regfile|data_readRegB[17]~310_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~313 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~324 (
// Equation(s):
// \my_regfile|data_readRegB[17]~324_combout  = (\my_regfile|bcb|bitcheck[28]~24_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[27]~25_combout )))) # (!\my_regfile|bcb|bitcheck[28]~24_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~324 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[17]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~325 (
// Equation(s):
// \my_regfile|data_readRegB[17]~325_combout  = (\my_regfile|bcb|bitcheck[30]~26_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|bcb|bitcheck[30]~26_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~325 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[17]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~326 (
// Equation(s):
// \my_regfile|data_readRegB[17]~326_combout  = (\my_regfile|data_readRegB[17]~324_combout  & (\my_regfile|data_readRegB[17]~325_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datab(\my_regfile|data_readRegB[17]~324_combout ),
	.datac(\my_regfile|data_readRegB[17]~325_combout ),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~326 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegB[17]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~327 (
// Equation(s):
// \my_regfile|data_readRegB[17]~327_combout  = (\my_regfile|data_readRegB[17]~323_combout  & (\my_regfile|data_readRegB[17]~318_combout  & (\my_regfile|data_readRegB[17]~313_combout  & \my_regfile|data_readRegB[17]~326_combout )))

	.dataa(\my_regfile|data_readRegB[17]~323_combout ),
	.datab(\my_regfile|data_readRegB[17]~318_combout ),
	.datac(\my_regfile|data_readRegB[17]~313_combout ),
	.datad(\my_regfile|data_readRegB[17]~326_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~327 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~323 (
// Equation(s):
// \my_regfile|data_readRegA[17]~323_combout  = (\my_regfile|data_readRegA[17]~322_combout  & (\my_regfile|data_readRegA[17]~314_combout  & \my_regfile|data_readRegA[17]~319_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[17]~322_combout ),
	.datac(\my_regfile|data_readRegA[17]~314_combout ),
	.datad(\my_regfile|data_readRegA[17]~319_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~323 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[17]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N10
cycloneive_lcell_comb \my_processor|dataA[17]~104 (
// Equation(s):
// \my_processor|dataA[17]~104_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[17]~323_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[17]~323_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[17]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[17]~104 .lut_mask = 16'h3301;
defparam \my_processor|dataA[17]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N14
cycloneive_lcell_comb \my_processor|dataA[17]~66 (
// Equation(s):
// \my_processor|dataA[17]~66_combout  = (\my_processor|dataA[17]~104_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[17]~327_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~28_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[17]~327_combout ),
	.datad(\my_processor|dataA[17]~104_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[17]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[17]~66 .lut_mask = 16'hFFC4;
defparam \my_processor|dataA[17]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N20
cycloneive_lcell_comb \my_processor|ALUOper|Add1~36 (
// Equation(s):
// \my_processor|ALUOper|Add1~36_combout  = ((\my_processor|dataB[18]~13_combout  $ (\my_processor|dataA[18]~65_combout  $ (\my_processor|ALUOper|Add1~35 )))) # (GND)
// \my_processor|ALUOper|Add1~37  = CARRY((\my_processor|dataB[18]~13_combout  & (\my_processor|dataA[18]~65_combout  & !\my_processor|ALUOper|Add1~35 )) # (!\my_processor|dataB[18]~13_combout  & ((\my_processor|dataA[18]~65_combout ) # 
// (!\my_processor|ALUOper|Add1~35 ))))

	.dataa(\my_processor|dataB[18]~13_combout ),
	.datab(\my_processor|dataA[18]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~35 ),
	.combout(\my_processor|ALUOper|Add1~36_combout ),
	.cout(\my_processor|ALUOper|Add1~37 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~36 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~51 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~32_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~50_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~32_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~51 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~52 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~16_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftRight0~51_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|ALUOper|ShiftRight0~16_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~51_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~52 .lut_mask = 16'hDD88;
defparam \my_processor|ALUOper|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~11 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[16]~67_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[18]~65_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[16]~67_combout ),
	.datad(\my_processor|dataA[18]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~11 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~51 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~50_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~11_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~50_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~51 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~91 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~40_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~51_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~40_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~91 .lut_mask = 16'hBB88;
defparam \my_processor|ALUOper|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~92 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~35_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~38_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~35_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~92 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N18
cycloneive_lcell_comb \my_processor|data_writeReg[18]~157 (
// Equation(s):
// \my_processor|data_writeReg[18]~157_combout  = (\my_processor|data_writeReg[17]~119_combout  & (((\my_processor|data_writeReg[17]~118_combout )))) # (!\my_processor|data_writeReg[17]~119_combout  & ((\my_processor|data_writeReg[17]~118_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~92_combout ))) # (!\my_processor|data_writeReg[17]~118_combout  & (\my_processor|ALUOper|ShiftLeft0~91_combout ))))

	.dataa(\my_processor|data_writeReg[17]~119_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~91_combout ),
	.datac(\my_processor|data_writeReg[17]~118_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~157 .lut_mask = 16'hF4A4;
defparam \my_processor|data_writeReg[18]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~106 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~106_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|ALUOper|ShiftLeft0~33_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~106 .lut_mask = 16'h1100;
defparam \my_processor|ALUOper|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N0
cycloneive_lcell_comb \my_processor|data_writeReg[18]~158 (
// Equation(s):
// \my_processor|data_writeReg[18]~158_combout  = (\my_processor|data_writeReg[17]~119_combout  & ((\my_processor|data_writeReg[18]~157_combout  & (\my_processor|ALUOper|ShiftRight0~52_combout )) # (!\my_processor|data_writeReg[18]~157_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~106_combout ))))) # (!\my_processor|data_writeReg[17]~119_combout  & (((\my_processor|data_writeReg[18]~157_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~52_combout ),
	.datab(\my_processor|data_writeReg[17]~119_combout ),
	.datac(\my_processor|data_writeReg[18]~157_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~106_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~158 .lut_mask = 16'hBCB0;
defparam \my_processor|data_writeReg[18]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N6
cycloneive_lcell_comb \my_processor|data_writeReg[18]~160 (
// Equation(s):
// \my_processor|data_writeReg[18]~160_combout  = (\my_processor|data_writeReg[18]~159_combout  & ((\my_processor|data_writeReg[2]~60_combout ) # ((\my_processor|data_writeReg[18]~158_combout )))) # (!\my_processor|data_writeReg[18]~159_combout  & 
// (!\my_processor|data_writeReg[2]~60_combout  & (\my_processor|ALUOper|Add1~36_combout )))

	.dataa(\my_processor|data_writeReg[18]~159_combout ),
	.datab(\my_processor|data_writeReg[2]~60_combout ),
	.datac(\my_processor|ALUOper|Add1~36_combout ),
	.datad(\my_processor|data_writeReg[18]~158_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~160 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[18]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N8
cycloneive_lcell_comb \my_processor|data[18]~50 (
// Equation(s):
// \my_processor|data[18]~50_combout  = ((\my_regfile|data_readRegA[18]~301_combout  & (\my_regfile|data_readRegA[18]~293_combout  & \my_regfile|data_readRegA[18]~298_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[18]~301_combout ),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(\my_regfile|data_readRegA[18]~293_combout ),
	.datad(\my_regfile|data_readRegA[18]~298_combout ),
	.cin(gnd),
	.combout(\my_processor|data[18]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[18]~50 .lut_mask = 16'hB333;
defparam \my_processor|data[18]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N20
cycloneive_lcell_comb \my_processor|data[19]~51 (
// Equation(s):
// \my_processor|data[19]~51_combout  = ((\my_regfile|data_readRegA[19]~277_combout  & (\my_regfile|data_readRegA[19]~272_combout  & \my_regfile|data_readRegA[19]~280_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[19]~277_combout ),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(\my_regfile|data_readRegA[19]~272_combout ),
	.datad(\my_regfile|data_readRegA[19]~280_combout ),
	.cin(gnd),
	.combout(\my_processor|data[19]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[19]~51 .lut_mask = 16'hB333;
defparam \my_processor|data[19]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[19]~51_combout ,\my_processor|data[18]~50_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N20
cycloneive_lcell_comb \my_processor|ALUOper|Add0~36 (
// Equation(s):
// \my_processor|ALUOper|Add0~36_combout  = ((\my_processor|dataA[18]~65_combout  $ (\my_processor|dataB[18]~13_combout  $ (!\my_processor|ALUOper|Add0~35 )))) # (GND)
// \my_processor|ALUOper|Add0~37  = CARRY((\my_processor|dataA[18]~65_combout  & ((\my_processor|dataB[18]~13_combout ) # (!\my_processor|ALUOper|Add0~35 ))) # (!\my_processor|dataA[18]~65_combout  & (\my_processor|dataB[18]~13_combout  & 
// !\my_processor|ALUOper|Add0~35 )))

	.dataa(\my_processor|dataA[18]~65_combout ),
	.datab(\my_processor|dataB[18]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~35 ),
	.combout(\my_processor|ALUOper|Add0~36_combout ),
	.cout(\my_processor|ALUOper|Add0~37 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~36 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N20
cycloneive_lcell_comb \my_processor|data_writeReg[18]~161 (
// Equation(s):
// \my_processor|data_writeReg[18]~161_combout  = (\my_processor|data_writeReg[17]~125_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [18]) # ((!\my_processor|data_writeReg[17]~306_combout )))) # (!\my_processor|data_writeReg[17]~125_combout  
// & (((\my_processor|ALUOper|Add0~36_combout  & \my_processor|data_writeReg[17]~306_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_processor|ALUOper|Add0~36_combout ),
	.datac(\my_processor|data_writeReg[17]~125_combout ),
	.datad(\my_processor|data_writeReg[17]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~161 .lut_mask = 16'hACF0;
defparam \my_processor|data_writeReg[18]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N26
cycloneive_lcell_comb \my_processor|data_writeReg[18]~162 (
// Equation(s):
// \my_processor|data_writeReg[18]~162_combout  = (\my_processor|data_writeReg[29]~305_combout  & ((\my_processor|data_writeReg[18]~161_combout  & (\my_processor|dataA[31]~52_combout )) # (!\my_processor|data_writeReg[18]~161_combout  & 
// ((\my_processor|data_writeReg[18]~160_combout ))))) # (!\my_processor|data_writeReg[29]~305_combout  & (((\my_processor|data_writeReg[18]~161_combout ))))

	.dataa(\my_processor|data_writeReg[29]~305_combout ),
	.datab(\my_processor|dataA[31]~52_combout ),
	.datac(\my_processor|data_writeReg[18]~160_combout ),
	.datad(\my_processor|data_writeReg[18]~161_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~162 .lut_mask = 16'hDDA0;
defparam \my_processor|data_writeReg[18]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N24
cycloneive_lcell_comb \my_processor|data_writeReg[18]~163 (
// Equation(s):
// \my_processor|data_writeReg[18]~163_combout  = (\my_processor|data_writeReg[18]~162_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[18]~162_combout ),
	.datad(\my_processor|data_writeReg[31]~303_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~163 .lut_mask = 16'hF0FF;
defparam \my_processor|data_writeReg[18]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y43_N13
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~163_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~295 (
// Equation(s):
// \my_regfile|data_readRegB[18]~295_combout  = (\my_regfile|bcb|bitcheck[28]~24_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [18])) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))) # (!\my_regfile|bcb|bitcheck[28]~24_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datab(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~295 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[18]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~296 (
// Equation(s):
// \my_regfile|data_readRegB[18]~296_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [18] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [18] & 
// (\my_regfile|bcb|bitcheck[30]~26_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [18]),
	.datab(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~296 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[18]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~297 (
// Equation(s):
// \my_regfile|data_readRegB[18]~297_combout  = (\my_regfile|data_readRegB[18]~295_combout  & (\my_regfile|data_readRegB[18]~296_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [18]),
	.datab(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datac(\my_regfile|data_readRegB[18]~295_combout ),
	.datad(\my_regfile|data_readRegB[18]~296_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~297 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[18]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~291 (
// Equation(s):
// \my_regfile|data_readRegB[18]~291_combout  = (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [18])))) # (!\my_regfile|bcb|bitcheck[22]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [18] & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [18]))))

	.dataa(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datab(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~291 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[18]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~292 (
// Equation(s):
// \my_regfile|data_readRegB[18]~292_combout  = (\my_regfile|bcb|bitcheck[24]~19_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [18])) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))) # (!\my_regfile|bcb|bitcheck[24]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datab(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~292 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[18]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~290 (
// Equation(s):
// \my_regfile|data_readRegB[18]~290_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [18]) # ((!\my_regfile|bcb|bitcheck[19]~14_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [18] & 
// (\my_regfile|bcb|bitcheck[18]~13_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[19]~14_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [18]),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [18]),
	.datac(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datad(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~290 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegB[18]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~293 (
// Equation(s):
// \my_regfile|data_readRegB[18]~293_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [18])) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~293 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[18]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~294 (
// Equation(s):
// \my_regfile|data_readRegB[18]~294_combout  = (\my_regfile|data_readRegB[18]~291_combout  & (\my_regfile|data_readRegB[18]~292_combout  & (\my_regfile|data_readRegB[18]~290_combout  & \my_regfile|data_readRegB[18]~293_combout )))

	.dataa(\my_regfile|data_readRegB[18]~291_combout ),
	.datab(\my_regfile|data_readRegB[18]~292_combout ),
	.datac(\my_regfile|data_readRegB[18]~290_combout ),
	.datad(\my_regfile|data_readRegB[18]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~294 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~287 (
// Equation(s):
// \my_regfile|data_readRegB[18]~287_combout  = (\my_regfile|bcb|bitcheck[13]~9_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [18]) # (\my_regfile|bcb|bitcheck[14]~7_combout )))) # 
// (!\my_regfile|bcb|bitcheck[13]~9_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [18]) # ((\my_regfile|bcb|bitcheck[14]~7_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~287 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[18]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~285 (
// Equation(s):
// \my_regfile|data_readRegB[18]~285_combout  = (\my_regfile|bcb|bitcheck[10]~1_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [18])) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))) # (!\my_regfile|bcb|bitcheck[10]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datab(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~285 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[18]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~286 (
// Equation(s):
// \my_regfile|data_readRegB[18]~286_combout  = (\my_regfile|bcb|bitcheck[12]~5_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[11]~6_combout )))) # (!\my_regfile|bcb|bitcheck[12]~5_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~286 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[18]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y49_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~288 (
// Equation(s):
// \my_regfile|data_readRegB[18]~288_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [18] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [18])) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [18] & 
// (\my_regfile|bcb|bitcheck[16]~11_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [18]),
	.datab(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~288 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[18]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~289 (
// Equation(s):
// \my_regfile|data_readRegB[18]~289_combout  = (\my_regfile|data_readRegB[18]~287_combout  & (\my_regfile|data_readRegB[18]~285_combout  & (\my_regfile|data_readRegB[18]~286_combout  & \my_regfile|data_readRegB[18]~288_combout )))

	.dataa(\my_regfile|data_readRegB[18]~287_combout ),
	.datab(\my_regfile|data_readRegB[18]~285_combout ),
	.datac(\my_regfile|data_readRegB[18]~286_combout ),
	.datad(\my_regfile|data_readRegB[18]~288_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~289 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~298 (
// Equation(s):
// \my_regfile|data_readRegB[18]~298_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [18])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [18])))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~298 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegB[18]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~302 (
// Equation(s):
// \my_regfile|data_readRegB[18]~302_combout  = (\my_regfile|bcb|bitcheck[7]~37_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [18]) # (\my_regfile|bcb|bitcheck[8]~36_combout )))) # 
// (!\my_regfile|bcb|bitcheck[7]~37_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [18]) # ((\my_regfile|bcb|bitcheck[8]~36_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~302 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[18]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~301 (
// Equation(s):
// \my_regfile|data_readRegB[18]~301_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [18] & ((\my_regfile|bcb|bitcheck[4]~34_combout ) # ((\my_regfile|regWriteCheck_loop[4].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [18] & 
// (\my_regfile|bcb|bitcheck[6]~35_combout  & ((\my_regfile|bcb|bitcheck[4]~34_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [18]),
	.datab(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~301 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[18]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~300 (
// Equation(s):
// \my_regfile|data_readRegB[18]~300_combout  = ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [18]))) # (!\my_regfile|bcb|bitcheck[3]~30_combout )

	.dataa(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~300 .lut_mask = 16'hFDDD;
defparam \my_regfile|data_readRegB[18]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~299 (
// Equation(s):
// \my_regfile|data_readRegB[18]~299_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [18]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [18]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~299 .lut_mask = 16'hFD75;
defparam \my_regfile|data_readRegB[18]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~303 (
// Equation(s):
// \my_regfile|data_readRegB[18]~303_combout  = (\my_regfile|data_readRegB[18]~302_combout  & (\my_regfile|data_readRegB[18]~301_combout  & (\my_regfile|data_readRegB[18]~300_combout  & \my_regfile|data_readRegB[18]~299_combout )))

	.dataa(\my_regfile|data_readRegB[18]~302_combout ),
	.datab(\my_regfile|data_readRegB[18]~301_combout ),
	.datac(\my_regfile|data_readRegB[18]~300_combout ),
	.datad(\my_regfile|data_readRegB[18]~299_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~303 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y49_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~304 (
// Equation(s):
// \my_regfile|data_readRegB[18]~304_combout  = (\my_regfile|data_readRegB[18]~298_combout  & (\my_regfile|data_readRegB[18]~303_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[3]~31_combout ))))

	.dataa(\my_regfile|data_readRegB[18]~298_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [18]),
	.datad(\my_regfile|data_readRegB[18]~303_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~304 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[18]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~305 (
// Equation(s):
// \my_regfile|data_readRegB[18]~305_combout  = (\my_regfile|data_readRegB[18]~297_combout  & (\my_regfile|data_readRegB[18]~294_combout  & (\my_regfile|data_readRegB[18]~289_combout  & \my_regfile|data_readRegB[18]~304_combout )))

	.dataa(\my_regfile|data_readRegB[18]~297_combout ),
	.datab(\my_regfile|data_readRegB[18]~294_combout ),
	.datac(\my_regfile|data_readRegB[18]~289_combout ),
	.datad(\my_regfile|data_readRegB[18]~304_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~305 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N4
cycloneive_lcell_comb \my_processor|dataB[18]~13 (
// Equation(s):
// \my_processor|dataB[18]~13_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[18]~305_combout )) # 
// (!\my_regfile|data_readRegB[31]~28_combout )))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_regfile|data_readRegB[18]~305_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|dataB[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[18]~13 .lut_mask = 16'hFB51;
defparam \my_processor|dataB[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N22
cycloneive_lcell_comb \my_processor|ALUOper|Add1~38 (
// Equation(s):
// \my_processor|ALUOper|Add1~38_combout  = (\my_processor|dataB[19]~12_combout  & ((\my_processor|dataA[19]~64_combout  & (!\my_processor|ALUOper|Add1~37 )) # (!\my_processor|dataA[19]~64_combout  & ((\my_processor|ALUOper|Add1~37 ) # (GND))))) # 
// (!\my_processor|dataB[19]~12_combout  & ((\my_processor|dataA[19]~64_combout  & (\my_processor|ALUOper|Add1~37  & VCC)) # (!\my_processor|dataA[19]~64_combout  & (!\my_processor|ALUOper|Add1~37 ))))
// \my_processor|ALUOper|Add1~39  = CARRY((\my_processor|dataB[19]~12_combout  & ((!\my_processor|ALUOper|Add1~37 ) # (!\my_processor|dataA[19]~64_combout ))) # (!\my_processor|dataB[19]~12_combout  & (!\my_processor|dataA[19]~64_combout  & 
// !\my_processor|ALUOper|Add1~37 )))

	.dataa(\my_processor|dataB[19]~12_combout ),
	.datab(\my_processor|dataA[19]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~37 ),
	.combout(\my_processor|ALUOper|Add1~38_combout ),
	.cout(\my_processor|ALUOper|Add1~39 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~38 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~105 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~105_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~22_combout ) # 
// (\my_processor|ALUOper|ShiftLeft0~21_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~22_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~105 .lut_mask = 16'h0302;
defparam \my_processor|ALUOper|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~12 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[17]~66_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[19]~64_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[17]~66_combout ),
	.datad(\my_processor|dataA[19]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~12 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~13 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~11_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~12_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~12_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~13 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~87 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~87_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~29_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~13_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~13_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~87 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N26
cycloneive_lcell_comb \my_processor|data_writeReg[19]~150 (
// Equation(s):
// \my_processor|data_writeReg[19]~150_combout  = (\my_processor|data_writeReg[17]~119_combout  & ((\my_processor|data_writeReg[17]~118_combout ) # ((\my_processor|ALUOper|ShiftLeft0~105_combout )))) # (!\my_processor|data_writeReg[17]~119_combout  & 
// (!\my_processor|data_writeReg[17]~118_combout  & ((\my_processor|ALUOper|ShiftLeft0~87_combout ))))

	.dataa(\my_processor|data_writeReg[17]~119_combout ),
	.datab(\my_processor|data_writeReg[17]~118_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~105_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~150 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[19]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~88 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~26_combout 
// )))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftLeft0~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~88 .lut_mask = 16'hCFC0;
defparam \my_processor|ALUOper|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~44 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|dataA[31]~52_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~12_combout )))

	.dataa(\my_processor|dataA[31]~52_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~44 .lut_mask = 16'hB8B8;
defparam \my_processor|ALUOper|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~27 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~22_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~26_combout ))

	.dataa(\my_processor|ALUOper|ShiftRight0~26_combout ),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~22_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~27 .lut_mask = 16'hF0AA;
defparam \my_processor|ALUOper|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~47 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~27_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~46_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~27_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~47 .lut_mask = 16'hBB88;
defparam \my_processor|ALUOper|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~48 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~44_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftRight0~47_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftRight0~44_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~48 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N12
cycloneive_lcell_comb \my_processor|data_writeReg[19]~151 (
// Equation(s):
// \my_processor|data_writeReg[19]~151_combout  = (\my_processor|data_writeReg[19]~150_combout  & (((\my_processor|ALUOper|ShiftRight0~48_combout ) # (!\my_processor|data_writeReg[17]~118_combout )))) # (!\my_processor|data_writeReg[19]~150_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~88_combout  & ((\my_processor|data_writeReg[17]~118_combout ))))

	.dataa(\my_processor|data_writeReg[19]~150_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~88_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~48_combout ),
	.datad(\my_processor|data_writeReg[17]~118_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~151 .lut_mask = 16'hE4AA;
defparam \my_processor|data_writeReg[19]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N10
cycloneive_lcell_comb \my_processor|data_writeReg[19]~152 (
// Equation(s):
// \my_processor|data_writeReg[19]~152_combout  = (\my_processor|data_writeReg[4]~66_combout  & (((\my_processor|data_writeReg[2]~60_combout ) # (\my_processor|data_writeReg[19]~151_combout )))) # (!\my_processor|data_writeReg[4]~66_combout  & 
// (\my_processor|ALUOper|Add1~38_combout  & (!\my_processor|data_writeReg[2]~60_combout )))

	.dataa(\my_processor|ALUOper|Add1~38_combout ),
	.datab(\my_processor|data_writeReg[4]~66_combout ),
	.datac(\my_processor|data_writeReg[2]~60_combout ),
	.datad(\my_processor|data_writeReg[19]~151_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~152 .lut_mask = 16'hCEC2;
defparam \my_processor|data_writeReg[19]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N8
cycloneive_lcell_comb \my_processor|data_writeReg[19]~153 (
// Equation(s):
// \my_processor|data_writeReg[19]~153_combout  = (\my_processor|dataA[19]~64_combout  & ((\my_processor|data_writeReg[19]~152_combout ) # ((\my_processor|dataB[19]~12_combout  & \my_processor|data_writeReg[2]~60_combout )))) # 
// (!\my_processor|dataA[19]~64_combout  & (\my_processor|data_writeReg[19]~152_combout  & ((\my_processor|dataB[19]~12_combout ) # (!\my_processor|data_writeReg[2]~60_combout ))))

	.dataa(\my_processor|dataA[19]~64_combout ),
	.datab(\my_processor|dataB[19]~12_combout ),
	.datac(\my_processor|data_writeReg[2]~60_combout ),
	.datad(\my_processor|data_writeReg[19]~152_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~153 .lut_mask = 16'hEF80;
defparam \my_processor|data_writeReg[19]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N22
cycloneive_lcell_comb \my_processor|ALUOper|Add0~38 (
// Equation(s):
// \my_processor|ALUOper|Add0~38_combout  = (\my_processor|dataB[19]~12_combout  & ((\my_processor|dataA[19]~64_combout  & (\my_processor|ALUOper|Add0~37  & VCC)) # (!\my_processor|dataA[19]~64_combout  & (!\my_processor|ALUOper|Add0~37 )))) # 
// (!\my_processor|dataB[19]~12_combout  & ((\my_processor|dataA[19]~64_combout  & (!\my_processor|ALUOper|Add0~37 )) # (!\my_processor|dataA[19]~64_combout  & ((\my_processor|ALUOper|Add0~37 ) # (GND)))))
// \my_processor|ALUOper|Add0~39  = CARRY((\my_processor|dataB[19]~12_combout  & (!\my_processor|dataA[19]~64_combout  & !\my_processor|ALUOper|Add0~37 )) # (!\my_processor|dataB[19]~12_combout  & ((!\my_processor|ALUOper|Add0~37 ) # 
// (!\my_processor|dataA[19]~64_combout ))))

	.dataa(\my_processor|dataB[19]~12_combout ),
	.datab(\my_processor|dataA[19]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~37 ),
	.combout(\my_processor|ALUOper|Add0~38_combout ),
	.cout(\my_processor|ALUOper|Add0~39 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~38 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N2
cycloneive_lcell_comb \my_processor|data_writeReg[19]~154 (
// Equation(s):
// \my_processor|data_writeReg[19]~154_combout  = (\my_processor|data_writeReg[17]~125_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [19]) # ((!\my_processor|data_writeReg[17]~306_combout )))) # (!\my_processor|data_writeReg[17]~125_combout  
// & (((\my_processor|ALUOper|Add0~38_combout  & \my_processor|data_writeReg[17]~306_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_processor|ALUOper|Add0~38_combout ),
	.datac(\my_processor|data_writeReg[17]~125_combout ),
	.datad(\my_processor|data_writeReg[17]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~154 .lut_mask = 16'hACF0;
defparam \my_processor|data_writeReg[19]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N28
cycloneive_lcell_comb \my_processor|data_writeReg[19]~155 (
// Equation(s):
// \my_processor|data_writeReg[19]~155_combout  = (\my_processor|data_writeReg[29]~305_combout  & ((\my_processor|data_writeReg[19]~154_combout  & (\my_processor|dataA[31]~52_combout )) # (!\my_processor|data_writeReg[19]~154_combout  & 
// ((\my_processor|data_writeReg[19]~153_combout ))))) # (!\my_processor|data_writeReg[29]~305_combout  & (((\my_processor|data_writeReg[19]~154_combout ))))

	.dataa(\my_processor|dataA[31]~52_combout ),
	.datab(\my_processor|data_writeReg[19]~153_combout ),
	.datac(\my_processor|data_writeReg[29]~305_combout ),
	.datad(\my_processor|data_writeReg[19]~154_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~155 .lut_mask = 16'hAFC0;
defparam \my_processor|data_writeReg[19]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N22
cycloneive_lcell_comb \my_processor|data_writeReg[19]~156 (
// Equation(s):
// \my_processor|data_writeReg[19]~156_combout  = (\my_processor|data_writeReg[19]~155_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(\my_processor|data_writeReg[31]~303_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~155_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~156 .lut_mask = 16'hFF55;
defparam \my_processor|data_writeReg[19]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y41_N21
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~281 (
// Equation(s):
// \my_regfile|data_readRegB[19]~281_combout  = (\my_regfile|bcb|bitcheck[28]~24_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[27]~25_combout )))) # (!\my_regfile|bcb|bitcheck[28]~24_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~281 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[19]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~282 (
// Equation(s):
// \my_regfile|data_readRegB[19]~282_combout  = (\my_regfile|bcb|bitcheck[29]~27_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[30].dffei|q [19]) # (\my_regfile|bcb|bitcheck[30]~26_combout )))) # 
// (!\my_regfile|bcb|bitcheck[29]~27_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [19]) # ((\my_regfile|bcb|bitcheck[30]~26_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~282 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[19]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~283 (
// Equation(s):
// \my_regfile|data_readRegB[19]~283_combout  = (\my_regfile|data_readRegB[19]~281_combout  & (\my_regfile|data_readRegB[19]~282_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [19]),
	.datac(\my_regfile|data_readRegB[19]~281_combout ),
	.datad(\my_regfile|data_readRegB[19]~282_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~283 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[19]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~273 (
// Equation(s):
// \my_regfile|data_readRegB[19]~273_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [19] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [19])) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [19] & 
// (\my_regfile|bcb|bitcheck[14]~7_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [19]),
	.datab(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~273 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[19]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~272 (
// Equation(s):
// \my_regfile|data_readRegB[19]~272_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [19] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [19])) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [19] & 
// (\my_regfile|bcb|bitcheck[12]~5_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [19]),
	.datab(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~272 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[19]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~274 (
// Equation(s):
// \my_regfile|data_readRegB[19]~274_combout  = (\my_regfile|bcb|bitcheck[16]~11_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [19]) # ((!\my_regfile|bcb|bitcheck[15]~12_combout )))) # (!\my_regfile|bcb|bitcheck[16]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [19]),
	.datac(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~274 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegB[19]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~271 (
// Equation(s):
// \my_regfile|data_readRegB[19]~271_combout  = (\my_regfile|bcb|bitcheck[10]~1_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [19]) # ((!\my_regfile|bcb|bitcheck[9]~3_combout )))) # (!\my_regfile|bcb|bitcheck[10]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [19]),
	.datac(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~271 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegB[19]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~275 (
// Equation(s):
// \my_regfile|data_readRegB[19]~275_combout  = (\my_regfile|data_readRegB[19]~273_combout  & (\my_regfile|data_readRegB[19]~272_combout  & (\my_regfile|data_readRegB[19]~274_combout  & \my_regfile|data_readRegB[19]~271_combout )))

	.dataa(\my_regfile|data_readRegB[19]~273_combout ),
	.datab(\my_regfile|data_readRegB[19]~272_combout ),
	.datac(\my_regfile|data_readRegB[19]~274_combout ),
	.datad(\my_regfile|data_readRegB[19]~271_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~275 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~276 (
// Equation(s):
// \my_regfile|data_readRegB[19]~276_combout  = (\my_regfile|bcb|bitcheck[19]~14_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [19]) # (\my_regfile|bcb|bitcheck[18]~13_combout )))) # 
// (!\my_regfile|bcb|bitcheck[19]~14_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [19]) # ((\my_regfile|bcb|bitcheck[18]~13_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~276 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[19]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~279 (
// Equation(s):
// \my_regfile|data_readRegB[19]~279_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[25]~22_combout )))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~279 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[19]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~278 (
// Equation(s):
// \my_regfile|data_readRegB[19]~278_combout  = (\my_regfile|bcb|bitcheck[24]~19_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[23]~20_combout )))) # (!\my_regfile|bcb|bitcheck[24]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~278 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[19]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~277 (
// Equation(s):
// \my_regfile|data_readRegB[19]~277_combout  = (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [19])))) # (!\my_regfile|bcb|bitcheck[22]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [19] & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [19]))))

	.dataa(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datab(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~277 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[19]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~280 (
// Equation(s):
// \my_regfile|data_readRegB[19]~280_combout  = (\my_regfile|data_readRegB[19]~276_combout  & (\my_regfile|data_readRegB[19]~279_combout  & (\my_regfile|data_readRegB[19]~278_combout  & \my_regfile|data_readRegB[19]~277_combout )))

	.dataa(\my_regfile|data_readRegB[19]~276_combout ),
	.datab(\my_regfile|data_readRegB[19]~279_combout ),
	.datac(\my_regfile|data_readRegB[19]~278_combout ),
	.datad(\my_regfile|data_readRegB[19]~277_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~280 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~266 (
// Equation(s):
// \my_regfile|data_readRegB[19]~266_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # (((\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [19])) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~266 .lut_mask = 16'hEFAF;
defparam \my_regfile|data_readRegB[19]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~267 (
// Equation(s):
// \my_regfile|data_readRegB[19]~267_combout  = (\my_regfile|data_readRegB[19]~266_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[3]~31_combout )))

	.dataa(\my_regfile|bcb|bitcheck[3]~31_combout ),
	.datab(gnd),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [19]),
	.datad(\my_regfile|data_readRegB[19]~266_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~267 .lut_mask = 16'hF500;
defparam \my_regfile|data_readRegB[19]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y48_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~268 (
// Equation(s):
// \my_regfile|data_readRegB[19]~268_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [19]) # ((\my_regfile|bcb|bitcheck[6]~35_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [19] & 
// (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [19]) # (\my_regfile|bcb|bitcheck[6]~35_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [19]),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [19]),
	.datac(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datad(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~268 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[19]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~269 (
// Equation(s):
// \my_regfile|data_readRegB[19]~269_combout  = (\my_regfile|bcb|bitcheck[8]~36_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [19])) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))) # (!\my_regfile|bcb|bitcheck[8]~36_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datab(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[8].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~269 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[19]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~263 (
// Equation(s):
// \my_regfile|data_readRegB[19]~263_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [19]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [19]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [19]),
	.datac(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~263 .lut_mask = 16'hEF4F;
defparam \my_regfile|data_readRegB[19]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~264 (
// Equation(s):
// \my_regfile|data_readRegB[19]~264_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [19])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [19])))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~264 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegB[19]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~265 (
// Equation(s):
// \my_regfile|data_readRegB[19]~265_combout  = (\my_regfile|data_readRegB[19]~263_combout  & \my_regfile|data_readRegB[19]~264_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[19]~263_combout ),
	.datad(\my_regfile|data_readRegB[19]~264_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~265 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegB[19]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~270 (
// Equation(s):
// \my_regfile|data_readRegB[19]~270_combout  = (\my_regfile|data_readRegB[19]~267_combout  & (\my_regfile|data_readRegB[19]~268_combout  & (\my_regfile|data_readRegB[19]~269_combout  & \my_regfile|data_readRegB[19]~265_combout )))

	.dataa(\my_regfile|data_readRegB[19]~267_combout ),
	.datab(\my_regfile|data_readRegB[19]~268_combout ),
	.datac(\my_regfile|data_readRegB[19]~269_combout ),
	.datad(\my_regfile|data_readRegB[19]~265_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~270 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~284 (
// Equation(s):
// \my_regfile|data_readRegB[19]~284_combout  = (\my_regfile|data_readRegB[19]~283_combout  & (\my_regfile|data_readRegB[19]~275_combout  & (\my_regfile|data_readRegB[19]~280_combout  & \my_regfile|data_readRegB[19]~270_combout )))

	.dataa(\my_regfile|data_readRegB[19]~283_combout ),
	.datab(\my_regfile|data_readRegB[19]~275_combout ),
	.datac(\my_regfile|data_readRegB[19]~280_combout ),
	.datad(\my_regfile|data_readRegB[19]~270_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~284 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N26
cycloneive_lcell_comb \my_processor|dataB[19]~12 (
// Equation(s):
// \my_processor|dataB[19]~12_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[19]~284_combout )) # 
// (!\my_regfile|data_readRegB[31]~28_combout )))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[19]~284_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[19]~12 .lut_mask = 16'hF5B1;
defparam \my_processor|dataB[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N24
cycloneive_lcell_comb \my_processor|ALUOper|Add1~40 (
// Equation(s):
// \my_processor|ALUOper|Add1~40_combout  = ((\my_processor|dataB[20]~11_combout  $ (\my_processor|dataA[20]~63_combout  $ (\my_processor|ALUOper|Add1~39 )))) # (GND)
// \my_processor|ALUOper|Add1~41  = CARRY((\my_processor|dataB[20]~11_combout  & (\my_processor|dataA[20]~63_combout  & !\my_processor|ALUOper|Add1~39 )) # (!\my_processor|dataB[20]~11_combout  & ((\my_processor|dataA[20]~63_combout ) # 
// (!\my_processor|ALUOper|Add1~39 ))))

	.dataa(\my_processor|dataB[20]~11_combout ),
	.datab(\my_processor|dataA[20]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~39 ),
	.combout(\my_processor|ALUOper|Add1~40_combout ),
	.cout(\my_processor|ALUOper|Add1~41 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~40 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~75 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~75_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~75 .lut_mask = 16'h0055;
defparam \my_processor|ALUOper|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~78 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~75_combout  & (\my_processor|dataA[0]~89_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (((\my_processor|ALUOper|ShiftLeft0~77_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~75_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|dataA[0]~89_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~78 .lut_mask = 16'hB380;
defparam \my_processor|ALUOper|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~103 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~103_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftLeft0~78_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~103 .lut_mask = 16'h0F00;
defparam \my_processor|ALUOper|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~39 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|dataA[31]~52_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (\my_processor|ALUOper|ShiftRight0~9_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~9_combout ),
	.datad(\my_processor|dataA[31]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~39 .lut_mask = 16'hA820;
defparam \my_processor|ALUOper|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~43 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~43_combout  = (\my_processor|ALUOper|ShiftRight0~39_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftRight0~42_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~39_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~43 .lut_mask = 16'hF5F0;
defparam \my_processor|ALUOper|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~81 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~79_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~80_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~80_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~81 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~72 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[18]~65_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[20]~63_combout ))

	.dataa(\my_processor|dataA[20]~63_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[18]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~72 .lut_mask = 16'hFA0A;
defparam \my_processor|ALUOper|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~85 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~12_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~72_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~72_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~85 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~86 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~84_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~85_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftLeft0~84_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~86 .lut_mask = 16'hDD88;
defparam \my_processor|ALUOper|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N2
cycloneive_lcell_comb \my_processor|data_writeReg[20]~143 (
// Equation(s):
// \my_processor|data_writeReg[20]~143_combout  = (\my_processor|data_writeReg[17]~119_combout  & (((\my_processor|data_writeReg[17]~118_combout )))) # (!\my_processor|data_writeReg[17]~119_combout  & ((\my_processor|data_writeReg[17]~118_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~81_combout )) # (!\my_processor|data_writeReg[17]~118_combout  & ((\my_processor|ALUOper|ShiftLeft0~86_combout )))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~81_combout ),
	.datab(\my_processor|data_writeReg[17]~119_combout ),
	.datac(\my_processor|data_writeReg[17]~118_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~143 .lut_mask = 16'hE3E0;
defparam \my_processor|data_writeReg[20]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N16
cycloneive_lcell_comb \my_processor|data_writeReg[20]~144 (
// Equation(s):
// \my_processor|data_writeReg[20]~144_combout  = (\my_processor|data_writeReg[17]~119_combout  & ((\my_processor|data_writeReg[20]~143_combout  & ((\my_processor|ALUOper|ShiftRight0~43_combout ))) # (!\my_processor|data_writeReg[20]~143_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~103_combout )))) # (!\my_processor|data_writeReg[17]~119_combout  & (((\my_processor|data_writeReg[20]~143_combout ))))

	.dataa(\my_processor|data_writeReg[17]~119_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~103_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~43_combout ),
	.datad(\my_processor|data_writeReg[20]~143_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~144 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[20]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N6
cycloneive_lcell_comb \my_processor|data_writeReg[20]~146 (
// Equation(s):
// \my_processor|data_writeReg[20]~146_combout  = (\my_processor|data_writeReg[2]~60_combout  & (\my_processor|data_writeReg[20]~145_combout )) # (!\my_processor|data_writeReg[2]~60_combout  & ((\my_processor|data_writeReg[20]~145_combout  & 
// ((\my_processor|data_writeReg[20]~144_combout ))) # (!\my_processor|data_writeReg[20]~145_combout  & (\my_processor|ALUOper|Add1~40_combout ))))

	.dataa(\my_processor|data_writeReg[2]~60_combout ),
	.datab(\my_processor|data_writeReg[20]~145_combout ),
	.datac(\my_processor|ALUOper|Add1~40_combout ),
	.datad(\my_processor|data_writeReg[20]~144_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~146 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[20]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N24
cycloneive_lcell_comb \my_processor|ALUOper|Add0~40 (
// Equation(s):
// \my_processor|ALUOper|Add0~40_combout  = ((\my_processor|dataA[20]~63_combout  $ (\my_processor|dataB[20]~11_combout  $ (!\my_processor|ALUOper|Add0~39 )))) # (GND)
// \my_processor|ALUOper|Add0~41  = CARRY((\my_processor|dataA[20]~63_combout  & ((\my_processor|dataB[20]~11_combout ) # (!\my_processor|ALUOper|Add0~39 ))) # (!\my_processor|dataA[20]~63_combout  & (\my_processor|dataB[20]~11_combout  & 
// !\my_processor|ALUOper|Add0~39 )))

	.dataa(\my_processor|dataA[20]~63_combout ),
	.datab(\my_processor|dataB[20]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~39 ),
	.combout(\my_processor|ALUOper|Add0~40_combout ),
	.cout(\my_processor|ALUOper|Add0~41 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~40 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N12
cycloneive_lcell_comb \my_processor|data[20]~52 (
// Equation(s):
// \my_processor|data[20]~52_combout  = (\my_regfile|data_readRegA[20]~260_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[20]~260_combout ),
	.cin(gnd),
	.combout(\my_processor|data[20]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[20]~52 .lut_mask = 16'hFF55;
defparam \my_processor|data[20]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N13
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[21]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[21]~feeder_combout  = \my_processor|data_writeReg[21]~142_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[21]~142_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[21]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N31
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~231 (
// Equation(s):
// \my_regfile|data_readRegA[21]~231_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [21] & ((\my_regfile|bca|bitcheck[18]~23_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [21] & 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|bca|bitcheck[18]~23_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [21]),
	.datab(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[19]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~231 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[21]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N3
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N13
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~232 (
// Equation(s):
// \my_regfile|data_readRegA[21]~232_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [21]) # (\my_regfile|bca|bitcheck[22]~29_combout )))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [21]) # (\my_regfile|bca|bitcheck[22]~29_combout ))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[22]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~232 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[21]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N9
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N15
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~234 (
// Equation(s):
// \my_regfile|data_readRegA[21]~234_combout  = (\my_regfile|bca|bitcheck[25]~35_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [21]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & (((\my_regfile|regWriteCheck_loop[26].dffei|q [21]) # (\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~234 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[21]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y41_N25
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y42_N13
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~233 (
// Equation(s):
// \my_regfile|data_readRegA[21]~233_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [21] & ((\my_regfile|bca|bitcheck[24]~31_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [21])))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|bca|bitcheck[24]~31_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [21]))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~233 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[21]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~235 (
// Equation(s):
// \my_regfile|data_readRegA[21]~235_combout  = (\my_regfile|data_readRegA[21]~231_combout  & (\my_regfile|data_readRegA[21]~232_combout  & (\my_regfile|data_readRegA[21]~234_combout  & \my_regfile|data_readRegA[21]~233_combout )))

	.dataa(\my_regfile|data_readRegA[21]~231_combout ),
	.datab(\my_regfile|data_readRegA[21]~232_combout ),
	.datac(\my_regfile|data_readRegA[21]~234_combout ),
	.datad(\my_regfile|data_readRegA[21]~233_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~235 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N15
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y46_N21
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~224 (
// Equation(s):
// \my_regfile|data_readRegA[21]~224_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [21]) # ((!\my_regfile|bca|bitcheck[15]~16_combout )))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [21]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~224 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[21]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y46_N25
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y46_N27
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~223 (
// Equation(s):
// \my_regfile|data_readRegA[21]~223_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [21]) # (\my_regfile|bca|bitcheck[14]~11_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & (((\my_regfile|regWriteCheck_loop[14].dffei|q [21]) # (\my_regfile|bca|bitcheck[14]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~223 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[21]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N29
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N7
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~222 (
// Equation(s):
// \my_regfile|data_readRegA[21]~222_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [21] & (((\my_regfile|regWriteCheck_loop[12].dffei|q [21]) # (\my_regfile|bca|bitcheck[12]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [21] & 
// (!\my_regfile|bca|bitcheck[11]~10_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [21]) # (\my_regfile|bca|bitcheck[12]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [21]),
	.datab(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[12]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~222 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[21]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N9
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N15
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~221 (
// Equation(s):
// \my_regfile|data_readRegA[21]~221_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [21]) # (\my_regfile|bca|bitcheck[10]~5_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [21]) # (\my_regfile|bca|bitcheck[10]~5_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[10]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~221 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[21]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~225 (
// Equation(s):
// \my_regfile|data_readRegA[21]~225_combout  = (\my_regfile|data_readRegA[21]~224_combout  & (\my_regfile|data_readRegA[21]~223_combout  & (\my_regfile|data_readRegA[21]~222_combout  & \my_regfile|data_readRegA[21]~221_combout )))

	.dataa(\my_regfile|data_readRegA[21]~224_combout ),
	.datab(\my_regfile|data_readRegA[21]~223_combout ),
	.datac(\my_regfile|data_readRegA[21]~222_combout ),
	.datad(\my_regfile|data_readRegA[21]~221_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~225 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N7
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y45_N13
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~220 (
// Equation(s):
// \my_regfile|data_readRegA[21]~220_combout  = (\my_regfile|bca|bitcheck[21]~2_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [21]) # (!\my_regfile|bca|bitcheck[5]~3_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [21])) # (!\my_regfile|bca|bitcheck[5]~3_combout )))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~220 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[21]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[4].dffei|q[21]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[4].dffei|q[21]~feeder_combout  = \my_processor|data_writeReg[21]~142_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[21]~142_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[4].dffei|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[21]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y49_N27
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[4].dffei|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[21]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[21]~feeder_combout  = \my_processor|data_writeReg[21]~142_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[21]~142_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[21]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y49_N9
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~226 (
// Equation(s):
// \my_regfile|data_readRegA[21]~226_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [21]) # ((\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [21] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [21]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [21]),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [21]),
	.datac(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~226 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[21]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[2].dffei|q[21]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[2].dffei|q[21]~feeder_combout  = \my_processor|data_writeReg[21]~142_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~142_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[2].dffei|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[21]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y49_N15
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[2].dffei|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y45_N15
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~228 (
// Equation(s):
// \my_regfile|data_readRegA[21]~228_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [21])) # (!\my_processor|ctrl_readRegA[1]~10_combout ))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_processor|ctrl_readRegA[1]~10_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [21])))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~228 .lut_mask = 16'hEA62;
defparam \my_regfile|data_readRegA[21]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y46_N13
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y46_N31
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~227 (
// Equation(s):
// \my_regfile|data_readRegA[21]~227_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [21] & (((\my_regfile|regWriteCheck_loop[8].dffei|q [21]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [21] & 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [21]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [21]),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~227 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[21]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~229 (
// Equation(s):
// \my_regfile|data_readRegA[21]~229_combout  = (\my_regfile|data_readRegA[21]~226_combout  & (\my_regfile|data_readRegA[21]~227_combout  & ((\my_regfile|data_readRegA[21]~228_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[21]~226_combout ),
	.datab(\my_regfile|data_readRegA[21]~228_combout ),
	.datac(\my_regfile|data_readRegA[21]~227_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~229 .lut_mask = 16'h80A0;
defparam \my_regfile|data_readRegA[21]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N27
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y46_N21
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~219 (
// Equation(s):
// \my_regfile|data_readRegA[21]~219_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [21]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [21]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [21]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~219 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[21]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~230 (
// Equation(s):
// \my_regfile|data_readRegA[21]~230_combout  = (\my_regfile|data_readRegA[21]~225_combout  & (\my_regfile|data_readRegA[21]~220_combout  & (\my_regfile|data_readRegA[21]~229_combout  & \my_regfile|data_readRegA[21]~219_combout )))

	.dataa(\my_regfile|data_readRegA[21]~225_combout ),
	.datab(\my_regfile|data_readRegA[21]~220_combout ),
	.datac(\my_regfile|data_readRegA[21]~229_combout ),
	.datad(\my_regfile|data_readRegA[21]~219_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~230 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[31].dffei|q[21]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[31].dffei|q[21]~feeder_combout  = \my_processor|data_writeReg[21]~142_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~142_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[31].dffei|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[21]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y41_N19
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[31].dffei|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y41_N27
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~237 (
// Equation(s):
// \my_regfile|data_readRegA[21]~237_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [21])) # (!\my_regfile|bca|bitcheck[29]~40_combout ))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [21]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|bca|bitcheck[29]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~237 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[21]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y41_N25
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[27].dffei|q[21]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[27].dffei|q[21]~feeder_combout  = \my_processor|data_writeReg[21]~142_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[21]~142_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[27].dffei|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[21]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y41_N25
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[27].dffei|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~236 (
// Equation(s):
// \my_regfile|data_readRegA[21]~236_combout  = (\my_regfile|bca|bitcheck[27]~38_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [21]) # (\my_regfile|bca|bitcheck[28]~37_combout )))) # 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [21]) # ((\my_regfile|bca|bitcheck[28]~37_combout ))))

	.dataa(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [21]),
	.datac(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~236 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[21]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~238 (
// Equation(s):
// \my_regfile|data_readRegA[21]~238_combout  = (\my_regfile|data_readRegA[21]~237_combout  & (\my_regfile|data_readRegA[21]~236_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [21]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [21]),
	.datab(\my_regfile|data_readRegA[21]~237_combout ),
	.datac(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datad(\my_regfile|data_readRegA[21]~236_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~238 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[21]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N0
cycloneive_lcell_comb \my_processor|data[21]~53 (
// Equation(s):
// \my_processor|data[21]~53_combout  = ((\my_regfile|data_readRegA[21]~235_combout  & (\my_regfile|data_readRegA[21]~230_combout  & \my_regfile|data_readRegA[21]~238_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(\my_regfile|data_readRegA[21]~235_combout ),
	.datac(\my_regfile|data_readRegA[21]~230_combout ),
	.datad(\my_regfile|data_readRegA[21]~238_combout ),
	.cin(gnd),
	.combout(\my_processor|data[21]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[21]~53 .lut_mask = 16'hD555;
defparam \my_processor|data[21]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[21]~53_combout ,\my_processor|data[20]~52_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N20
cycloneive_lcell_comb \my_processor|data_writeReg[20]~147 (
// Equation(s):
// \my_processor|data_writeReg[20]~147_combout  = (\my_processor|data_writeReg[17]~125_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [20]) # (!\my_processor|data_writeReg[17]~306_combout )))) # (!\my_processor|data_writeReg[17]~125_combout  
// & (\my_processor|ALUOper|Add0~40_combout  & ((\my_processor|data_writeReg[17]~306_combout ))))

	.dataa(\my_processor|ALUOper|Add0~40_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_processor|data_writeReg[17]~125_combout ),
	.datad(\my_processor|data_writeReg[17]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~147 .lut_mask = 16'hCAF0;
defparam \my_processor|data_writeReg[20]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N10
cycloneive_lcell_comb \my_processor|data_writeReg[20]~148 (
// Equation(s):
// \my_processor|data_writeReg[20]~148_combout  = (\my_processor|data_writeReg[29]~305_combout  & ((\my_processor|data_writeReg[20]~147_combout  & ((\my_processor|dataA[31]~52_combout ))) # (!\my_processor|data_writeReg[20]~147_combout  & 
// (\my_processor|data_writeReg[20]~146_combout )))) # (!\my_processor|data_writeReg[29]~305_combout  & (((\my_processor|data_writeReg[20]~147_combout ))))

	.dataa(\my_processor|data_writeReg[20]~146_combout ),
	.datab(\my_processor|dataA[31]~52_combout ),
	.datac(\my_processor|data_writeReg[29]~305_combout ),
	.datad(\my_processor|data_writeReg[20]~147_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~148 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[20]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N0
cycloneive_lcell_comb \my_processor|data_writeReg[20]~149 (
// Equation(s):
// \my_processor|data_writeReg[20]~149_combout  = (\my_processor|data_writeReg[20]~148_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(\my_processor|data_writeReg[31]~303_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~148_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~149 .lut_mask = 16'hFF55;
defparam \my_processor|data_writeReg[20]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y40_N1
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[20]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~260 (
// Equation(s):
// \my_regfile|data_readRegB[20]~260_combout  = (\my_regfile|bcb|bitcheck[29]~27_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[30].dffei|q [20]) # (\my_regfile|bcb|bitcheck[30]~26_combout )))) # 
// (!\my_regfile|bcb|bitcheck[29]~27_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [20]) # ((\my_regfile|bcb|bitcheck[30]~26_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~260 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[20]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~259 (
// Equation(s):
// \my_regfile|data_readRegB[20]~259_combout  = (\my_regfile|bcb|bitcheck[28]~24_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [20])) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))) # (!\my_regfile|bcb|bitcheck[28]~24_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datab(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~259 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[20]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~261 (
// Equation(s):
// \my_regfile|data_readRegB[20]~261_combout  = (\my_regfile|data_readRegB[20]~260_combout  & (\my_regfile|data_readRegB[20]~259_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [20]),
	.datab(\my_regfile|data_readRegB[20]~260_combout ),
	.datac(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datad(\my_regfile|data_readRegB[20]~259_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~261 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegB[20]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~246 (
// Equation(s):
// \my_regfile|data_readRegB[20]~246_combout  = (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [20])))) # (!\my_regfile|bcb|bitcheck[4]~34_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [20] & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [20]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datab(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~246 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[20]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~243 (
// Equation(s):
// \my_regfile|data_readRegB[20]~243_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [20])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [20])))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [20]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [20]),
	.datac(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datad(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~243 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[20]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~244 (
// Equation(s):
// \my_regfile|data_readRegB[20]~244_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [20])) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [20]))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~244 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[20]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~242 (
// Equation(s):
// \my_regfile|data_readRegB[20]~242_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [20])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [20])))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [20]),
	.datad(\my_processor|ctrl_readRegB[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~242 .lut_mask = 16'hDDF5;
defparam \my_regfile|data_readRegB[20]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~245 (
// Equation(s):
// \my_regfile|data_readRegB[20]~245_combout  = (\my_regfile|data_readRegB[20]~243_combout  & (\my_regfile|data_readRegB[20]~242_combout  & ((\my_regfile|data_readRegB[20]~244_combout ) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))))

	.dataa(\my_regfile|data_readRegB[20]~243_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datac(\my_regfile|data_readRegB[20]~244_combout ),
	.datad(\my_regfile|data_readRegB[20]~242_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~245 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[20]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~247 (
// Equation(s):
// \my_regfile|data_readRegB[20]~247_combout  = (\my_regfile|bcb|bitcheck[8]~36_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[7]~37_combout )))) # (!\my_regfile|bcb|bitcheck[8]~36_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~247 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[20]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~248 (
// Equation(s):
// \my_regfile|data_readRegB[20]~248_combout  = (\my_regfile|bcb|bitcheck[9]~3_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [20] & ((\my_regfile|bcb|bitcheck[10]~1_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [20])))) # 
// (!\my_regfile|bcb|bitcheck[9]~3_combout  & ((\my_regfile|bcb|bitcheck[10]~1_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [20]))))

	.dataa(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datab(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~248 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegB[20]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~250 (
// Equation(s):
// \my_regfile|data_readRegB[20]~250_combout  = (\my_regfile|bcb|bitcheck[13]~9_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [20] & ((\my_regfile|bcb|bitcheck[14]~7_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [20])))) # 
// (!\my_regfile|bcb|bitcheck[13]~9_combout  & ((\my_regfile|bcb|bitcheck[14]~7_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [20]))))

	.dataa(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.datab(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~250 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegB[20]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~249 (
// Equation(s):
// \my_regfile|data_readRegB[20]~249_combout  = (\my_regfile|bcb|bitcheck[11]~6_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [20]) # (\my_regfile|bcb|bitcheck[12]~5_combout )))) # 
// (!\my_regfile|bcb|bitcheck[11]~6_combout  & (((\my_regfile|regWriteCheck_loop[12].dffei|q [20]) # (\my_regfile|bcb|bitcheck[12]~5_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~249 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[20]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~251 (
// Equation(s):
// \my_regfile|data_readRegB[20]~251_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [20] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [20])) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [20] & 
// (\my_regfile|bcb|bitcheck[16]~11_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [20]),
	.datab(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datac(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~251 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegB[20]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~252 (
// Equation(s):
// \my_regfile|data_readRegB[20]~252_combout  = (\my_regfile|data_readRegB[20]~248_combout  & (\my_regfile|data_readRegB[20]~250_combout  & (\my_regfile|data_readRegB[20]~249_combout  & \my_regfile|data_readRegB[20]~251_combout )))

	.dataa(\my_regfile|data_readRegB[20]~248_combout ),
	.datab(\my_regfile|data_readRegB[20]~250_combout ),
	.datac(\my_regfile|data_readRegB[20]~249_combout ),
	.datad(\my_regfile|data_readRegB[20]~251_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~252 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~253 (
// Equation(s):
// \my_regfile|data_readRegB[20]~253_combout  = (\my_regfile|data_readRegB[20]~246_combout  & (\my_regfile|data_readRegB[20]~245_combout  & (\my_regfile|data_readRegB[20]~247_combout  & \my_regfile|data_readRegB[20]~252_combout )))

	.dataa(\my_regfile|data_readRegB[20]~246_combout ),
	.datab(\my_regfile|data_readRegB[20]~245_combout ),
	.datac(\my_regfile|data_readRegB[20]~247_combout ),
	.datad(\my_regfile|data_readRegB[20]~252_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~253 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~257 (
// Equation(s):
// \my_regfile|data_readRegB[20]~257_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [20])) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~257 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[20]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~254 (
// Equation(s):
// \my_regfile|data_readRegB[20]~254_combout  = (\my_regfile|bcb|bitcheck[19]~14_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [20]) # (\my_regfile|bcb|bitcheck[18]~13_combout )))) # 
// (!\my_regfile|bcb|bitcheck[19]~14_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [20]) # ((\my_regfile|bcb|bitcheck[18]~13_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~254 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[20]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~256 (
// Equation(s):
// \my_regfile|data_readRegB[20]~256_combout  = (\my_regfile|bcb|bitcheck[24]~19_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[23]~20_combout )))) # (!\my_regfile|bcb|bitcheck[24]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~256 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[20]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~255 (
// Equation(s):
// \my_regfile|data_readRegB[20]~255_combout  = (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [20])))) # (!\my_regfile|bcb|bitcheck[22]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [20] & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [20]))))

	.dataa(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datab(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~255 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[20]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~258 (
// Equation(s):
// \my_regfile|data_readRegB[20]~258_combout  = (\my_regfile|data_readRegB[20]~257_combout  & (\my_regfile|data_readRegB[20]~254_combout  & (\my_regfile|data_readRegB[20]~256_combout  & \my_regfile|data_readRegB[20]~255_combout )))

	.dataa(\my_regfile|data_readRegB[20]~257_combout ),
	.datab(\my_regfile|data_readRegB[20]~254_combout ),
	.datac(\my_regfile|data_readRegB[20]~256_combout ),
	.datad(\my_regfile|data_readRegB[20]~255_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~258 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~262 (
// Equation(s):
// \my_regfile|data_readRegB[20]~262_combout  = (\my_regfile|data_readRegB[20]~261_combout  & (\my_regfile|data_readRegB[20]~253_combout  & \my_regfile|data_readRegB[20]~258_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[20]~261_combout ),
	.datac(\my_regfile|data_readRegB[20]~253_combout ),
	.datad(\my_regfile|data_readRegB[20]~258_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~262 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[20]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N14
cycloneive_lcell_comb \my_processor|dataB[20]~11 (
// Equation(s):
// \my_processor|dataB[20]~11_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[20]~262_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[31]~28_combout ),
	.datad(\my_regfile|data_readRegB[20]~262_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[20]~11 .lut_mask = 16'hBB8B;
defparam \my_processor|dataB[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N26
cycloneive_lcell_comb \my_processor|ALUOper|Add1~42 (
// Equation(s):
// \my_processor|ALUOper|Add1~42_combout  = (\my_processor|dataB[21]~10_combout  & ((\my_processor|dataA[21]~62_combout  & (!\my_processor|ALUOper|Add1~41 )) # (!\my_processor|dataA[21]~62_combout  & ((\my_processor|ALUOper|Add1~41 ) # (GND))))) # 
// (!\my_processor|dataB[21]~10_combout  & ((\my_processor|dataA[21]~62_combout  & (\my_processor|ALUOper|Add1~41  & VCC)) # (!\my_processor|dataA[21]~62_combout  & (!\my_processor|ALUOper|Add1~41 ))))
// \my_processor|ALUOper|Add1~43  = CARRY((\my_processor|dataB[21]~10_combout  & ((!\my_processor|ALUOper|Add1~41 ) # (!\my_processor|dataA[21]~62_combout ))) # (!\my_processor|dataB[21]~10_combout  & (!\my_processor|dataA[21]~62_combout  & 
// !\my_processor|ALUOper|Add1~41 )))

	.dataa(\my_processor|dataB[21]~10_combout ),
	.datab(\my_processor|dataA[21]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~41 ),
	.combout(\my_processor|ALUOper|Add1~42_combout ),
	.cout(\my_processor|ALUOper|Add1~43 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~42 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~97 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~97_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|dataA[31]~52_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~5_combout ) # 
// ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|dataA[31]~52_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|ALUOper|ShiftRight0~5_combout ),
	.datad(\my_processor|dataA[31]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~97 .lut_mask = 16'hFE50;
defparam \my_processor|ALUOper|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~37 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~19_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~36_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~36_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~37 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~38 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~97_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftRight0~37_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftRight0~97_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~38 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~64 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~61_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~63_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~63_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~64 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~52 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[19]~64_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[21]~62_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[19]~64_combout ),
	.datad(\my_processor|dataA[21]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~52 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~73 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~72_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~52_combout 
// )))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftLeft0~72_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|ALUOper|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~73 .lut_mask = 16'hCFC0;
defparam \my_processor|ALUOper|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~74 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~71_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~73_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~71_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~74 .lut_mask = 16'hAFA0;
defparam \my_processor|ALUOper|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N16
cycloneive_lcell_comb \my_processor|data_writeReg[21]~136 (
// Equation(s):
// \my_processor|data_writeReg[21]~136_combout  = (\my_processor|data_writeReg[17]~118_combout  & (\my_processor|data_writeReg[17]~119_combout )) # (!\my_processor|data_writeReg[17]~118_combout  & ((\my_processor|data_writeReg[17]~119_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~102_combout ))) # (!\my_processor|data_writeReg[17]~119_combout  & (\my_processor|ALUOper|ShiftLeft0~74_combout ))))

	.dataa(\my_processor|data_writeReg[17]~118_combout ),
	.datab(\my_processor|data_writeReg[17]~119_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~74_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~102_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~136 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[21]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N10
cycloneive_lcell_comb \my_processor|data_writeReg[21]~137 (
// Equation(s):
// \my_processor|data_writeReg[21]~137_combout  = (\my_processor|data_writeReg[17]~118_combout  & ((\my_processor|data_writeReg[21]~136_combout  & (\my_processor|ALUOper|ShiftRight0~38_combout )) # (!\my_processor|data_writeReg[21]~136_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~64_combout ))))) # (!\my_processor|data_writeReg[17]~118_combout  & (((\my_processor|data_writeReg[21]~136_combout ))))

	.dataa(\my_processor|data_writeReg[17]~118_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~38_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~64_combout ),
	.datad(\my_processor|data_writeReg[21]~136_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~137 .lut_mask = 16'hDDA0;
defparam \my_processor|data_writeReg[21]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N28
cycloneive_lcell_comb \my_processor|data_writeReg[21]~138 (
// Equation(s):
// \my_processor|data_writeReg[21]~138_combout  = (\my_processor|data_writeReg[4]~66_combout  & (((\my_processor|data_writeReg[2]~60_combout ) # (\my_processor|data_writeReg[21]~137_combout )))) # (!\my_processor|data_writeReg[4]~66_combout  & 
// (\my_processor|ALUOper|Add1~42_combout  & (!\my_processor|data_writeReg[2]~60_combout )))

	.dataa(\my_processor|data_writeReg[4]~66_combout ),
	.datab(\my_processor|ALUOper|Add1~42_combout ),
	.datac(\my_processor|data_writeReg[2]~60_combout ),
	.datad(\my_processor|data_writeReg[21]~137_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~138 .lut_mask = 16'hAEA4;
defparam \my_processor|data_writeReg[21]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N22
cycloneive_lcell_comb \my_processor|data_writeReg[21]~139 (
// Equation(s):
// \my_processor|data_writeReg[21]~139_combout  = (\my_processor|dataB[21]~10_combout  & ((\my_processor|data_writeReg[21]~138_combout ) # ((\my_processor|data_writeReg[2]~60_combout  & \my_processor|dataA[21]~62_combout )))) # 
// (!\my_processor|dataB[21]~10_combout  & (\my_processor|data_writeReg[21]~138_combout  & ((\my_processor|dataA[21]~62_combout ) # (!\my_processor|data_writeReg[2]~60_combout ))))

	.dataa(\my_processor|dataB[21]~10_combout ),
	.datab(\my_processor|data_writeReg[2]~60_combout ),
	.datac(\my_processor|dataA[21]~62_combout ),
	.datad(\my_processor|data_writeReg[21]~138_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~139 .lut_mask = 16'hFB80;
defparam \my_processor|data_writeReg[21]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N26
cycloneive_lcell_comb \my_processor|ALUOper|Add0~42 (
// Equation(s):
// \my_processor|ALUOper|Add0~42_combout  = (\my_processor|dataA[21]~62_combout  & ((\my_processor|dataB[21]~10_combout  & (\my_processor|ALUOper|Add0~41  & VCC)) # (!\my_processor|dataB[21]~10_combout  & (!\my_processor|ALUOper|Add0~41 )))) # 
// (!\my_processor|dataA[21]~62_combout  & ((\my_processor|dataB[21]~10_combout  & (!\my_processor|ALUOper|Add0~41 )) # (!\my_processor|dataB[21]~10_combout  & ((\my_processor|ALUOper|Add0~41 ) # (GND)))))
// \my_processor|ALUOper|Add0~43  = CARRY((\my_processor|dataA[21]~62_combout  & (!\my_processor|dataB[21]~10_combout  & !\my_processor|ALUOper|Add0~41 )) # (!\my_processor|dataA[21]~62_combout  & ((!\my_processor|ALUOper|Add0~41 ) # 
// (!\my_processor|dataB[21]~10_combout ))))

	.dataa(\my_processor|dataA[21]~62_combout ),
	.datab(\my_processor|dataB[21]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~41 ),
	.combout(\my_processor|ALUOper|Add0~42_combout ),
	.cout(\my_processor|ALUOper|Add0~43 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~42 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N12
cycloneive_lcell_comb \my_processor|data_writeReg[21]~140 (
// Equation(s):
// \my_processor|data_writeReg[21]~140_combout  = (\my_processor|data_writeReg[17]~306_combout  & ((\my_processor|data_writeReg[17]~125_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [21])) # (!\my_processor|data_writeReg[17]~125_combout  & 
// ((\my_processor|ALUOper|Add0~42_combout ))))) # (!\my_processor|data_writeReg[17]~306_combout  & (((\my_processor|data_writeReg[17]~125_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_processor|ALUOper|Add0~42_combout ),
	.datac(\my_processor|data_writeReg[17]~306_combout ),
	.datad(\my_processor|data_writeReg[17]~125_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~140 .lut_mask = 16'hAFC0;
defparam \my_processor|data_writeReg[21]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N6
cycloneive_lcell_comb \my_processor|data_writeReg[21]~141 (
// Equation(s):
// \my_processor|data_writeReg[21]~141_combout  = (\my_processor|data_writeReg[29]~305_combout  & ((\my_processor|data_writeReg[21]~140_combout  & (\my_processor|dataA[31]~52_combout )) # (!\my_processor|data_writeReg[21]~140_combout  & 
// ((\my_processor|data_writeReg[21]~139_combout ))))) # (!\my_processor|data_writeReg[29]~305_combout  & (((\my_processor|data_writeReg[21]~140_combout ))))

	.dataa(\my_processor|data_writeReg[29]~305_combout ),
	.datab(\my_processor|dataA[31]~52_combout ),
	.datac(\my_processor|data_writeReg[21]~139_combout ),
	.datad(\my_processor|data_writeReg[21]~140_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~141 .lut_mask = 16'hDDA0;
defparam \my_processor|data_writeReg[21]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N0
cycloneive_lcell_comb \my_processor|data_writeReg[21]~142 (
// Equation(s):
// \my_processor|data_writeReg[21]~142_combout  = (\my_processor|data_writeReg[21]~141_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(\my_processor|data_writeReg[31]~303_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~141_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~142 .lut_mask = 16'hFF55;
defparam \my_processor|data_writeReg[21]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y39_N9
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~142_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~232 (
// Equation(s):
// \my_regfile|data_readRegB[21]~232_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [21] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [21] & 
// (\my_regfile|bcb|bitcheck[30]~26_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~232 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[21]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~231 (
// Equation(s):
// \my_regfile|data_readRegB[21]~231_combout  = (\my_regfile|bcb|bitcheck[27]~25_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [21]) # (\my_regfile|bcb|bitcheck[28]~24_combout )))) # 
// (!\my_regfile|bcb|bitcheck[27]~25_combout  & (((\my_regfile|regWriteCheck_loop[28].dffei|q [21]) # (\my_regfile|bcb|bitcheck[28]~24_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~231 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[21]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~233 (
// Equation(s):
// \my_regfile|data_readRegB[21]~233_combout  = (\my_regfile|data_readRegB[21]~232_combout  & (\my_regfile|data_readRegB[21]~231_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[21]~232_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [21]),
	.datac(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datad(\my_regfile|data_readRegB[21]~231_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~233 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegB[21]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~223 (
// Equation(s):
// \my_regfile|data_readRegB[21]~223_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [21] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [21])) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [21] & 
// (\my_regfile|bcb|bitcheck[14]~7_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~223 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[21]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~222 (
// Equation(s):
// \my_regfile|data_readRegB[21]~222_combout  = (\my_regfile|bcb|bitcheck[11]~6_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [21] & ((\my_regfile|bcb|bitcheck[12]~5_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [21])))) # 
// (!\my_regfile|bcb|bitcheck[11]~6_combout  & ((\my_regfile|bcb|bitcheck[12]~5_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [21]))))

	.dataa(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datab(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~222 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[21]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~224 (
// Equation(s):
// \my_regfile|data_readRegB[21]~224_combout  = (\my_regfile|bcb|bitcheck[16]~11_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [21])) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))) # (!\my_regfile|bcb|bitcheck[16]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~224 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[21]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~221 (
// Equation(s):
// \my_regfile|data_readRegB[21]~221_combout  = (\my_regfile|bcb|bitcheck[9]~3_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [21]) # (\my_regfile|bcb|bitcheck[10]~1_combout )))) # 
// (!\my_regfile|bcb|bitcheck[9]~3_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [21]) # ((\my_regfile|bcb|bitcheck[10]~1_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~221 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[21]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~225 (
// Equation(s):
// \my_regfile|data_readRegB[21]~225_combout  = (\my_regfile|data_readRegB[21]~223_combout  & (\my_regfile|data_readRegB[21]~222_combout  & (\my_regfile|data_readRegB[21]~224_combout  & \my_regfile|data_readRegB[21]~221_combout )))

	.dataa(\my_regfile|data_readRegB[21]~223_combout ),
	.datab(\my_regfile|data_readRegB[21]~222_combout ),
	.datac(\my_regfile|data_readRegB[21]~224_combout ),
	.datad(\my_regfile|data_readRegB[21]~221_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~225 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~229 (
// Equation(s):
// \my_regfile|data_readRegB[21]~229_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[25]~22_combout )))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~229 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[21]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~226 (
// Equation(s):
// \my_regfile|data_readRegB[21]~226_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [21] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [21])) # (!\my_regfile|bcb|bitcheck[19]~14_combout ))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [21] & 
// (\my_regfile|bcb|bitcheck[18]~13_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[19]~14_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~226 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[21]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~228 (
// Equation(s):
// \my_regfile|data_readRegB[21]~228_combout  = (\my_regfile|bcb|bitcheck[23]~20_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [21]) # (\my_regfile|bcb|bitcheck[24]~19_combout )))) # 
// (!\my_regfile|bcb|bitcheck[23]~20_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [21]) # ((\my_regfile|bcb|bitcheck[24]~19_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~228 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[21]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~227 (
// Equation(s):
// \my_regfile|data_readRegB[21]~227_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [21] & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [21] & 
// (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~227 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[21]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~230 (
// Equation(s):
// \my_regfile|data_readRegB[21]~230_combout  = (\my_regfile|data_readRegB[21]~229_combout  & (\my_regfile|data_readRegB[21]~226_combout  & (\my_regfile|data_readRegB[21]~228_combout  & \my_regfile|data_readRegB[21]~227_combout )))

	.dataa(\my_regfile|data_readRegB[21]~229_combout ),
	.datab(\my_regfile|data_readRegB[21]~226_combout ),
	.datac(\my_regfile|data_readRegB[21]~228_combout ),
	.datad(\my_regfile|data_readRegB[21]~227_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~230 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~234 (
// Equation(s):
// \my_regfile|data_readRegB[21]~234_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [21])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [21])))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~234 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegB[21]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~237 (
// Equation(s):
// \my_regfile|data_readRegB[21]~237_combout  = (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [21])))) # (!\my_regfile|bcb|bitcheck[4]~34_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [21] & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [21]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datab(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~237 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[21]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~236 (
// Equation(s):
// \my_regfile|data_readRegB[21]~236_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # (((\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [21])) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~236 .lut_mask = 16'hEFAF;
defparam \my_regfile|data_readRegB[21]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~238 (
// Equation(s):
// \my_regfile|data_readRegB[21]~238_combout  = (\my_regfile|bcb|bitcheck[8]~36_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [21])) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))) # (!\my_regfile|bcb|bitcheck[8]~36_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datab(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[8].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~238 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[21]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~235 (
// Equation(s):
// \my_regfile|data_readRegB[21]~235_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [21]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [21]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~235 .lut_mask = 16'hFD75;
defparam \my_regfile|data_readRegB[21]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y49_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~239 (
// Equation(s):
// \my_regfile|data_readRegB[21]~239_combout  = (\my_regfile|data_readRegB[21]~237_combout  & (\my_regfile|data_readRegB[21]~236_combout  & (\my_regfile|data_readRegB[21]~238_combout  & \my_regfile|data_readRegB[21]~235_combout )))

	.dataa(\my_regfile|data_readRegB[21]~237_combout ),
	.datab(\my_regfile|data_readRegB[21]~236_combout ),
	.datac(\my_regfile|data_readRegB[21]~238_combout ),
	.datad(\my_regfile|data_readRegB[21]~235_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~239 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~240 (
// Equation(s):
// \my_regfile|data_readRegB[21]~240_combout  = (\my_regfile|data_readRegB[21]~234_combout  & (\my_regfile|data_readRegB[21]~239_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[3]~31_combout ))))

	.dataa(\my_regfile|data_readRegB[21]~234_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [21]),
	.datad(\my_regfile|data_readRegB[21]~239_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~240 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[21]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~241 (
// Equation(s):
// \my_regfile|data_readRegB[21]~241_combout  = (\my_regfile|data_readRegB[21]~233_combout  & (\my_regfile|data_readRegB[21]~225_combout  & (\my_regfile|data_readRegB[21]~230_combout  & \my_regfile|data_readRegB[21]~240_combout )))

	.dataa(\my_regfile|data_readRegB[21]~233_combout ),
	.datab(\my_regfile|data_readRegB[21]~225_combout ),
	.datac(\my_regfile|data_readRegB[21]~230_combout ),
	.datad(\my_regfile|data_readRegB[21]~240_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~241 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~239 (
// Equation(s):
// \my_regfile|data_readRegA[21]~239_combout  = (\my_regfile|data_readRegA[21]~235_combout  & (\my_regfile|data_readRegA[21]~230_combout  & \my_regfile|data_readRegA[21]~238_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[21]~235_combout ),
	.datac(\my_regfile|data_readRegA[21]~230_combout ),
	.datad(\my_regfile|data_readRegA[21]~238_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~239 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[21]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N2
cycloneive_lcell_comb \my_processor|dataA[21]~100 (
// Equation(s):
// \my_processor|dataA[21]~100_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[21]~239_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_regfile|data_readRegA[31]~27_combout ),
	.datad(\my_regfile|data_readRegA[21]~239_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[21]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[21]~100 .lut_mask = 16'h5501;
defparam \my_processor|dataA[21]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N16
cycloneive_lcell_comb \my_processor|dataA[21]~62 (
// Equation(s):
// \my_processor|dataA[21]~62_combout  = (\my_processor|dataA[21]~100_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[21]~241_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_regfile|data_readRegB[21]~241_combout ),
	.datad(\my_processor|dataA[21]~100_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[21]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[21]~62 .lut_mask = 16'hFFA2;
defparam \my_processor|dataA[21]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N28
cycloneive_lcell_comb \my_processor|ALUOper|Add0~44 (
// Equation(s):
// \my_processor|ALUOper|Add0~44_combout  = ((\my_processor|dataB[22]~9_combout  $ (\my_processor|dataA[22]~61_combout  $ (!\my_processor|ALUOper|Add0~43 )))) # (GND)
// \my_processor|ALUOper|Add0~45  = CARRY((\my_processor|dataB[22]~9_combout  & ((\my_processor|dataA[22]~61_combout ) # (!\my_processor|ALUOper|Add0~43 ))) # (!\my_processor|dataB[22]~9_combout  & (\my_processor|dataA[22]~61_combout  & 
// !\my_processor|ALUOper|Add0~43 )))

	.dataa(\my_processor|dataB[22]~9_combout ),
	.datab(\my_processor|dataA[22]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~43 ),
	.combout(\my_processor|ALUOper|Add0~44_combout ),
	.cout(\my_processor|ALUOper|Add0~45 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~44 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N30
cycloneive_lcell_comb \my_processor|data_writeReg[22]~133 (
// Equation(s):
// \my_processor|data_writeReg[22]~133_combout  = (\my_processor|data_writeReg[17]~125_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [22]) # ((!\my_processor|data_writeReg[17]~306_combout )))) # (!\my_processor|data_writeReg[17]~125_combout  
// & (((\my_processor|ALUOper|Add0~44_combout  & \my_processor|data_writeReg[17]~306_combout ))))

	.dataa(\my_processor|data_writeReg[17]~125_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_processor|ALUOper|Add0~44_combout ),
	.datad(\my_processor|data_writeReg[17]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~133 .lut_mask = 16'hD8AA;
defparam \my_processor|data_writeReg[22]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N0
cycloneive_lcell_comb \my_processor|data_writeReg[22]~131 (
// Equation(s):
// \my_processor|data_writeReg[22]~131_combout  = (\my_processor|dataA[22]~61_combout  & ((\my_processor|data_writeReg[4]~66_combout ) # ((\my_processor|data_writeReg[2]~60_combout  & \my_processor|dataB[22]~9_combout )))) # 
// (!\my_processor|dataA[22]~61_combout  & (\my_processor|data_writeReg[4]~66_combout  & ((\my_processor|dataB[22]~9_combout ) # (!\my_processor|data_writeReg[2]~60_combout ))))

	.dataa(\my_processor|dataA[22]~61_combout ),
	.datab(\my_processor|data_writeReg[2]~60_combout ),
	.datac(\my_processor|data_writeReg[4]~66_combout ),
	.datad(\my_processor|dataB[22]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~131 .lut_mask = 16'hF8B0;
defparam \my_processor|data_writeReg[22]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N28
cycloneive_lcell_comb \my_processor|ALUOper|Add1~44 (
// Equation(s):
// \my_processor|ALUOper|Add1~44_combout  = ((\my_processor|dataA[22]~61_combout  $ (\my_processor|dataB[22]~9_combout  $ (\my_processor|ALUOper|Add1~43 )))) # (GND)
// \my_processor|ALUOper|Add1~45  = CARRY((\my_processor|dataA[22]~61_combout  & ((!\my_processor|ALUOper|Add1~43 ) # (!\my_processor|dataB[22]~9_combout ))) # (!\my_processor|dataA[22]~61_combout  & (!\my_processor|dataB[22]~9_combout  & 
// !\my_processor|ALUOper|Add1~43 )))

	.dataa(\my_processor|dataA[22]~61_combout ),
	.datab(\my_processor|dataB[22]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~43 ),
	.combout(\my_processor|ALUOper|Add1~44_combout ),
	.cout(\my_processor|ALUOper|Add1~45 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~44 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~30 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~30_combout  = (\my_processor|ALUOper|ShiftLeft0~75_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|dataA[31]~52_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|dataA[30]~53_combout ))))) # (!\my_processor|ALUOper|ShiftLeft0~75_combout  & (\my_processor|dataA[31]~52_combout ))

	.dataa(\my_processor|dataA[31]~52_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~75_combout ),
	.datac(\my_processor|dataA[30]~53_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~30 .lut_mask = 16'hAAE2;
defparam \my_processor|ALUOper|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~34 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~30_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|ALUOper|ShiftRight0~33_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~33_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~34 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~14 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[20]~63_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[22]~61_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[22]~61_combout ),
	.datad(\my_processor|dataA[20]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~14 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~53 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~52_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~14_combout 
// )))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftLeft0~52_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|ALUOper|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~53 .lut_mask = 16'hCFC0;
defparam \my_processor|ALUOper|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~54 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~51_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~53_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~51_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~54 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N10
cycloneive_lcell_comb \my_processor|data_writeReg[22]~129 (
// Equation(s):
// \my_processor|data_writeReg[22]~129_combout  = (\my_processor|data_writeReg[17]~119_combout  & (\my_processor|data_writeReg[17]~118_combout )) # (!\my_processor|data_writeReg[17]~119_combout  & ((\my_processor|data_writeReg[17]~118_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~41_combout )) # (!\my_processor|data_writeReg[17]~118_combout  & ((\my_processor|ALUOper|ShiftLeft0~54_combout )))))

	.dataa(\my_processor|data_writeReg[17]~119_combout ),
	.datab(\my_processor|data_writeReg[17]~118_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~41_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~129 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[22]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N8
cycloneive_lcell_comb \my_processor|data_writeReg[22]~130 (
// Equation(s):
// \my_processor|data_writeReg[22]~130_combout  = (\my_processor|data_writeReg[17]~119_combout  & ((\my_processor|data_writeReg[22]~129_combout  & ((\my_processor|ALUOper|ShiftRight0~34_combout ))) # (!\my_processor|data_writeReg[22]~129_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~101_combout )))) # (!\my_processor|data_writeReg[17]~119_combout  & (((\my_processor|data_writeReg[22]~129_combout ))))

	.dataa(\my_processor|data_writeReg[17]~119_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~101_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~34_combout ),
	.datad(\my_processor|data_writeReg[22]~129_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~130 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[22]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N12
cycloneive_lcell_comb \my_processor|data_writeReg[22]~132 (
// Equation(s):
// \my_processor|data_writeReg[22]~132_combout  = (\my_processor|data_writeReg[2]~60_combout  & (\my_processor|data_writeReg[22]~131_combout )) # (!\my_processor|data_writeReg[2]~60_combout  & ((\my_processor|data_writeReg[22]~131_combout  & 
// ((\my_processor|data_writeReg[22]~130_combout ))) # (!\my_processor|data_writeReg[22]~131_combout  & (\my_processor|ALUOper|Add1~44_combout ))))

	.dataa(\my_processor|data_writeReg[2]~60_combout ),
	.datab(\my_processor|data_writeReg[22]~131_combout ),
	.datac(\my_processor|ALUOper|Add1~44_combout ),
	.datad(\my_processor|data_writeReg[22]~130_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~132 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[22]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N24
cycloneive_lcell_comb \my_processor|data_writeReg[22]~134 (
// Equation(s):
// \my_processor|data_writeReg[22]~134_combout  = (\my_processor|data_writeReg[29]~305_combout  & ((\my_processor|data_writeReg[22]~133_combout  & (\my_processor|dataA[31]~52_combout )) # (!\my_processor|data_writeReg[22]~133_combout  & 
// ((\my_processor|data_writeReg[22]~132_combout ))))) # (!\my_processor|data_writeReg[29]~305_combout  & (((\my_processor|data_writeReg[22]~133_combout ))))

	.dataa(\my_processor|dataA[31]~52_combout ),
	.datab(\my_processor|data_writeReg[29]~305_combout ),
	.datac(\my_processor|data_writeReg[22]~133_combout ),
	.datad(\my_processor|data_writeReg[22]~132_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~134 .lut_mask = 16'hBCB0;
defparam \my_processor|data_writeReg[22]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N8
cycloneive_lcell_comb \my_processor|data_writeReg[22]~135 (
// Equation(s):
// \my_processor|data_writeReg[22]~135_combout  = (\my_processor|data_writeReg[22]~134_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(\my_processor|data_writeReg[31]~303_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[22]~134_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~135 .lut_mask = 16'hFF55;
defparam \my_processor|data_writeReg[22]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N15
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~135_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~216 (
// Equation(s):
// \my_regfile|data_readRegA[22]~216_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [22])) # (!\my_regfile|bca|bitcheck[29]~40_combout ))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [22]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|bca|bitcheck[29]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~216 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[22]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~215 (
// Equation(s):
// \my_regfile|data_readRegA[22]~215_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [22])) # (!\my_regfile|bca|bitcheck[27]~38_combout ))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [22]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~215 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[22]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~217 (
// Equation(s):
// \my_regfile|data_readRegA[22]~217_combout  = (\my_regfile|data_readRegA[22]~216_combout  & (\my_regfile|data_readRegA[22]~215_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [22]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|data_readRegA[22]~216_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [22]),
	.datad(\my_regfile|data_readRegA[22]~215_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~217 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[22]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~213 (
// Equation(s):
// \my_regfile|data_readRegA[22]~213_combout  = (\my_regfile|bca|bitcheck[25]~35_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [22] & ((\my_regfile|bca|bitcheck[26]~33_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [22])))) # 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & ((\my_regfile|bca|bitcheck[26]~33_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [22]))))

	.dataa(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datab(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~213 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[22]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~212 (
// Equation(s):
// \my_regfile|data_readRegA[22]~212_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [22] & ((\my_regfile|bca|bitcheck[24]~31_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [22])))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|bca|bitcheck[24]~31_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [22]))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~212 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[22]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~211 (
// Equation(s):
// \my_regfile|data_readRegA[22]~211_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & ((\my_regfile|bca|bitcheck[22]~29_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [22])))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [22] & ((\my_regfile|bca|bitcheck[22]~29_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [22]))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~211 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[22]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~210 (
// Equation(s):
// \my_regfile|data_readRegA[22]~210_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [22])) # (!\my_regfile|bca|bitcheck[19]~24_combout ))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [22]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~210 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[22]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~214 (
// Equation(s):
// \my_regfile|data_readRegA[22]~214_combout  = (\my_regfile|data_readRegA[22]~213_combout  & (\my_regfile|data_readRegA[22]~212_combout  & (\my_regfile|data_readRegA[22]~211_combout  & \my_regfile|data_readRegA[22]~210_combout )))

	.dataa(\my_regfile|data_readRegA[22]~213_combout ),
	.datab(\my_regfile|data_readRegA[22]~212_combout ),
	.datac(\my_regfile|data_readRegA[22]~211_combout ),
	.datad(\my_regfile|data_readRegA[22]~210_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~214 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~203 (
// Equation(s):
// \my_regfile|data_readRegA[22]~203_combout  = (\my_regfile|bca|bitcheck[8]~21_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [22])) # (!\my_regfile|bca|bitcheck[7]~22_combout ))) # (!\my_regfile|bca|bitcheck[8]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [22]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~203 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[22]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~202 (
// Equation(s):
// \my_regfile|data_readRegA[22]~202_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [22] & (((\my_regfile|regWriteCheck_loop[6].dffei|q [22]) # (\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [22] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [22]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~202 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[22]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~198 (
// Equation(s):
// \my_regfile|data_readRegA[22]~198_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [22])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [22])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [22]),
	.datac(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~198 .lut_mask = 16'hDF8F;
defparam \my_regfile|data_readRegA[22]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~199 (
// Equation(s):
// \my_regfile|data_readRegA[22]~199_combout  = (\my_regfile|bca|bitcheck[5]~3_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [22]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~3_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [22])) # (!\my_regfile|bca|bitcheck[21]~2_combout )))

	.dataa(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datab(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~199 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[22]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~200 (
// Equation(s):
// \my_regfile|data_readRegA[22]~200_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [22]))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [22])))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout ))))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [22]),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~200 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegA[22]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~201 (
// Equation(s):
// \my_regfile|data_readRegA[22]~201_combout  = (\my_regfile|data_readRegA[22]~198_combout  & (\my_regfile|data_readRegA[22]~199_combout  & ((\my_regfile|data_readRegA[22]~200_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_regfile|data_readRegA[22]~198_combout ),
	.datac(\my_regfile|data_readRegA[22]~199_combout ),
	.datad(\my_regfile|data_readRegA[22]~200_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~201 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegA[22]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~204 (
// Equation(s):
// \my_regfile|data_readRegA[22]~204_combout  = (\my_regfile|data_readRegA[22]~203_combout  & (\my_regfile|data_readRegA[22]~202_combout  & \my_regfile|data_readRegA[22]~201_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[22]~203_combout ),
	.datac(\my_regfile|data_readRegA[22]~202_combout ),
	.datad(\my_regfile|data_readRegA[22]~201_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~204 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[22]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~206 (
// Equation(s):
// \my_regfile|data_readRegA[22]~206_combout  = (\my_regfile|bca|bitcheck[11]~10_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [22] & ((\my_regfile|bca|bitcheck[12]~9_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [22])))) # 
// (!\my_regfile|bca|bitcheck[11]~10_combout  & ((\my_regfile|bca|bitcheck[12]~9_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [22]))))

	.dataa(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datab(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~206 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[22]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~205 (
// Equation(s):
// \my_regfile|data_readRegA[22]~205_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [22] & ((\my_regfile|bca|bitcheck[10]~5_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [22])))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & ((\my_regfile|bca|bitcheck[10]~5_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [22]))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~205 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[22]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~208 (
// Equation(s):
// \my_regfile|data_readRegA[22]~208_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [22])) # (!\my_regfile|bca|bitcheck[15]~16_combout ))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [22]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~208 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[22]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~207 (
// Equation(s):
// \my_regfile|data_readRegA[22]~207_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [22] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [22])) # (!\my_regfile|bca|bitcheck[13]~13_combout ))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [22] & 
// (\my_regfile|bca|bitcheck[14]~11_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [22]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~207 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[22]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~209 (
// Equation(s):
// \my_regfile|data_readRegA[22]~209_combout  = (\my_regfile|data_readRegA[22]~206_combout  & (\my_regfile|data_readRegA[22]~205_combout  & (\my_regfile|data_readRegA[22]~208_combout  & \my_regfile|data_readRegA[22]~207_combout )))

	.dataa(\my_regfile|data_readRegA[22]~206_combout ),
	.datab(\my_regfile|data_readRegA[22]~205_combout ),
	.datac(\my_regfile|data_readRegA[22]~208_combout ),
	.datad(\my_regfile|data_readRegA[22]~207_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~209 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~218 (
// Equation(s):
// \my_regfile|data_readRegA[22]~218_combout  = (\my_regfile|data_readRegA[22]~217_combout  & (\my_regfile|data_readRegA[22]~214_combout  & (\my_regfile|data_readRegA[22]~204_combout  & \my_regfile|data_readRegA[22]~209_combout )))

	.dataa(\my_regfile|data_readRegA[22]~217_combout ),
	.datab(\my_regfile|data_readRegA[22]~214_combout ),
	.datac(\my_regfile|data_readRegA[22]~204_combout ),
	.datad(\my_regfile|data_readRegA[22]~209_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~218 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
cycloneive_lcell_comb \my_processor|dataA[22]~99 (
// Equation(s):
// \my_processor|dataA[22]~99_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[22]~218_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[22]~218_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[22]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[22]~99 .lut_mask = 16'h3301;
defparam \my_processor|dataA[22]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
cycloneive_lcell_comb \my_processor|dataA[22]~61 (
// Equation(s):
// \my_processor|dataA[22]~61_combout  = (\my_processor|dataA[22]~99_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[22]~220_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|dataA[22]~99_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[31]~28_combout ),
	.datad(\my_regfile|data_readRegB[22]~220_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[22]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[22]~61 .lut_mask = 16'hEEAE;
defparam \my_processor|dataA[22]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N30
cycloneive_lcell_comb \my_processor|ALUOper|Add1~46 (
// Equation(s):
// \my_processor|ALUOper|Add1~46_combout  = (\my_processor|dataA[23]~60_combout  & ((\my_processor|dataB[23]~8_combout  & (!\my_processor|ALUOper|Add1~45 )) # (!\my_processor|dataB[23]~8_combout  & (\my_processor|ALUOper|Add1~45  & VCC)))) # 
// (!\my_processor|dataA[23]~60_combout  & ((\my_processor|dataB[23]~8_combout  & ((\my_processor|ALUOper|Add1~45 ) # (GND))) # (!\my_processor|dataB[23]~8_combout  & (!\my_processor|ALUOper|Add1~45 ))))
// \my_processor|ALUOper|Add1~47  = CARRY((\my_processor|dataA[23]~60_combout  & (\my_processor|dataB[23]~8_combout  & !\my_processor|ALUOper|Add1~45 )) # (!\my_processor|dataA[23]~60_combout  & ((\my_processor|dataB[23]~8_combout ) # 
// (!\my_processor|ALUOper|Add1~45 ))))

	.dataa(\my_processor|dataA[23]~60_combout ),
	.datab(\my_processor|dataB[23]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~45 ),
	.combout(\my_processor|ALUOper|Add1~46_combout ),
	.cout(\my_processor|ALUOper|Add1~47 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~46 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N0
cycloneive_lcell_comb \my_processor|ALUOper|Add1~48 (
// Equation(s):
// \my_processor|ALUOper|Add1~48_combout  = ((\my_processor|dataB[24]~7_combout  $ (\my_processor|dataA[24]~59_combout  $ (\my_processor|ALUOper|Add1~47 )))) # (GND)
// \my_processor|ALUOper|Add1~49  = CARRY((\my_processor|dataB[24]~7_combout  & (\my_processor|dataA[24]~59_combout  & !\my_processor|ALUOper|Add1~47 )) # (!\my_processor|dataB[24]~7_combout  & ((\my_processor|dataA[24]~59_combout ) # 
// (!\my_processor|ALUOper|Add1~47 ))))

	.dataa(\my_processor|dataB[24]~7_combout ),
	.datab(\my_processor|dataA[24]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~47 ),
	.combout(\my_processor|ALUOper|Add1~48_combout ),
	.cout(\my_processor|ALUOper|Add1~49 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~48 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N2
cycloneive_lcell_comb \my_processor|ALUOper|Add1~50 (
// Equation(s):
// \my_processor|ALUOper|Add1~50_combout  = (\my_processor|dataB[25]~6_combout  & ((\my_processor|dataA[25]~58_combout  & (!\my_processor|ALUOper|Add1~49 )) # (!\my_processor|dataA[25]~58_combout  & ((\my_processor|ALUOper|Add1~49 ) # (GND))))) # 
// (!\my_processor|dataB[25]~6_combout  & ((\my_processor|dataA[25]~58_combout  & (\my_processor|ALUOper|Add1~49  & VCC)) # (!\my_processor|dataA[25]~58_combout  & (!\my_processor|ALUOper|Add1~49 ))))
// \my_processor|ALUOper|Add1~51  = CARRY((\my_processor|dataB[25]~6_combout  & ((!\my_processor|ALUOper|Add1~49 ) # (!\my_processor|dataA[25]~58_combout ))) # (!\my_processor|dataB[25]~6_combout  & (!\my_processor|dataA[25]~58_combout  & 
// !\my_processor|ALUOper|Add1~49 )))

	.dataa(\my_processor|dataB[25]~6_combout ),
	.datab(\my_processor|dataA[25]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~49 ),
	.combout(\my_processor|ALUOper|Add1~50_combout ),
	.cout(\my_processor|ALUOper|Add1~51 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~50 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N4
cycloneive_lcell_comb \my_processor|ALUOper|Add1~52 (
// Equation(s):
// \my_processor|ALUOper|Add1~52_combout  = ((\my_processor|dataB[26]~5_combout  $ (\my_processor|dataA[26]~57_combout  $ (\my_processor|ALUOper|Add1~51 )))) # (GND)
// \my_processor|ALUOper|Add1~53  = CARRY((\my_processor|dataB[26]~5_combout  & (\my_processor|dataA[26]~57_combout  & !\my_processor|ALUOper|Add1~51 )) # (!\my_processor|dataB[26]~5_combout  & ((\my_processor|dataA[26]~57_combout ) # 
// (!\my_processor|ALUOper|Add1~51 ))))

	.dataa(\my_processor|dataB[26]~5_combout ),
	.datab(\my_processor|dataA[26]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~51 ),
	.combout(\my_processor|ALUOper|Add1~52_combout ),
	.cout(\my_processor|ALUOper|Add1~53 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~52 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N6
cycloneive_lcell_comb \my_processor|ALUOper|Add1~54 (
// Equation(s):
// \my_processor|ALUOper|Add1~54_combout  = (\my_processor|dataA[27]~56_combout  & ((\my_processor|dataB[27]~4_combout  & (!\my_processor|ALUOper|Add1~53 )) # (!\my_processor|dataB[27]~4_combout  & (\my_processor|ALUOper|Add1~53  & VCC)))) # 
// (!\my_processor|dataA[27]~56_combout  & ((\my_processor|dataB[27]~4_combout  & ((\my_processor|ALUOper|Add1~53 ) # (GND))) # (!\my_processor|dataB[27]~4_combout  & (!\my_processor|ALUOper|Add1~53 ))))
// \my_processor|ALUOper|Add1~55  = CARRY((\my_processor|dataA[27]~56_combout  & (\my_processor|dataB[27]~4_combout  & !\my_processor|ALUOper|Add1~53 )) # (!\my_processor|dataA[27]~56_combout  & ((\my_processor|dataB[27]~4_combout ) # 
// (!\my_processor|ALUOper|Add1~53 ))))

	.dataa(\my_processor|dataA[27]~56_combout ),
	.datab(\my_processor|dataB[27]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~53 ),
	.combout(\my_processor|ALUOper|Add1~54_combout ),
	.cout(\my_processor|ALUOper|Add1~55 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~54 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N8
cycloneive_lcell_comb \my_processor|ALUOper|Add1~56 (
// Equation(s):
// \my_processor|ALUOper|Add1~56_combout  = ((\my_processor|dataB[28]~3_combout  $ (\my_processor|dataA[28]~55_combout  $ (\my_processor|ALUOper|Add1~55 )))) # (GND)
// \my_processor|ALUOper|Add1~57  = CARRY((\my_processor|dataB[28]~3_combout  & (\my_processor|dataA[28]~55_combout  & !\my_processor|ALUOper|Add1~55 )) # (!\my_processor|dataB[28]~3_combout  & ((\my_processor|dataA[28]~55_combout ) # 
// (!\my_processor|ALUOper|Add1~55 ))))

	.dataa(\my_processor|dataB[28]~3_combout ),
	.datab(\my_processor|dataA[28]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~55 ),
	.combout(\my_processor|ALUOper|Add1~56_combout ),
	.cout(\my_processor|ALUOper|Add1~57 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~56 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N10
cycloneive_lcell_comb \my_processor|ALUOper|Add1~58 (
// Equation(s):
// \my_processor|ALUOper|Add1~58_combout  = (\my_processor|dataA[29]~54_combout  & ((\my_processor|dataB[29]~2_combout  & (!\my_processor|ALUOper|Add1~57 )) # (!\my_processor|dataB[29]~2_combout  & (\my_processor|ALUOper|Add1~57  & VCC)))) # 
// (!\my_processor|dataA[29]~54_combout  & ((\my_processor|dataB[29]~2_combout  & ((\my_processor|ALUOper|Add1~57 ) # (GND))) # (!\my_processor|dataB[29]~2_combout  & (!\my_processor|ALUOper|Add1~57 ))))
// \my_processor|ALUOper|Add1~59  = CARRY((\my_processor|dataA[29]~54_combout  & (\my_processor|dataB[29]~2_combout  & !\my_processor|ALUOper|Add1~57 )) # (!\my_processor|dataA[29]~54_combout  & ((\my_processor|dataB[29]~2_combout ) # 
// (!\my_processor|ALUOper|Add1~57 ))))

	.dataa(\my_processor|dataA[29]~54_combout ),
	.datab(\my_processor|dataB[29]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~57 ),
	.combout(\my_processor|ALUOper|Add1~58_combout ),
	.cout(\my_processor|ALUOper|Add1~59 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~58 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~6 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~52_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~97_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|dataA[31]~52_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~97_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~6 .lut_mask = 16'hDD88;
defparam \my_processor|ALUOper|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~69 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~69_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & !\my_imem|altsyncram_component|auto_generated|q_a [9])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~69 .lut_mask = 16'h0055;
defparam \my_processor|ALUOper|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N4
cycloneive_lcell_comb \my_processor|data_writeReg[2]~61 (
// Equation(s):
// \my_processor|data_writeReg[2]~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10]) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~61 .lut_mask = 16'hAAEE;
defparam \my_processor|data_writeReg[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~10 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[28]~55_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[29]~54_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[29]~54_combout ),
	.datad(\my_processor|dataA[28]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~10 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~66 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~66_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[23]~60_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & ((\my_processor|dataA[25]~58_combout )))))

	.dataa(\my_processor|dataA[23]~60_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|dataA[25]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~66 .lut_mask = 16'h0B08;
defparam \my_processor|ALUOper|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~67 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[22]~61_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[24]~59_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[22]~61_combout ),
	.datad(\my_processor|dataA[24]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~67 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~68 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~68_combout  = (\my_processor|ALUOper|ShiftLeft0~66_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|ALUOper|ShiftLeft0~67_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftLeft0~66_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|ALUOper|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~68 .lut_mask = 16'hFCCC;
defparam \my_processor|ALUOper|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N22
cycloneive_lcell_comb \my_processor|data_writeReg[29]~62 (
// Equation(s):
// \my_processor|data_writeReg[29]~62_combout  = (\my_processor|ALUOper|ShiftLeft0~69_combout  & (!\my_processor|data_writeReg[2]~61_combout  & (\my_processor|ALUOper|ShiftLeft0~10_combout ))) # (!\my_processor|ALUOper|ShiftLeft0~69_combout  & 
// ((\my_processor|data_writeReg[2]~61_combout ) # ((\my_processor|ALUOper|ShiftLeft0~68_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~69_combout ),
	.datab(\my_processor|data_writeReg[2]~61_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~10_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~62 .lut_mask = 16'h7564;
defparam \my_processor|data_writeReg[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~8 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[26]~57_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[27]~56_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|dataA[27]~56_combout ),
	.datad(\my_processor|dataA[26]~57_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~8 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N30
cycloneive_lcell_comb \my_processor|data_writeReg[29]~63 (
// Equation(s):
// \my_processor|data_writeReg[29]~63_combout  = (\my_processor|data_writeReg[29]~62_combout  & (((\my_processor|ALUOper|ShiftLeft0~74_combout )) # (!\my_processor|data_writeReg[2]~61_combout ))) # (!\my_processor|data_writeReg[29]~62_combout  & 
// (\my_processor|data_writeReg[2]~61_combout  & (\my_processor|ALUOper|ShiftLeft0~8_combout )))

	.dataa(\my_processor|data_writeReg[29]~62_combout ),
	.datab(\my_processor|data_writeReg[2]~61_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~8_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~63 .lut_mask = 16'hEA62;
defparam \my_processor|data_writeReg[29]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~59 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~56_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~58_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~56_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~59 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~65 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~65_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftLeft0~59_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|ALUOper|ShiftLeft0~64_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~64_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~65 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N2
cycloneive_lcell_comb \my_processor|data_writeReg[29]~64 (
// Equation(s):
// \my_processor|data_writeReg[29]~64_combout  = (\my_processor|aulOper[0]~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|aulOper[0]~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// ((\my_processor|ALUOper|ShiftLeft0~65_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|data_writeReg[29]~63_combout ))))

	.dataa(\my_processor|aulOper[0]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|data_writeReg[29]~63_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~64 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[29]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N20
cycloneive_lcell_comb \my_processor|data_writeReg[29]~65 (
// Equation(s):
// \my_processor|data_writeReg[29]~65_combout  = (\my_processor|aulOper[0]~0_combout  & ((\my_processor|data_writeReg[29]~64_combout  & (\my_processor|dataA[31]~52_combout )) # (!\my_processor|data_writeReg[29]~64_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~6_combout ))))) # (!\my_processor|aulOper[0]~0_combout  & (((\my_processor|data_writeReg[29]~64_combout ))))

	.dataa(\my_processor|aulOper[0]~0_combout ),
	.datab(\my_processor|dataA[31]~52_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~6_combout ),
	.datad(\my_processor|data_writeReg[29]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~65 .lut_mask = 16'hDDA0;
defparam \my_processor|data_writeReg[29]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N6
cycloneive_lcell_comb \my_processor|data_writeReg[29]~67 (
// Equation(s):
// \my_processor|data_writeReg[29]~67_combout  = (\my_processor|data_writeReg[4]~66_combout  & (((\my_processor|data_writeReg[2]~60_combout ) # (\my_processor|data_writeReg[29]~65_combout )))) # (!\my_processor|data_writeReg[4]~66_combout  & 
// (\my_processor|ALUOper|Add1~58_combout  & (!\my_processor|data_writeReg[2]~60_combout )))

	.dataa(\my_processor|ALUOper|Add1~58_combout ),
	.datab(\my_processor|data_writeReg[4]~66_combout ),
	.datac(\my_processor|data_writeReg[2]~60_combout ),
	.datad(\my_processor|data_writeReg[29]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~67 .lut_mask = 16'hCEC2;
defparam \my_processor|data_writeReg[29]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N24
cycloneive_lcell_comb \my_processor|data_writeReg[29]~68 (
// Equation(s):
// \my_processor|data_writeReg[29]~68_combout  = (\my_processor|dataB[29]~2_combout  & ((\my_processor|data_writeReg[29]~67_combout ) # ((\my_processor|data_writeReg[2]~60_combout  & \my_processor|dataA[29]~54_combout )))) # 
// (!\my_processor|dataB[29]~2_combout  & (\my_processor|data_writeReg[29]~67_combout  & ((\my_processor|dataA[29]~54_combout ) # (!\my_processor|data_writeReg[2]~60_combout ))))

	.dataa(\my_processor|dataB[29]~2_combout ),
	.datab(\my_processor|data_writeReg[2]~60_combout ),
	.datac(\my_processor|dataA[29]~54_combout ),
	.datad(\my_processor|data_writeReg[29]~67_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~68 .lut_mask = 16'hFB80;
defparam \my_processor|data_writeReg[29]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N16
cycloneive_lcell_comb \my_processor|data_writeReg[29]~311 (
// Equation(s):
// \my_processor|data_writeReg[29]~311_combout  = (!\my_processor|ctrl_writeReg[0]~0_combout  & ((\my_processor|data_writeReg[2]~70_combout  & (\my_processor|ALUOper|Add0~58_combout )) # (!\my_processor|data_writeReg[2]~70_combout  & 
// ((\my_processor|data_writeReg[29]~68_combout )))))

	.dataa(\my_processor|data_writeReg[2]~70_combout ),
	.datab(\my_processor|ALUOper|Add0~58_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datad(\my_processor|data_writeReg[29]~68_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~311 .lut_mask = 16'h0D08;
defparam \my_processor|data_writeReg[29]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N18
cycloneive_lcell_comb \my_processor|data_writeReg[29]~312 (
// Equation(s):
// \my_processor|data_writeReg[29]~312_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [29])) # (!\my_processor|checker|isLw~combout  & ((\my_processor|data_writeReg[29]~311_combout )))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~311_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~312 .lut_mask = 16'hBB88;
defparam \my_processor|data_writeReg[29]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N0
cycloneive_lcell_comb \my_processor|data_writeReg[29]~71 (
// Equation(s):
// \my_processor|data_writeReg[29]~71_combout  = (\my_processor|data_writeReg[29]~312_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~303_combout ),
	.datad(\my_processor|data_writeReg[29]~312_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~71 .lut_mask = 16'hFF0F;
defparam \my_processor|data_writeReg[29]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N11
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~65 (
// Equation(s):
// \my_regfile|data_readRegA[29]~65_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [29])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [29]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~65 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[29]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~62 (
// Equation(s):
// \my_regfile|data_readRegA[29]~62_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [29] & ((\my_regfile|bca|bitcheck[18]~23_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [29])))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|bca|bitcheck[18]~23_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [29]))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~62 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~63 (
// Equation(s):
// \my_regfile|data_readRegA[29]~63_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & ((\my_regfile|bca|bitcheck[22]~29_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [29])))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [29] & ((\my_regfile|bca|bitcheck[22]~29_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [29]))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~63 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[29]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~64 (
// Equation(s):
// \my_regfile|data_readRegA[29]~64_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [29] & ((\my_regfile|bca|bitcheck[24]~31_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [29])))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|bca|bitcheck[24]~31_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [29]))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~64 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[29]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~66 (
// Equation(s):
// \my_regfile|data_readRegA[29]~66_combout  = (\my_regfile|data_readRegA[29]~65_combout  & (\my_regfile|data_readRegA[29]~62_combout  & (\my_regfile|data_readRegA[29]~63_combout  & \my_regfile|data_readRegA[29]~64_combout )))

	.dataa(\my_regfile|data_readRegA[29]~65_combout ),
	.datab(\my_regfile|data_readRegA[29]~62_combout ),
	.datac(\my_regfile|data_readRegA[29]~63_combout ),
	.datad(\my_regfile|data_readRegA[29]~64_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~66 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~57 (
// Equation(s):
// \my_regfile|data_readRegA[29]~57_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [29] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [29])) # (!\my_regfile|bca|bitcheck[9]~7_combout ))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [29] & 
// (\my_regfile|bca|bitcheck[10]~5_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [29]) # (!\my_regfile|bca|bitcheck[9]~7_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datac(\my_regfile|bca|bitcheck[10]~5_combout ),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~57 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~58 (
// Equation(s):
// \my_regfile|data_readRegA[29]~58_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [29] & ((\my_regfile|bca|bitcheck[12]~9_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [29] & 
// (!\my_regfile|bca|bitcheck[11]~10_combout  & ((\my_regfile|bca|bitcheck[12]~9_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[11]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~58 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~59 (
// Equation(s):
// \my_regfile|data_readRegA[29]~59_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [29]) # (\my_regfile|bca|bitcheck[14]~11_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & (((\my_regfile|regWriteCheck_loop[14].dffei|q [29]) # (\my_regfile|bca|bitcheck[14]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~59 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~60 (
// Equation(s):
// \my_regfile|data_readRegA[29]~60_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [29])) # (!\my_regfile|bca|bitcheck[15]~16_combout ))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [29]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~60 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~61 (
// Equation(s):
// \my_regfile|data_readRegA[29]~61_combout  = (\my_regfile|data_readRegA[29]~57_combout  & (\my_regfile|data_readRegA[29]~58_combout  & (\my_regfile|data_readRegA[29]~59_combout  & \my_regfile|data_readRegA[29]~60_combout )))

	.dataa(\my_regfile|data_readRegA[29]~57_combout ),
	.datab(\my_regfile|data_readRegA[29]~58_combout ),
	.datac(\my_regfile|data_readRegA[29]~59_combout ),
	.datad(\my_regfile|data_readRegA[29]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~61 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~67 (
// Equation(s):
// \my_regfile|data_readRegA[29]~67_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [29])) # (!\my_regfile|bca|bitcheck[27]~38_combout ))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [29]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~67 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[29]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~68 (
// Equation(s):
// \my_regfile|data_readRegA[29]~68_combout  = (\my_regfile|bca|bitcheck[29]~40_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [29] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [29])))) # 
// (!\my_regfile|bca|bitcheck[29]~40_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [29]))))

	.dataa(\my_regfile|bca|bitcheck[29]~40_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~68 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[29]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~69 (
// Equation(s):
// \my_regfile|data_readRegA[29]~69_combout  = (\my_regfile|data_readRegA[29]~67_combout  & (\my_regfile|data_readRegA[29]~68_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [29]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datab(\my_regfile|data_readRegA[29]~67_combout ),
	.datac(\my_regfile|data_readRegA[29]~68_combout ),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~69 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegA[29]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~54 (
// Equation(s):
// \my_regfile|data_readRegA[29]~54_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|bca|bitcheck[6]~20_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [29])))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [29] & ((\my_regfile|bca|bitcheck[6]~20_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [29]))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~54 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~55 (
// Equation(s):
// \my_regfile|data_readRegA[29]~55_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [29] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [29]) # (!\my_regfile|bca|bitcheck[7]~22_combout )))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [29] & 
// (\my_regfile|bca|bitcheck[8]~21_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [29]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[7]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~55 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~51 (
// Equation(s):
// \my_regfile|data_readRegA[29]~51_combout  = (\my_regfile|bca|bitcheck[5]~3_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [29]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~3_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [29]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~51 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~50 (
// Equation(s):
// \my_regfile|data_readRegA[29]~50_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [29]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [29]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~50 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~52 (
// Equation(s):
// \my_regfile|data_readRegA[29]~52_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [29]))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [29])))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~52 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegA[29]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~53 (
// Equation(s):
// \my_regfile|data_readRegA[29]~53_combout  = (\my_regfile|data_readRegA[29]~51_combout  & (\my_regfile|data_readRegA[29]~50_combout  & ((\my_regfile|data_readRegA[29]~52_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[29]~51_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[29]~50_combout ),
	.datad(\my_regfile|data_readRegA[29]~52_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~53 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegA[29]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~56 (
// Equation(s):
// \my_regfile|data_readRegA[29]~56_combout  = (\my_regfile|data_readRegA[29]~54_combout  & (\my_regfile|data_readRegA[29]~55_combout  & \my_regfile|data_readRegA[29]~53_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[29]~54_combout ),
	.datac(\my_regfile|data_readRegA[29]~55_combout ),
	.datad(\my_regfile|data_readRegA[29]~53_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~56 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~70 (
// Equation(s):
// \my_regfile|data_readRegA[29]~70_combout  = (\my_regfile|data_readRegA[29]~66_combout  & (\my_regfile|data_readRegA[29]~61_combout  & (\my_regfile|data_readRegA[29]~69_combout  & \my_regfile|data_readRegA[29]~56_combout )))

	.dataa(\my_regfile|data_readRegA[29]~66_combout ),
	.datab(\my_regfile|data_readRegA[29]~61_combout ),
	.datac(\my_regfile|data_readRegA[29]~69_combout ),
	.datad(\my_regfile|data_readRegA[29]~56_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~70 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N8
cycloneive_lcell_comb \my_processor|data[29]~61 (
// Equation(s):
// \my_processor|data[29]~61_combout  = (\my_regfile|data_readRegA[29]~70_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~719_combout ),
	.datad(\my_regfile|data_readRegA[29]~70_combout ),
	.cin(gnd),
	.combout(\my_processor|data[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[29]~61 .lut_mask = 16'hFF0F;
defparam \my_processor|data[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N10
cycloneive_lcell_comb \my_processor|data_writeReg[28]~76 (
// Equation(s):
// \my_processor|data_writeReg[28]~76_combout  = (\my_processor|data_writeReg[4]~66_combout  & ((\my_processor|dataB[28]~3_combout ) # ((\my_processor|dataA[28]~55_combout ) # (!\my_processor|data_writeReg[2]~60_combout )))) # 
// (!\my_processor|data_writeReg[4]~66_combout  & (\my_processor|dataB[28]~3_combout  & (\my_processor|data_writeReg[2]~60_combout  & \my_processor|dataA[28]~55_combout )))

	.dataa(\my_processor|data_writeReg[4]~66_combout ),
	.datab(\my_processor|dataB[28]~3_combout ),
	.datac(\my_processor|data_writeReg[2]~60_combout ),
	.datad(\my_processor|dataA[28]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~76 .lut_mask = 16'hEA8A;
defparam \my_processor|data_writeReg[28]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~10 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|dataA[31]~52_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|dataA[31]~52_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~9_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~9_combout ),
	.datad(\my_processor|dataA[31]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~10 .lut_mask = 16'hFE10;
defparam \my_processor|ALUOper|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~15 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[21]~62_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[23]~60_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[23]~60_combout ),
	.datad(\my_processor|dataA[21]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~15 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~83 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~15_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~67_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~15_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~83 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~47 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[25]~58_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[26]~57_combout ))

	.dataa(\my_processor|dataA[26]~57_combout ),
	.datab(gnd),
	.datac(\my_processor|dataA[25]~58_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~47 .lut_mask = 16'hF0AA;
defparam \my_processor|ALUOper|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~44 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[27]~56_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[28]~55_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|dataA[28]~55_combout ),
	.datac(gnd),
	.datad(\my_processor|dataA[27]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~44 .lut_mask = 16'hEE44;
defparam \my_processor|ALUOper|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N20
cycloneive_lcell_comb \my_processor|data_writeReg[28]~72 (
// Equation(s):
// \my_processor|data_writeReg[28]~72_combout  = (\my_processor|ALUOper|ShiftLeft0~69_combout  & ((\my_processor|data_writeReg[2]~61_combout  & (\my_processor|ALUOper|ShiftLeft0~47_combout )) # (!\my_processor|data_writeReg[2]~61_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~44_combout ))))) # (!\my_processor|ALUOper|ShiftLeft0~69_combout  & (\my_processor|data_writeReg[2]~61_combout ))

	.dataa(\my_processor|ALUOper|ShiftLeft0~69_combout ),
	.datab(\my_processor|data_writeReg[2]~61_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~47_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~72 .lut_mask = 16'hE6C4;
defparam \my_processor|data_writeReg[28]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N22
cycloneive_lcell_comb \my_processor|data_writeReg[28]~73 (
// Equation(s):
// \my_processor|data_writeReg[28]~73_combout  = (\my_processor|ALUOper|ShiftLeft0~69_combout  & (((\my_processor|data_writeReg[28]~72_combout )))) # (!\my_processor|ALUOper|ShiftLeft0~69_combout  & ((\my_processor|data_writeReg[28]~72_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~86_combout ))) # (!\my_processor|data_writeReg[28]~72_combout  & (\my_processor|ALUOper|ShiftLeft0~83_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~83_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~69_combout ),
	.datac(\my_processor|data_writeReg[28]~72_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~73 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[28]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~82 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~78_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftLeft0~81_combout )))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftLeft0~78_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~82 .lut_mask = 16'hCFC0;
defparam \my_processor|ALUOper|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N20
cycloneive_lcell_comb \my_processor|data_writeReg[28]~74 (
// Equation(s):
// \my_processor|data_writeReg[28]~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|ALUOper|ShiftLeft0~82_combout ) # (\my_processor|aulOper[0]~0_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_processor|data_writeReg[28]~73_combout  & ((!\my_processor|aulOper[0]~0_combout ))))

	.dataa(\my_processor|data_writeReg[28]~73_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|ALUOper|ShiftLeft0~82_combout ),
	.datad(\my_processor|aulOper[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~74 .lut_mask = 16'hCCE2;
defparam \my_processor|data_writeReg[28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N18
cycloneive_lcell_comb \my_processor|data_writeReg[28]~75 (
// Equation(s):
// \my_processor|data_writeReg[28]~75_combout  = (\my_processor|aulOper[0]~0_combout  & ((\my_processor|data_writeReg[28]~74_combout  & (\my_processor|dataA[31]~52_combout )) # (!\my_processor|data_writeReg[28]~74_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~10_combout ))))) # (!\my_processor|aulOper[0]~0_combout  & (((\my_processor|data_writeReg[28]~74_combout ))))

	.dataa(\my_processor|dataA[31]~52_combout ),
	.datab(\my_processor|aulOper[0]~0_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~10_combout ),
	.datad(\my_processor|data_writeReg[28]~74_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~75 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[28]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N4
cycloneive_lcell_comb \my_processor|data_writeReg[28]~77 (
// Equation(s):
// \my_processor|data_writeReg[28]~77_combout  = (\my_processor|data_writeReg[2]~60_combout  & (\my_processor|data_writeReg[28]~76_combout )) # (!\my_processor|data_writeReg[2]~60_combout  & ((\my_processor|data_writeReg[28]~76_combout  & 
// ((\my_processor|data_writeReg[28]~75_combout ))) # (!\my_processor|data_writeReg[28]~76_combout  & (\my_processor|ALUOper|Add1~56_combout ))))

	.dataa(\my_processor|data_writeReg[2]~60_combout ),
	.datab(\my_processor|data_writeReg[28]~76_combout ),
	.datac(\my_processor|ALUOper|Add1~56_combout ),
	.datad(\my_processor|data_writeReg[28]~75_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~77 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[28]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N30
cycloneive_lcell_comb \my_processor|data_writeReg[28]~78 (
// Equation(s):
// \my_processor|data_writeReg[28]~78_combout  = (\my_processor|data_writeReg[2]~70_combout  & ((\my_processor|ALUOper|Add0~56_combout ))) # (!\my_processor|data_writeReg[2]~70_combout  & (\my_processor|data_writeReg[28]~77_combout ))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[2]~70_combout ),
	.datac(\my_processor|data_writeReg[28]~77_combout ),
	.datad(\my_processor|ALUOper|Add0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~78 .lut_mask = 16'hFC30;
defparam \my_processor|data_writeReg[28]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N8
cycloneive_lcell_comb \my_processor|data_writeReg[28]~79 (
// Equation(s):
// \my_processor|data_writeReg[28]~79_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [28])) # (!\my_processor|checker|isLw~combout  & (((\my_processor|data_writeReg[28]~78_combout  & 
// !\my_processor|ctrl_writeReg[0]~0_combout ))))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|data_writeReg[28]~78_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~79 .lut_mask = 16'h88D8;
defparam \my_processor|data_writeReg[28]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N14
cycloneive_lcell_comb \my_processor|data_writeReg[28]~80 (
// Equation(s):
// \my_processor|data_writeReg[28]~80_combout  = (\my_processor|checker|isSw~0_combout ) # ((\my_processor|data_writeReg[28]~79_combout ) # ((!\my_processor|checker|isLw~combout  & !\my_processor|data_writeReg[31]~56_combout )))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_processor|data_writeReg[28]~79_combout ),
	.datad(\my_processor|data_writeReg[31]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~80 .lut_mask = 16'hFCFD;
defparam \my_processor|data_writeReg[28]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N3
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~89 (
// Equation(s):
// \my_regfile|data_readRegB[28]~89_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [28] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[27]~25_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [28] & 
// (\my_regfile|bcb|bitcheck[28]~24_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [28]),
	.datab(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~89 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[28]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~90 (
// Equation(s):
// \my_regfile|data_readRegB[28]~90_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [28] & (((\my_regfile|bcb|bitcheck[30]~26_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [28] & 
// (!\my_regfile|bcb|bitcheck[29]~27_combout  & ((\my_regfile|bcb|bitcheck[30]~26_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [28]),
	.datab(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.datac(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~90 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegB[28]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~91 (
// Equation(s):
// \my_regfile|data_readRegB[28]~91_combout  = (\my_regfile|data_readRegB[28]~89_combout  & (\my_regfile|data_readRegB[28]~90_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[28]~89_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [28]),
	.datac(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datad(\my_regfile|data_readRegB[28]~90_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~91 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegB[28]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~84 (
// Equation(s):
// \my_regfile|data_readRegB[28]~84_combout  = (\my_regfile|bcb|bitcheck[19]~14_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [28]) # (\my_regfile|bcb|bitcheck[18]~13_combout )))) # 
// (!\my_regfile|bcb|bitcheck[19]~14_combout  & (((\my_regfile|regWriteCheck_loop[18].dffei|q [28]) # (\my_regfile|bcb|bitcheck[18]~13_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [28]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~84 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[28]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~86 (
// Equation(s):
// \my_regfile|data_readRegB[28]~86_combout  = (\my_regfile|bcb|bitcheck[23]~20_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [28] & ((\my_regfile|bcb|bitcheck[24]~19_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [28])))) # 
// (!\my_regfile|bcb|bitcheck[23]~20_combout  & ((\my_regfile|bcb|bitcheck[24]~19_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [28]))))

	.dataa(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.datab(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~86 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[28]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~87 (
// Equation(s):
// \my_regfile|data_readRegB[28]~87_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [28])) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~87 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[28]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~85 (
// Equation(s):
// \my_regfile|data_readRegB[28]~85_combout  = (\my_regfile|bcb|bitcheck[20]~16_combout  & ((\my_regfile|bcb|bitcheck[22]~17_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [28])))) # (!\my_regfile|bcb|bitcheck[20]~16_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [28] & ((\my_regfile|bcb|bitcheck[22]~17_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [28]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datab(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~85 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[28]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~88 (
// Equation(s):
// \my_regfile|data_readRegB[28]~88_combout  = (\my_regfile|data_readRegB[28]~84_combout  & (\my_regfile|data_readRegB[28]~86_combout  & (\my_regfile|data_readRegB[28]~87_combout  & \my_regfile|data_readRegB[28]~85_combout )))

	.dataa(\my_regfile|data_readRegB[28]~84_combout ),
	.datab(\my_regfile|data_readRegB[28]~86_combout ),
	.datac(\my_regfile|data_readRegB[28]~87_combout ),
	.datad(\my_regfile|data_readRegB[28]~85_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~88 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~77 (
// Equation(s):
// \my_regfile|data_readRegB[28]~77_combout  = (\my_regfile|bcb|bitcheck[8]~36_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [28])) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))) # (!\my_regfile|bcb|bitcheck[8]~36_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datab(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~77 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegB[28]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~74 (
// Equation(s):
// \my_regfile|data_readRegB[28]~74_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # (((\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [28])) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~74 .lut_mask = 16'hEAFF;
defparam \my_regfile|data_readRegB[28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~75 (
// Equation(s):
// \my_regfile|data_readRegB[28]~75_combout  = (\my_regfile|data_readRegB[28]~74_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[3]~31_combout )))

	.dataa(\my_regfile|bcb|bitcheck[3]~31_combout ),
	.datab(gnd),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [28]),
	.datad(\my_regfile|data_readRegB[28]~74_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~75 .lut_mask = 16'hF500;
defparam \my_regfile|data_readRegB[28]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~71 (
// Equation(s):
// \my_regfile|data_readRegB[28]~71_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [28]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [28]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~71 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegB[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~72 (
// Equation(s):
// \my_regfile|data_readRegB[28]~72_combout  = (((\my_processor|ctrl_readRegB[3]~3_combout ) # (\my_regfile|regWriteCheck_loop[21].dffei|q [28])) # (!\my_regfile|bcb|bitcheck[5]~8_combout )) # (!\my_processor|ctrl_readRegB[4]~5_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~8_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~72 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegB[28]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~73 (
// Equation(s):
// \my_regfile|data_readRegB[28]~73_combout  = (\my_regfile|data_readRegB[28]~71_combout  & (\my_regfile|data_readRegB[28]~72_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[5]~39_combout ))))

	.dataa(\my_regfile|data_readRegB[28]~71_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~39_combout ),
	.datac(\my_regfile|data_readRegB[28]~72_combout ),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~73 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegB[28]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~76 (
// Equation(s):
// \my_regfile|data_readRegB[28]~76_combout  = (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [28])))) # (!\my_regfile|bcb|bitcheck[4]~34_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [28] & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [28]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datab(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~76 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[28]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~78 (
// Equation(s):
// \my_regfile|data_readRegB[28]~78_combout  = (\my_regfile|data_readRegB[28]~77_combout  & (\my_regfile|data_readRegB[28]~75_combout  & (\my_regfile|data_readRegB[28]~73_combout  & \my_regfile|data_readRegB[28]~76_combout )))

	.dataa(\my_regfile|data_readRegB[28]~77_combout ),
	.datab(\my_regfile|data_readRegB[28]~75_combout ),
	.datac(\my_regfile|data_readRegB[28]~73_combout ),
	.datad(\my_regfile|data_readRegB[28]~76_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~78 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~82 (
// Equation(s):
// \my_regfile|data_readRegB[28]~82_combout  = (\my_regfile|bcb|bitcheck[15]~12_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [28] & ((\my_regfile|bcb|bitcheck[16]~11_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [28])))) # 
// (!\my_regfile|bcb|bitcheck[15]~12_combout  & ((\my_regfile|bcb|bitcheck[16]~11_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [28]))))

	.dataa(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datab(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~82 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[28]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~79 (
// Equation(s):
// \my_regfile|data_readRegB[28]~79_combout  = (\my_regfile|bcb|bitcheck[9]~3_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [28] & ((\my_regfile|bcb|bitcheck[10]~1_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [28])))) # 
// (!\my_regfile|bcb|bitcheck[9]~3_combout  & (((\my_regfile|bcb|bitcheck[10]~1_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [28]))))

	.dataa(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [28]),
	.datac(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~79 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[28]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~80 (
// Equation(s):
// \my_regfile|data_readRegB[28]~80_combout  = (\my_regfile|bcb|bitcheck[12]~5_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [28]) # ((!\my_regfile|bcb|bitcheck[11]~6_combout )))) # (!\my_regfile|bcb|bitcheck[12]~5_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [28]),
	.datac(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~80 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegB[28]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~81 (
// Equation(s):
// \my_regfile|data_readRegB[28]~81_combout  = (\my_regfile|bcb|bitcheck[14]~7_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [28])) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))) # (!\my_regfile|bcb|bitcheck[14]~7_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datab(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~81 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[28]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~83 (
// Equation(s):
// \my_regfile|data_readRegB[28]~83_combout  = (\my_regfile|data_readRegB[28]~82_combout  & (\my_regfile|data_readRegB[28]~79_combout  & (\my_regfile|data_readRegB[28]~80_combout  & \my_regfile|data_readRegB[28]~81_combout )))

	.dataa(\my_regfile|data_readRegB[28]~82_combout ),
	.datab(\my_regfile|data_readRegB[28]~79_combout ),
	.datac(\my_regfile|data_readRegB[28]~80_combout ),
	.datad(\my_regfile|data_readRegB[28]~81_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~83 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~92 (
// Equation(s):
// \my_regfile|data_readRegB[28]~92_combout  = (\my_regfile|data_readRegB[28]~91_combout  & (\my_regfile|data_readRegB[28]~88_combout  & (\my_regfile|data_readRegB[28]~78_combout  & \my_regfile|data_readRegB[28]~83_combout )))

	.dataa(\my_regfile|data_readRegB[28]~91_combout ),
	.datab(\my_regfile|data_readRegB[28]~88_combout ),
	.datac(\my_regfile|data_readRegB[28]~78_combout ),
	.datad(\my_regfile|data_readRegB[28]~83_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~92 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~91 (
// Equation(s):
// \my_regfile|data_readRegA[28]~91_combout  = (\my_regfile|data_readRegA[28]~87_combout  & (\my_regfile|data_readRegA[28]~90_combout  & \my_regfile|data_readRegA[28]~82_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[28]~87_combout ),
	.datac(\my_regfile|data_readRegA[28]~90_combout ),
	.datad(\my_regfile|data_readRegA[28]~82_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~91 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[28]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N18
cycloneive_lcell_comb \my_processor|dataA[28]~93 (
// Equation(s):
// \my_processor|dataA[28]~93_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[28]~91_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegA[28]~91_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[28]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[28]~93 .lut_mask = 16'h0F01;
defparam \my_processor|dataA[28]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N10
cycloneive_lcell_comb \my_processor|dataA[28]~55 (
// Equation(s):
// \my_processor|dataA[28]~55_combout  = (\my_processor|dataA[28]~93_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[28]~92_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[28]~92_combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|dataA[28]~93_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[28]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[28]~55 .lut_mask = 16'hFFB0;
defparam \my_processor|dataA[28]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~14 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[28]~55_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[26]~57_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[26]~57_combout ),
	.datad(\my_processor|dataA[28]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~14 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~15 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~11_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~14_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~14_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~15 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~16 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~15_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~2_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~16 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~17 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~52_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~16_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|dataA[31]~52_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~17 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N12
cycloneive_lcell_comb \my_processor|aulOper[2]~2 (
// Equation(s):
// \my_processor|aulOper[2]~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|checker|isAddi~0_combout )))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|aulOper[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aulOper[2]~2 .lut_mask = 16'hDD00;
defparam \my_processor|aulOper[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N30
cycloneive_lcell_comb \my_processor|data_writeReg[2]~86 (
// Equation(s):
// \my_processor|data_writeReg[2]~86_combout  = (\my_processor|aulOper[2]~2_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_processor|aulOper[0]~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|aulOper[0]~0_combout ),
	.datad(\my_processor|aulOper[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~86 .lut_mask = 16'hCF00;
defparam \my_processor|data_writeReg[2]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~93 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~93_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~33_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [9]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|ALUOper|ShiftLeft0~92_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~33_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~93 .lut_mask = 16'h2F20;
defparam \my_processor|ALUOper|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~46 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[23]~60_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & ((\my_processor|dataA[24]~59_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[23]~60_combout ),
	.datad(\my_processor|dataA[24]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~46 .lut_mask = 16'hC480;
defparam \my_processor|ALUOper|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~48 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~48_combout  = (\my_processor|ALUOper|ShiftLeft0~46_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|ALUOper|ShiftLeft0~47_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|ALUOper|ShiftLeft0~47_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~48 .lut_mask = 16'hFF30;
defparam \my_processor|ALUOper|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N16
cycloneive_lcell_comb \my_processor|data_writeReg[4]~83 (
// Equation(s):
// \my_processor|data_writeReg[4]~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~83 .lut_mask = 16'hFF22;
defparam \my_processor|data_writeReg[4]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N2
cycloneive_lcell_comb \my_processor|data_writeReg[26]~94 (
// Equation(s):
// \my_processor|data_writeReg[26]~94_combout  = (\my_processor|data_writeReg[1]~21_combout  & ((\my_processor|data_writeReg[4]~83_combout  & ((\my_processor|ALUOper|ShiftLeft0~53_combout ))) # (!\my_processor|data_writeReg[4]~83_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~48_combout )))) # (!\my_processor|data_writeReg[1]~21_combout  & (((\my_processor|data_writeReg[4]~83_combout ))))

	.dataa(\my_processor|data_writeReg[1]~21_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~48_combout ),
	.datac(\my_processor|data_writeReg[4]~83_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~94 .lut_mask = 16'hF858;
defparam \my_processor|data_writeReg[26]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N8
cycloneive_lcell_comb \my_processor|data_writeReg[26]~95 (
// Equation(s):
// \my_processor|data_writeReg[26]~95_combout  = (\my_processor|data_writeReg[1]~21_combout  & (((\my_processor|data_writeReg[26]~94_combout )))) # (!\my_processor|data_writeReg[1]~21_combout  & ((\my_processor|data_writeReg[26]~94_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~93_combout )) # (!\my_processor|data_writeReg[26]~94_combout  & ((\my_processor|ALUOper|ShiftLeft0~91_combout )))))

	.dataa(\my_processor|data_writeReg[1]~21_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~93_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~91_combout ),
	.datad(\my_processor|data_writeReg[26]~94_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~95 .lut_mask = 16'hEE50;
defparam \my_processor|data_writeReg[26]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N6
cycloneive_lcell_comb \my_processor|data_writeReg[26]~96 (
// Equation(s):
// \my_processor|data_writeReg[26]~96_combout  = (\my_processor|data_writeReg[2]~86_combout  & ((\my_processor|data_writeReg[2]~87_combout ) # ((\my_processor|data_writeReg[26]~95_combout )))) # (!\my_processor|data_writeReg[2]~86_combout  & 
// (!\my_processor|data_writeReg[2]~87_combout  & ((\my_processor|ALUOper|Add1~52_combout ))))

	.dataa(\my_processor|data_writeReg[2]~86_combout ),
	.datab(\my_processor|data_writeReg[2]~87_combout ),
	.datac(\my_processor|data_writeReg[26]~95_combout ),
	.datad(\my_processor|ALUOper|Add1~52_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~96 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[26]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N28
cycloneive_lcell_comb \my_processor|data_writeReg[26]~97 (
// Equation(s):
// \my_processor|data_writeReg[26]~97_combout  = (\my_processor|data_writeReg[2]~87_combout  & ((\my_processor|data_writeReg[26]~96_combout  & (\my_processor|dataA[31]~52_combout )) # (!\my_processor|data_writeReg[26]~96_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~17_combout ))))) # (!\my_processor|data_writeReg[2]~87_combout  & (((\my_processor|data_writeReg[26]~96_combout ))))

	.dataa(\my_processor|dataA[31]~52_combout ),
	.datab(\my_processor|data_writeReg[2]~87_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~17_combout ),
	.datad(\my_processor|data_writeReg[26]~96_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~97 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[26]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N10
cycloneive_lcell_comb \my_processor|data_writeReg[26]~99 (
// Equation(s):
// \my_processor|data_writeReg[26]~99_combout  = (\my_processor|data_writeReg[26]~98_combout  & ((\my_processor|ALUOper|Add0~52_combout ) # ((\my_processor|data_writeReg[2]~81_combout )))) # (!\my_processor|data_writeReg[26]~98_combout  & 
// (((!\my_processor|data_writeReg[2]~81_combout  & \my_processor|data_writeReg[26]~97_combout ))))

	.dataa(\my_processor|ALUOper|Add0~52_combout ),
	.datab(\my_processor|data_writeReg[26]~98_combout ),
	.datac(\my_processor|data_writeReg[2]~81_combout ),
	.datad(\my_processor|data_writeReg[26]~97_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~99 .lut_mask = 16'hCBC8;
defparam \my_processor|data_writeReg[26]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N12
cycloneive_lcell_comb \my_processor|data_writeReg[26]~100 (
// Equation(s):
// \my_processor|data_writeReg[26]~100_combout  = (\my_processor|checker|isLw~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [26]) # ((\my_processor|data_writeReg[2]~304_combout  & \my_processor|data_writeReg[26]~99_combout )))) # 
// (!\my_processor|checker|isLw~combout  & (((\my_processor|data_writeReg[2]~304_combout  & \my_processor|data_writeReg[26]~99_combout ))))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_processor|data_writeReg[2]~304_combout ),
	.datad(\my_processor|data_writeReg[26]~99_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~100 .lut_mask = 16'hF888;
defparam \my_processor|data_writeReg[26]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N26
cycloneive_lcell_comb \my_processor|data_writeReg[26]~101 (
// Equation(s):
// \my_processor|data_writeReg[26]~101_combout  = (\my_processor|data_writeReg[26]~100_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(\my_processor|data_writeReg[26]~100_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~303_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~101 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[26]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N9
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~101_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~130 (
// Equation(s):
// \my_regfile|data_readRegA[26]~130_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [26]) # ((!\my_regfile|bca|bitcheck[27]~38_combout )))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [26]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~130 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[26]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~131 (
// Equation(s):
// \my_regfile|data_readRegA[26]~131_combout  = (\my_regfile|bca|bitcheck[29]~40_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [26] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [26])))) # 
// (!\my_regfile|bca|bitcheck[29]~40_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [26]))))

	.dataa(\my_regfile|bca|bitcheck[29]~40_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~131 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[26]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~132 (
// Equation(s):
// \my_regfile|data_readRegA[26]~132_combout  = (\my_regfile|data_readRegA[26]~130_combout  & (\my_regfile|data_readRegA[26]~131_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [26]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|data_readRegA[26]~130_combout ),
	.datab(\my_regfile|data_readRegA[26]~131_combout ),
	.datac(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~132 .lut_mask = 16'h8808;
defparam \my_regfile|data_readRegA[26]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N10
cycloneive_lcell_comb \my_processor|data[26]~58 (
// Equation(s):
// \my_processor|data[26]~58_combout  = ((\my_regfile|data_readRegA[26]~132_combout  & (\my_regfile|data_readRegA[26]~129_combout  & \my_regfile|data_readRegA[26]~124_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[26]~132_combout ),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(\my_regfile|data_readRegA[26]~129_combout ),
	.datad(\my_regfile|data_readRegA[26]~124_combout ),
	.cin(gnd),
	.combout(\my_processor|data[26]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[26]~58 .lut_mask = 16'hB333;
defparam \my_processor|data[26]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~13 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|dataA[31]~52_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|dataA[31]~52_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|ALUOper|ShiftRight0~12_combout ),
	.datac(\my_processor|dataA[31]~52_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~13 .lut_mask = 16'hF0E4;
defparam \my_processor|ALUOper|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N14
cycloneive_lcell_comb \my_processor|data_writeReg[27]~88 (
// Equation(s):
// \my_processor|data_writeReg[27]~88_combout  = (\my_processor|data_writeReg[2]~86_combout  & (\my_processor|data_writeReg[2]~87_combout )) # (!\my_processor|data_writeReg[2]~86_combout  & ((\my_processor|data_writeReg[2]~87_combout  & 
// (\my_processor|ALUOper|ShiftRight0~13_combout )) # (!\my_processor|data_writeReg[2]~87_combout  & ((\my_processor|ALUOper|Add1~54_combout )))))

	.dataa(\my_processor|data_writeReg[2]~86_combout ),
	.datab(\my_processor|data_writeReg[2]~87_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~13_combout ),
	.datad(\my_processor|ALUOper|Add1~54_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~88 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[27]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~16 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~14_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~15_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~15_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~16 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~7 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[24]~59_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & (\my_processor|dataA[25]~58_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[25]~58_combout ),
	.datad(\my_processor|dataA[24]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~7 .lut_mask = 16'hC840;
defparam \my_processor|ALUOper|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~9 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~9_combout  = (\my_processor|ALUOper|ShiftLeft0~7_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|ALUOper|ShiftLeft0~8_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|ALUOper|ShiftLeft0~7_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~9 .lut_mask = 16'hF3F0;
defparam \my_processor|ALUOper|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N26
cycloneive_lcell_comb \my_processor|data_writeReg[27]~84 (
// Equation(s):
// \my_processor|data_writeReg[27]~84_combout  = (\my_processor|data_writeReg[4]~83_combout  & (((!\my_processor|data_writeReg[1]~21_combout )))) # (!\my_processor|data_writeReg[4]~83_combout  & ((\my_processor|data_writeReg[1]~21_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~9_combout )) # (!\my_processor|data_writeReg[1]~21_combout  & ((\my_processor|ALUOper|ShiftLeft0~87_combout )))))

	.dataa(\my_processor|data_writeReg[4]~83_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~9_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~87_combout ),
	.datad(\my_processor|data_writeReg[1]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~84 .lut_mask = 16'h44FA;
defparam \my_processor|data_writeReg[27]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~90 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~89_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [9])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|ALUOper|ShiftLeft0~88_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|ALUOper|ShiftLeft0~89_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~88_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~90 .lut_mask = 16'h50D8;
defparam \my_processor|ALUOper|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N20
cycloneive_lcell_comb \my_processor|data_writeReg[27]~85 (
// Equation(s):
// \my_processor|data_writeReg[27]~85_combout  = (\my_processor|data_writeReg[4]~83_combout  & ((\my_processor|data_writeReg[27]~84_combout  & ((\my_processor|ALUOper|ShiftLeft0~90_combout ))) # (!\my_processor|data_writeReg[27]~84_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~16_combout )))) # (!\my_processor|data_writeReg[4]~83_combout  & (((\my_processor|data_writeReg[27]~84_combout ))))

	.dataa(\my_processor|data_writeReg[4]~83_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~16_combout ),
	.datac(\my_processor|data_writeReg[27]~84_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~85 .lut_mask = 16'hF858;
defparam \my_processor|data_writeReg[27]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N0
cycloneive_lcell_comb \my_processor|data_writeReg[27]~89 (
// Equation(s):
// \my_processor|data_writeReg[27]~89_combout  = (\my_processor|data_writeReg[2]~86_combout  & ((\my_processor|data_writeReg[27]~88_combout  & (\my_processor|dataA[31]~52_combout )) # (!\my_processor|data_writeReg[27]~88_combout  & 
// ((\my_processor|data_writeReg[27]~85_combout ))))) # (!\my_processor|data_writeReg[2]~86_combout  & (((\my_processor|data_writeReg[27]~88_combout ))))

	.dataa(\my_processor|data_writeReg[2]~86_combout ),
	.datab(\my_processor|dataA[31]~52_combout ),
	.datac(\my_processor|data_writeReg[27]~88_combout ),
	.datad(\my_processor|data_writeReg[27]~85_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~89 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[27]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N2
cycloneive_lcell_comb \my_processor|data_writeReg[27]~90 (
// Equation(s):
// \my_processor|data_writeReg[27]~90_combout  = (\my_processor|data_writeReg[2]~81_combout  & (\my_processor|data_writeReg[2]~82_combout )) # (!\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|data_writeReg[2]~82_combout  & 
// (\my_processor|ALUOper|Add0~54_combout )) # (!\my_processor|data_writeReg[2]~82_combout  & ((\my_processor|data_writeReg[27]~89_combout )))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|data_writeReg[2]~82_combout ),
	.datac(\my_processor|ALUOper|Add0~54_combout ),
	.datad(\my_processor|data_writeReg[27]~89_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~90 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[27]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N28
cycloneive_lcell_comb \my_processor|data_writeReg[27]~91 (
// Equation(s):
// \my_processor|data_writeReg[27]~91_combout  = (\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|dataA[27]~56_combout  & ((\my_processor|dataB[27]~4_combout ) # (\my_processor|data_writeReg[27]~90_combout ))) # 
// (!\my_processor|dataA[27]~56_combout  & (\my_processor|dataB[27]~4_combout  & \my_processor|data_writeReg[27]~90_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[27]~90_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|dataA[27]~56_combout ),
	.datac(\my_processor|dataB[27]~4_combout ),
	.datad(\my_processor|data_writeReg[27]~90_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~91 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[27]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N6
cycloneive_lcell_comb \my_processor|data_writeReg[27]~92 (
// Equation(s):
// \my_processor|data_writeReg[27]~92_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [27])) # (!\my_processor|checker|isLw~combout  & (((!\my_processor|ctrl_writeReg[0]~0_combout  & 
// \my_processor|data_writeReg[27]~91_combout ))))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datad(\my_processor|data_writeReg[27]~91_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~92 .lut_mask = 16'h8D88;
defparam \my_processor|data_writeReg[27]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N4
cycloneive_lcell_comb \my_processor|data_writeReg[27]~93 (
// Equation(s):
// \my_processor|data_writeReg[27]~93_combout  = (\my_processor|checker|isSw~0_combout ) # ((\my_processor|data_writeReg[27]~92_combout ) # ((!\my_processor|checker|isLw~combout  & !\my_processor|data_writeReg[31]~56_combout )))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_processor|data_writeReg[31]~56_combout ),
	.datad(\my_processor|data_writeReg[27]~92_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~93 .lut_mask = 16'hFFCD;
defparam \my_processor|data_writeReg[27]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[23].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[23].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[27]~93_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[23].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[27]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N23
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[23].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~107 (
// Equation(s):
// \my_regfile|data_readRegB[27]~107_combout  = (\my_regfile|bcb|bitcheck[23]~20_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [27] & ((\my_regfile|bcb|bitcheck[24]~19_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [27])))) # 
// (!\my_regfile|bcb|bitcheck[23]~20_combout  & ((\my_regfile|bcb|bitcheck[24]~19_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [27]))))

	.dataa(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.datab(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~107 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[27]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~106 (
// Equation(s):
// \my_regfile|data_readRegB[27]~106_combout  = (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [27])))) # (!\my_regfile|bcb|bitcheck[22]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [27] & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [27]))))

	.dataa(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datab(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~106 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[27]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~108 (
// Equation(s):
// \my_regfile|data_readRegB[27]~108_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [27])) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~108 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[27]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~105 (
// Equation(s):
// \my_regfile|data_readRegB[27]~105_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [27] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[19]~14_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [27] & 
// (\my_regfile|bcb|bitcheck[18]~13_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[19]~14_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [27]),
	.datab(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~105 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[27]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~109 (
// Equation(s):
// \my_regfile|data_readRegB[27]~109_combout  = (\my_regfile|data_readRegB[27]~107_combout  & (\my_regfile|data_readRegB[27]~106_combout  & (\my_regfile|data_readRegB[27]~108_combout  & \my_regfile|data_readRegB[27]~105_combout )))

	.dataa(\my_regfile|data_readRegB[27]~107_combout ),
	.datab(\my_regfile|data_readRegB[27]~106_combout ),
	.datac(\my_regfile|data_readRegB[27]~108_combout ),
	.datad(\my_regfile|data_readRegB[27]~105_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~109 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~98 (
// Equation(s):
// \my_regfile|data_readRegB[27]~98_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [27] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [27])) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [27] & 
// (\my_regfile|bcb|bitcheck[8]~36_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [27]),
	.datab(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~98 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[27]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~93 (
// Equation(s):
// \my_regfile|data_readRegB[27]~93_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [27]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [27]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~93 .lut_mask = 16'hFD75;
defparam \my_regfile|data_readRegB[27]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~95 (
// Equation(s):
// \my_regfile|data_readRegB[27]~95_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [27])) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [27]))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [27]),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~95 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[27]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~94 (
// Equation(s):
// \my_regfile|data_readRegB[27]~94_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [27]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [27]))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [27]),
	.datac(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~94 .lut_mask = 16'hEF4F;
defparam \my_regfile|data_readRegB[27]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~96 (
// Equation(s):
// \my_regfile|data_readRegB[27]~96_combout  = (\my_regfile|data_readRegB[27]~93_combout  & (\my_regfile|data_readRegB[27]~94_combout  & ((\my_regfile|data_readRegB[27]~95_combout ) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))))

	.dataa(\my_regfile|data_readRegB[27]~93_combout ),
	.datab(\my_regfile|data_readRegB[27]~95_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datad(\my_regfile|data_readRegB[27]~94_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~96 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegB[27]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~97 (
// Equation(s):
// \my_regfile|data_readRegB[27]~97_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [27] & ((\my_regfile|bcb|bitcheck[4]~34_combout ) # ((\my_regfile|regWriteCheck_loop[4].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [27] & 
// (\my_regfile|bcb|bitcheck[6]~35_combout  & ((\my_regfile|bcb|bitcheck[4]~34_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [27]),
	.datab(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~97 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[27]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~100 (
// Equation(s):
// \my_regfile|data_readRegB[27]~100_combout  = (\my_regfile|bcb|bitcheck[12]~5_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[11]~6_combout )))) # (!\my_regfile|bcb|bitcheck[12]~5_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~100 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[27]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~101 (
// Equation(s):
// \my_regfile|data_readRegB[27]~101_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [27] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [27])) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [27] & 
// (\my_regfile|bcb|bitcheck[14]~7_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [27]),
	.datab(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~101 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[27]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~99 (
// Equation(s):
// \my_regfile|data_readRegB[27]~99_combout  = (\my_regfile|bcb|bitcheck[9]~3_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [27] & ((\my_regfile|bcb|bitcheck[10]~1_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [27])))) # 
// (!\my_regfile|bcb|bitcheck[9]~3_combout  & ((\my_regfile|bcb|bitcheck[10]~1_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [27]))))

	.dataa(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datab(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~99 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[27]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~102 (
// Equation(s):
// \my_regfile|data_readRegB[27]~102_combout  = (\my_regfile|bcb|bitcheck[15]~12_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [27] & ((\my_regfile|bcb|bitcheck[16]~11_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [27])))) # 
// (!\my_regfile|bcb|bitcheck[15]~12_combout  & ((\my_regfile|bcb|bitcheck[16]~11_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [27]))))

	.dataa(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datab(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~102 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[27]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~103 (
// Equation(s):
// \my_regfile|data_readRegB[27]~103_combout  = (\my_regfile|data_readRegB[27]~100_combout  & (\my_regfile|data_readRegB[27]~101_combout  & (\my_regfile|data_readRegB[27]~99_combout  & \my_regfile|data_readRegB[27]~102_combout )))

	.dataa(\my_regfile|data_readRegB[27]~100_combout ),
	.datab(\my_regfile|data_readRegB[27]~101_combout ),
	.datac(\my_regfile|data_readRegB[27]~99_combout ),
	.datad(\my_regfile|data_readRegB[27]~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~103 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~104 (
// Equation(s):
// \my_regfile|data_readRegB[27]~104_combout  = (\my_regfile|data_readRegB[27]~98_combout  & (\my_regfile|data_readRegB[27]~96_combout  & (\my_regfile|data_readRegB[27]~97_combout  & \my_regfile|data_readRegB[27]~103_combout )))

	.dataa(\my_regfile|data_readRegB[27]~98_combout ),
	.datab(\my_regfile|data_readRegB[27]~96_combout ),
	.datac(\my_regfile|data_readRegB[27]~97_combout ),
	.datad(\my_regfile|data_readRegB[27]~103_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~104 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~111 (
// Equation(s):
// \my_regfile|data_readRegB[27]~111_combout  = (\my_regfile|bcb|bitcheck[30]~26_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|bcb|bitcheck[30]~26_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~111 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[27]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~110 (
// Equation(s):
// \my_regfile|data_readRegB[27]~110_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [27] & ((\my_regfile|bcb|bitcheck[28]~24_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [27] & 
// (!\my_regfile|bcb|bitcheck[27]~25_combout  & ((\my_regfile|bcb|bitcheck[28]~24_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [27]),
	.datab(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~110 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[27]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~112 (
// Equation(s):
// \my_regfile|data_readRegB[27]~112_combout  = (\my_regfile|data_readRegB[27]~111_combout  & (\my_regfile|data_readRegB[27]~110_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[27]~111_combout ),
	.datab(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datac(\my_regfile|data_readRegB[27]~110_combout ),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~112 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegB[27]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~113 (
// Equation(s):
// \my_regfile|data_readRegB[27]~113_combout  = (\my_regfile|data_readRegB[27]~109_combout  & (\my_regfile|data_readRegB[27]~104_combout  & \my_regfile|data_readRegB[27]~112_combout ))

	.dataa(\my_regfile|data_readRegB[27]~109_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[27]~104_combout ),
	.datad(\my_regfile|data_readRegB[27]~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~113 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[27]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~112 (
// Equation(s):
// \my_regfile|data_readRegA[27]~112_combout  = (\my_regfile|data_readRegA[27]~111_combout  & (\my_regfile|data_readRegA[27]~103_combout  & \my_regfile|data_readRegA[27]~108_combout ))

	.dataa(\my_regfile|data_readRegA[27]~111_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[27]~103_combout ),
	.datad(\my_regfile|data_readRegA[27]~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~112 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[27]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N2
cycloneive_lcell_comb \my_processor|dataA[27]~94 (
// Equation(s):
// \my_processor|dataA[27]~94_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[27]~112_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_regfile|data_readRegA[27]~112_combout ),
	.datad(\my_regfile|data_readRegA[31]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[27]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[27]~94 .lut_mask = 16'h5051;
defparam \my_processor|dataA[27]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N0
cycloneive_lcell_comb \my_processor|dataA[27]~56 (
// Equation(s):
// \my_processor|dataA[27]~56_combout  = (\my_processor|dataA[27]~94_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[27]~113_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[27]~113_combout ),
	.datac(\my_regfile|data_readRegB[31]~28_combout ),
	.datad(\my_processor|dataA[27]~94_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[27]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[27]~56 .lut_mask = 16'hFF8A;
defparam \my_processor|dataA[27]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~11 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[29]~54_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[27]~56_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[27]~56_combout ),
	.datad(\my_processor|dataA[29]~54_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~11 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~12 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~8_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~11_combout ))

	.dataa(\my_processor|ALUOper|ShiftRight0~11_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|ALUOper|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~12 .lut_mask = 16'hFA0A;
defparam \my_processor|ALUOper|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~28 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~12_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~27_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~12_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~28 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~29 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~52_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~28_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|dataA[31]~52_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~28_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~29 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~17 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~13_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~16_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~16_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~17 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N6
cycloneive_lcell_comb \my_processor|data_writeReg[23]~120 (
// Equation(s):
// \my_processor|data_writeReg[23]~120_combout  = (\my_processor|data_writeReg[17]~118_combout  & (\my_processor|data_writeReg[17]~119_combout )) # (!\my_processor|data_writeReg[17]~118_combout  & ((\my_processor|data_writeReg[17]~119_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~100_combout )) # (!\my_processor|data_writeReg[17]~119_combout  & ((\my_processor|ALUOper|ShiftLeft0~17_combout )))))

	.dataa(\my_processor|data_writeReg[17]~118_combout ),
	.datab(\my_processor|data_writeReg[17]~119_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~100_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~120 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[23]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N28
cycloneive_lcell_comb \my_processor|data_writeReg[23]~121 (
// Equation(s):
// \my_processor|data_writeReg[23]~121_combout  = (\my_processor|data_writeReg[17]~118_combout  & ((\my_processor|data_writeReg[23]~120_combout  & (\my_processor|ALUOper|ShiftRight0~29_combout )) # (!\my_processor|data_writeReg[23]~120_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~30_combout ))))) # (!\my_processor|data_writeReg[17]~118_combout  & (((\my_processor|data_writeReg[23]~120_combout ))))

	.dataa(\my_processor|data_writeReg[17]~118_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~29_combout ),
	.datac(\my_processor|data_writeReg[23]~120_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~121 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[23]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N26
cycloneive_lcell_comb \my_processor|data_writeReg[23]~122 (
// Equation(s):
// \my_processor|data_writeReg[23]~122_combout  = (\my_processor|data_writeReg[4]~66_combout  & ((\my_processor|data_writeReg[23]~121_combout ) # ((\my_processor|data_writeReg[2]~60_combout )))) # (!\my_processor|data_writeReg[4]~66_combout  & 
// (((\my_processor|ALUOper|Add1~46_combout  & !\my_processor|data_writeReg[2]~60_combout ))))

	.dataa(\my_processor|data_writeReg[4]~66_combout ),
	.datab(\my_processor|data_writeReg[23]~121_combout ),
	.datac(\my_processor|ALUOper|Add1~46_combout ),
	.datad(\my_processor|data_writeReg[2]~60_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~122 .lut_mask = 16'hAAD8;
defparam \my_processor|data_writeReg[23]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N4
cycloneive_lcell_comb \my_processor|data_writeReg[23]~123 (
// Equation(s):
// \my_processor|data_writeReg[23]~123_combout  = (\my_processor|dataB[23]~8_combout  & ((\my_processor|data_writeReg[23]~122_combout ) # ((\my_processor|dataA[23]~60_combout  & \my_processor|data_writeReg[2]~60_combout )))) # 
// (!\my_processor|dataB[23]~8_combout  & (\my_processor|data_writeReg[23]~122_combout  & ((\my_processor|dataA[23]~60_combout ) # (!\my_processor|data_writeReg[2]~60_combout ))))

	.dataa(\my_processor|dataB[23]~8_combout ),
	.datab(\my_processor|dataA[23]~60_combout ),
	.datac(\my_processor|data_writeReg[23]~122_combout ),
	.datad(\my_processor|data_writeReg[2]~60_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~123 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[23]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N30
cycloneive_lcell_comb \my_processor|ALUOper|Add0~46 (
// Equation(s):
// \my_processor|ALUOper|Add0~46_combout  = (\my_processor|dataB[23]~8_combout  & ((\my_processor|dataA[23]~60_combout  & (\my_processor|ALUOper|Add0~45  & VCC)) # (!\my_processor|dataA[23]~60_combout  & (!\my_processor|ALUOper|Add0~45 )))) # 
// (!\my_processor|dataB[23]~8_combout  & ((\my_processor|dataA[23]~60_combout  & (!\my_processor|ALUOper|Add0~45 )) # (!\my_processor|dataA[23]~60_combout  & ((\my_processor|ALUOper|Add0~45 ) # (GND)))))
// \my_processor|ALUOper|Add0~47  = CARRY((\my_processor|dataB[23]~8_combout  & (!\my_processor|dataA[23]~60_combout  & !\my_processor|ALUOper|Add0~45 )) # (!\my_processor|dataB[23]~8_combout  & ((!\my_processor|ALUOper|Add0~45 ) # 
// (!\my_processor|dataA[23]~60_combout ))))

	.dataa(\my_processor|dataB[23]~8_combout ),
	.datab(\my_processor|dataA[23]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~45 ),
	.combout(\my_processor|ALUOper|Add0~46_combout ),
	.cout(\my_processor|ALUOper|Add0~47 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~46 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N0
cycloneive_lcell_comb \my_processor|data_writeReg[23]~126 (
// Equation(s):
// \my_processor|data_writeReg[23]~126_combout  = (\my_processor|data_writeReg[17]~125_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [23]) # ((!\my_processor|data_writeReg[17]~306_combout )))) # (!\my_processor|data_writeReg[17]~125_combout  
// & (((\my_processor|ALUOper|Add0~46_combout  & \my_processor|data_writeReg[17]~306_combout ))))

	.dataa(\my_processor|data_writeReg[17]~125_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_processor|ALUOper|Add0~46_combout ),
	.datad(\my_processor|data_writeReg[17]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~126 .lut_mask = 16'hD8AA;
defparam \my_processor|data_writeReg[23]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N2
cycloneive_lcell_comb \my_processor|data_writeReg[23]~127 (
// Equation(s):
// \my_processor|data_writeReg[23]~127_combout  = (\my_processor|data_writeReg[29]~305_combout  & ((\my_processor|data_writeReg[23]~126_combout  & (\my_processor|dataA[31]~52_combout )) # (!\my_processor|data_writeReg[23]~126_combout  & 
// ((\my_processor|data_writeReg[23]~123_combout ))))) # (!\my_processor|data_writeReg[29]~305_combout  & (((\my_processor|data_writeReg[23]~126_combout ))))

	.dataa(\my_processor|dataA[31]~52_combout ),
	.datab(\my_processor|data_writeReg[23]~123_combout ),
	.datac(\my_processor|data_writeReg[29]~305_combout ),
	.datad(\my_processor|data_writeReg[23]~126_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~127 .lut_mask = 16'hAFC0;
defparam \my_processor|data_writeReg[23]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N14
cycloneive_lcell_comb \my_processor|data_writeReg[23]~128 (
// Equation(s):
// \my_processor|data_writeReg[23]~128_combout  = (\my_processor|data_writeReg[23]~127_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(\my_processor|data_writeReg[31]~303_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[23]~127_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~128 .lut_mask = 16'hFF55;
defparam \my_processor|data_writeReg[23]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N1
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~190 (
// Equation(s):
// \my_regfile|data_readRegB[23]~190_combout  = (\my_regfile|bcb|bitcheck[19]~14_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [23] & ((\my_regfile|bcb|bitcheck[18]~13_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [23])))) # 
// (!\my_regfile|bcb|bitcheck[19]~14_combout  & ((\my_regfile|bcb|bitcheck[18]~13_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [23]))))

	.dataa(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datab(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~190 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[23]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~193 (
// Equation(s):
// \my_regfile|data_readRegB[23]~193_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [23])) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~193 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[23]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~191 (
// Equation(s):
// \my_regfile|data_readRegB[23]~191_combout  = (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [23])))) # (!\my_regfile|bcb|bitcheck[22]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [23] & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [23]))))

	.dataa(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datab(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~191 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[23]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~192 (
// Equation(s):
// \my_regfile|data_readRegB[23]~192_combout  = (\my_regfile|bcb|bitcheck[24]~19_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [23])) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))) # (!\my_regfile|bcb|bitcheck[24]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datab(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~192 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[23]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~194 (
// Equation(s):
// \my_regfile|data_readRegB[23]~194_combout  = (\my_regfile|data_readRegB[23]~190_combout  & (\my_regfile|data_readRegB[23]~193_combout  & (\my_regfile|data_readRegB[23]~191_combout  & \my_regfile|data_readRegB[23]~192_combout )))

	.dataa(\my_regfile|data_readRegB[23]~190_combout ),
	.datab(\my_regfile|data_readRegB[23]~193_combout ),
	.datac(\my_regfile|data_readRegB[23]~191_combout ),
	.datad(\my_regfile|data_readRegB[23]~192_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~194 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~182 (
// Equation(s):
// \my_regfile|data_readRegB[23]~182_combout  = (\my_regfile|bcb|bitcheck[6]~35_combout  & (((\my_regfile|regWriteCheck_loop[4].dffei|q [23]) # (\my_regfile|bcb|bitcheck[4]~34_combout )))) # (!\my_regfile|bcb|bitcheck[6]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [23]) # (\my_regfile|bcb|bitcheck[4]~34_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [23]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~182 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[23]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~183 (
// Equation(s):
// \my_regfile|data_readRegB[23]~183_combout  = (\my_regfile|bcb|bitcheck[7]~37_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [23]) # (\my_regfile|bcb|bitcheck[8]~36_combout )))) # 
// (!\my_regfile|bcb|bitcheck[7]~37_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [23]) # ((\my_regfile|bcb|bitcheck[8]~36_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [23]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~183 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[23]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~184 (
// Equation(s):
// \my_regfile|data_readRegB[23]~184_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [23] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [23])) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [23] & 
// (\my_regfile|bcb|bitcheck[10]~1_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [23]),
	.datab(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~184 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[23]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~187 (
// Equation(s):
// \my_regfile|data_readRegB[23]~187_combout  = (\my_regfile|bcb|bitcheck[16]~11_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [23])) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))) # (!\my_regfile|bcb|bitcheck[16]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~187 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[23]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~186 (
// Equation(s):
// \my_regfile|data_readRegB[23]~186_combout  = (\my_regfile|bcb|bitcheck[14]~7_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[13]~9_combout )))) # (!\my_regfile|bcb|bitcheck[14]~7_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [23]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~186 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[23]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~185 (
// Equation(s):
// \my_regfile|data_readRegB[23]~185_combout  = (\my_regfile|bcb|bitcheck[12]~5_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[11]~6_combout )))) # (!\my_regfile|bcb|bitcheck[12]~5_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [23]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~185 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[23]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~188 (
// Equation(s):
// \my_regfile|data_readRegB[23]~188_combout  = (\my_regfile|data_readRegB[23]~184_combout  & (\my_regfile|data_readRegB[23]~187_combout  & (\my_regfile|data_readRegB[23]~186_combout  & \my_regfile|data_readRegB[23]~185_combout )))

	.dataa(\my_regfile|data_readRegB[23]~184_combout ),
	.datab(\my_regfile|data_readRegB[23]~187_combout ),
	.datac(\my_regfile|data_readRegB[23]~186_combout ),
	.datad(\my_regfile|data_readRegB[23]~185_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~188 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~180 (
// Equation(s):
// \my_regfile|data_readRegB[23]~180_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [23]) # (!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [23] & ((\my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [23]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [23]),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~180 .lut_mask = 16'hE4AA;
defparam \my_regfile|data_readRegB[23]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~179 (
// Equation(s):
// \my_regfile|data_readRegB[23]~179_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [23])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [23])))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~179 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegB[23]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~178 (
// Equation(s):
// \my_regfile|data_readRegB[23]~178_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [23]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [23]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [23]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~178 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegB[23]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~181 (
// Equation(s):
// \my_regfile|data_readRegB[23]~181_combout  = (\my_regfile|data_readRegB[23]~179_combout  & (\my_regfile|data_readRegB[23]~178_combout  & ((\my_regfile|data_readRegB[23]~180_combout ) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))))

	.dataa(\my_regfile|data_readRegB[23]~180_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datac(\my_regfile|data_readRegB[23]~179_combout ),
	.datad(\my_regfile|data_readRegB[23]~178_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~181 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[23]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~189 (
// Equation(s):
// \my_regfile|data_readRegB[23]~189_combout  = (\my_regfile|data_readRegB[23]~182_combout  & (\my_regfile|data_readRegB[23]~183_combout  & (\my_regfile|data_readRegB[23]~188_combout  & \my_regfile|data_readRegB[23]~181_combout )))

	.dataa(\my_regfile|data_readRegB[23]~182_combout ),
	.datab(\my_regfile|data_readRegB[23]~183_combout ),
	.datac(\my_regfile|data_readRegB[23]~188_combout ),
	.datad(\my_regfile|data_readRegB[23]~181_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~189 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~196 (
// Equation(s):
// \my_regfile|data_readRegB[23]~196_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [23] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [23] & 
// (\my_regfile|bcb|bitcheck[30]~26_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [23]),
	.datab(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~196 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[23]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~195 (
// Equation(s):
// \my_regfile|data_readRegB[23]~195_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [23] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[27]~25_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [23] & 
// (\my_regfile|bcb|bitcheck[28]~24_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [23]),
	.datab(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~195 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[23]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~197 (
// Equation(s):
// \my_regfile|data_readRegB[23]~197_combout  = (\my_regfile|data_readRegB[23]~196_combout  & (\my_regfile|data_readRegB[23]~195_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[23]~196_combout ),
	.datab(\my_regfile|data_readRegB[23]~195_combout ),
	.datac(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~197 .lut_mask = 16'h8808;
defparam \my_regfile|data_readRegB[23]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~198 (
// Equation(s):
// \my_regfile|data_readRegB[23]~198_combout  = (\my_regfile|data_readRegB[23]~194_combout  & (\my_regfile|data_readRegB[23]~189_combout  & \my_regfile|data_readRegB[23]~197_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[23]~194_combout ),
	.datac(\my_regfile|data_readRegB[23]~189_combout ),
	.datad(\my_regfile|data_readRegB[23]~197_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~198 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[23]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N20
cycloneive_lcell_comb \my_processor|dataB[23]~8 (
// Equation(s):
// \my_processor|dataB[23]~8_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[23]~198_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegB[23]~198_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[23]~8 .lut_mask = 16'hAFA3;
defparam \my_processor|dataB[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N0
cycloneive_lcell_comb \my_processor|ALUOper|Add0~48 (
// Equation(s):
// \my_processor|ALUOper|Add0~48_combout  = ((\my_processor|dataA[24]~59_combout  $ (\my_processor|dataB[24]~7_combout  $ (!\my_processor|ALUOper|Add0~47 )))) # (GND)
// \my_processor|ALUOper|Add0~49  = CARRY((\my_processor|dataA[24]~59_combout  & ((\my_processor|dataB[24]~7_combout ) # (!\my_processor|ALUOper|Add0~47 ))) # (!\my_processor|dataA[24]~59_combout  & (\my_processor|dataB[24]~7_combout  & 
// !\my_processor|ALUOper|Add0~47 )))

	.dataa(\my_processor|dataA[24]~59_combout ),
	.datab(\my_processor|dataB[24]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~47 ),
	.combout(\my_processor|ALUOper|Add0~48_combout ),
	.cout(\my_processor|ALUOper|Add0~49 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~48 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~21 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~52_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~20_combout )))

	.dataa(\my_processor|dataA[31]~52_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~21 .lut_mask = 16'hBB88;
defparam \my_processor|ALUOper|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N22
cycloneive_lcell_comb \my_processor|data_writeReg[25]~104 (
// Equation(s):
// \my_processor|data_writeReg[25]~104_combout  = (\my_processor|data_writeReg[2]~86_combout  & (\my_processor|data_writeReg[2]~87_combout )) # (!\my_processor|data_writeReg[2]~86_combout  & ((\my_processor|data_writeReg[2]~87_combout  & 
// (\my_processor|ALUOper|ShiftRight0~21_combout )) # (!\my_processor|data_writeReg[2]~87_combout  & ((\my_processor|ALUOper|Add1~50_combout )))))

	.dataa(\my_processor|data_writeReg[2]~86_combout ),
	.datab(\my_processor|data_writeReg[2]~87_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~21_combout ),
	.datad(\my_processor|ALUOper|Add1~50_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~104 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[25]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N26
cycloneive_lcell_comb \my_processor|data_writeReg[25]~102 (
// Equation(s):
// \my_processor|data_writeReg[25]~102_combout  = (\my_processor|data_writeReg[1]~21_combout  & (\my_processor|ALUOper|ShiftLeft0~68_combout  & (!\my_processor|data_writeReg[4]~83_combout ))) # (!\my_processor|data_writeReg[1]~21_combout  & 
// (((\my_processor|data_writeReg[4]~83_combout ) # (\my_processor|ALUOper|ShiftLeft0~94_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~68_combout ),
	.datab(\my_processor|data_writeReg[1]~21_combout ),
	.datac(\my_processor|data_writeReg[4]~83_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~94_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~102 .lut_mask = 16'h3B38;
defparam \my_processor|data_writeReg[25]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~96 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~96_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~56_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [9]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|ALUOper|ShiftLeft0~95_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~56_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~96 .lut_mask = 16'h2F20;
defparam \my_processor|ALUOper|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N12
cycloneive_lcell_comb \my_processor|data_writeReg[25]~103 (
// Equation(s):
// \my_processor|data_writeReg[25]~103_combout  = (\my_processor|data_writeReg[4]~83_combout  & ((\my_processor|data_writeReg[25]~102_combout  & ((\my_processor|ALUOper|ShiftLeft0~96_combout ))) # (!\my_processor|data_writeReg[25]~102_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~73_combout )))) # (!\my_processor|data_writeReg[4]~83_combout  & (((\my_processor|data_writeReg[25]~102_combout ))))

	.dataa(\my_processor|data_writeReg[4]~83_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~73_combout ),
	.datac(\my_processor|data_writeReg[25]~102_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~96_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~103 .lut_mask = 16'hF858;
defparam \my_processor|data_writeReg[25]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N0
cycloneive_lcell_comb \my_processor|data_writeReg[25]~105 (
// Equation(s):
// \my_processor|data_writeReg[25]~105_combout  = (\my_processor|data_writeReg[2]~86_combout  & ((\my_processor|data_writeReg[25]~104_combout  & (\my_processor|dataA[31]~52_combout )) # (!\my_processor|data_writeReg[25]~104_combout  & 
// ((\my_processor|data_writeReg[25]~103_combout ))))) # (!\my_processor|data_writeReg[2]~86_combout  & (((\my_processor|data_writeReg[25]~104_combout ))))

	.dataa(\my_processor|data_writeReg[2]~86_combout ),
	.datab(\my_processor|dataA[31]~52_combout ),
	.datac(\my_processor|data_writeReg[25]~104_combout ),
	.datad(\my_processor|data_writeReg[25]~103_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~105 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[25]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N2
cycloneive_lcell_comb \my_processor|data_writeReg[25]~106 (
// Equation(s):
// \my_processor|data_writeReg[25]~106_combout  = (\my_processor|data_writeReg[2]~81_combout  & (\my_processor|data_writeReg[2]~82_combout )) # (!\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|data_writeReg[2]~82_combout  & 
// (\my_processor|ALUOper|Add0~50_combout )) # (!\my_processor|data_writeReg[2]~82_combout  & ((\my_processor|data_writeReg[25]~105_combout )))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|data_writeReg[2]~82_combout ),
	.datac(\my_processor|ALUOper|Add0~50_combout ),
	.datad(\my_processor|data_writeReg[25]~105_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~106 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[25]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N16
cycloneive_lcell_comb \my_processor|data_writeReg[25]~107 (
// Equation(s):
// \my_processor|data_writeReg[25]~107_combout  = (\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|dataB[25]~6_combout  & ((\my_processor|dataA[25]~58_combout ) # (\my_processor|data_writeReg[25]~106_combout ))) # 
// (!\my_processor|dataB[25]~6_combout  & (\my_processor|dataA[25]~58_combout  & \my_processor|data_writeReg[25]~106_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[25]~106_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|dataB[25]~6_combout ),
	.datac(\my_processor|dataA[25]~58_combout ),
	.datad(\my_processor|data_writeReg[25]~106_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~107 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[25]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N10
cycloneive_lcell_comb \my_processor|data_writeReg[25]~108 (
// Equation(s):
// \my_processor|data_writeReg[25]~108_combout  = (\my_processor|checker|isLw~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [25])))) # (!\my_processor|checker|isLw~combout  & (!\my_processor|ctrl_writeReg[0]~0_combout  & 
// ((\my_processor|data_writeReg[25]~107_combout ))))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_processor|data_writeReg[25]~107_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~108 .lut_mask = 16'hB1A0;
defparam \my_processor|data_writeReg[25]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N4
cycloneive_lcell_comb \my_processor|data_writeReg[25]~109 (
// Equation(s):
// \my_processor|data_writeReg[25]~109_combout  = (\my_processor|checker|isSw~0_combout ) # ((\my_processor|data_writeReg[25]~108_combout ) # ((!\my_processor|checker|isLw~combout  & !\my_processor|data_writeReg[31]~56_combout )))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_processor|data_writeReg[31]~56_combout ),
	.datad(\my_processor|data_writeReg[25]~108_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~109 .lut_mask = 16'hFFCD;
defparam \my_processor|data_writeReg[25]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N5
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[25]~109_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~151 (
// Equation(s):
// \my_regfile|data_readRegA[25]~151_combout  = (\my_regfile|bca|bitcheck[27]~38_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [25] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [25])))) # 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [25]))))

	.dataa(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~151 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[25]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~152 (
// Equation(s):
// \my_regfile|data_readRegA[25]~152_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [25])) # (!\my_regfile|bca|bitcheck[29]~40_combout ))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [25]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|bca|bitcheck[29]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~152 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[25]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~153 (
// Equation(s):
// \my_regfile|data_readRegA[25]~153_combout  = (\my_regfile|data_readRegA[25]~151_combout  & (\my_regfile|data_readRegA[25]~152_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [25]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [25]),
	.datab(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datac(\my_regfile|data_readRegA[25]~151_combout ),
	.datad(\my_regfile|data_readRegA[25]~152_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~153 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[25]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N18
cycloneive_lcell_comb \my_processor|data[25]~57 (
// Equation(s):
// \my_processor|data[25]~57_combout  = ((\my_regfile|data_readRegA[25]~153_combout  & (\my_regfile|data_readRegA[25]~150_combout  & \my_regfile|data_readRegA[25]~145_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(\my_regfile|data_readRegA[25]~153_combout ),
	.datac(\my_regfile|data_readRegA[25]~150_combout ),
	.datad(\my_regfile|data_readRegA[25]~145_combout ),
	.cin(gnd),
	.combout(\my_processor|data[25]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[25]~57 .lut_mask = 16'hD555;
defparam \my_processor|data[25]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N16
cycloneive_lcell_comb \my_processor|data_writeReg[24]~114 (
// Equation(s):
// \my_processor|data_writeReg[24]~114_combout  = (\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|data_writeReg[2]~82_combout  & ((\my_processor|dataB[24]~7_combout ) # (\my_processor|dataA[24]~59_combout ))) # 
// (!\my_processor|data_writeReg[2]~82_combout  & (\my_processor|dataB[24]~7_combout  & \my_processor|dataA[24]~59_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & (\my_processor|data_writeReg[2]~82_combout ))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|data_writeReg[2]~82_combout ),
	.datac(\my_processor|dataB[24]~7_combout ),
	.datad(\my_processor|dataA[24]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~114 .lut_mask = 16'hECC4;
defparam \my_processor|data_writeReg[24]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~99 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~99_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[0]~89_combout  & (\my_processor|ALUOper|ShiftLeft0~6_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (((\my_processor|ALUOper|ShiftLeft0~98_combout ))))

	.dataa(\my_processor|dataA[0]~89_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftLeft0~6_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~98_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~99 .lut_mask = 16'hB380;
defparam \my_processor|ALUOper|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N20
cycloneive_lcell_comb \my_processor|data_writeReg[24]~110 (
// Equation(s):
// \my_processor|data_writeReg[24]~110_combout  = (\my_processor|data_writeReg[1]~21_combout  & ((\my_processor|data_writeReg[4]~83_combout  & ((\my_processor|ALUOper|ShiftLeft0~85_combout ))) # (!\my_processor|data_writeReg[4]~83_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~83_combout )))) # (!\my_processor|data_writeReg[1]~21_combout  & (\my_processor|data_writeReg[4]~83_combout ))

	.dataa(\my_processor|data_writeReg[1]~21_combout ),
	.datab(\my_processor|data_writeReg[4]~83_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~83_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~110 .lut_mask = 16'hEC64;
defparam \my_processor|data_writeReg[24]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N14
cycloneive_lcell_comb \my_processor|data_writeReg[24]~111 (
// Equation(s):
// \my_processor|data_writeReg[24]~111_combout  = (\my_processor|data_writeReg[1]~21_combout  & (((\my_processor|data_writeReg[24]~110_combout )))) # (!\my_processor|data_writeReg[1]~21_combout  & ((\my_processor|data_writeReg[24]~110_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~99_combout )) # (!\my_processor|data_writeReg[24]~110_combout  & ((\my_processor|ALUOper|ShiftLeft0~97_combout )))))

	.dataa(\my_processor|data_writeReg[1]~21_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~99_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~97_combout ),
	.datad(\my_processor|data_writeReg[24]~110_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~111 .lut_mask = 16'hEE50;
defparam \my_processor|data_writeReg[24]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~25 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~52_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~24_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|dataA[31]~52_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~25 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N28
cycloneive_lcell_comb \my_processor|data_writeReg[24]~112 (
// Equation(s):
// \my_processor|data_writeReg[24]~112_combout  = (\my_processor|data_writeReg[2]~87_combout  & ((\my_processor|data_writeReg[2]~86_combout ) # ((\my_processor|ALUOper|ShiftRight0~25_combout )))) # (!\my_processor|data_writeReg[2]~87_combout  & 
// (!\my_processor|data_writeReg[2]~86_combout  & (\my_processor|ALUOper|Add1~48_combout )))

	.dataa(\my_processor|data_writeReg[2]~87_combout ),
	.datab(\my_processor|data_writeReg[2]~86_combout ),
	.datac(\my_processor|ALUOper|Add1~48_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~112 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[24]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N6
cycloneive_lcell_comb \my_processor|data_writeReg[24]~113 (
// Equation(s):
// \my_processor|data_writeReg[24]~113_combout  = (\my_processor|data_writeReg[2]~86_combout  & ((\my_processor|data_writeReg[24]~112_combout  & (\my_processor|dataA[31]~52_combout )) # (!\my_processor|data_writeReg[24]~112_combout  & 
// ((\my_processor|data_writeReg[24]~111_combout ))))) # (!\my_processor|data_writeReg[2]~86_combout  & (((\my_processor|data_writeReg[24]~112_combout ))))

	.dataa(\my_processor|dataA[31]~52_combout ),
	.datab(\my_processor|data_writeReg[2]~86_combout ),
	.datac(\my_processor|data_writeReg[24]~111_combout ),
	.datad(\my_processor|data_writeReg[24]~112_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~113 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[24]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N4
cycloneive_lcell_comb \my_processor|data_writeReg[24]~115 (
// Equation(s):
// \my_processor|data_writeReg[24]~115_combout  = (\my_processor|data_writeReg[24]~114_combout  & ((\my_processor|ALUOper|Add0~48_combout ) # ((\my_processor|data_writeReg[2]~81_combout )))) # (!\my_processor|data_writeReg[24]~114_combout  & 
// (((!\my_processor|data_writeReg[2]~81_combout  & \my_processor|data_writeReg[24]~113_combout ))))

	.dataa(\my_processor|data_writeReg[24]~114_combout ),
	.datab(\my_processor|ALUOper|Add0~48_combout ),
	.datac(\my_processor|data_writeReg[2]~81_combout ),
	.datad(\my_processor|data_writeReg[24]~113_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~115 .lut_mask = 16'hADA8;
defparam \my_processor|data_writeReg[24]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N30
cycloneive_lcell_comb \my_processor|data_writeReg[24]~116 (
// Equation(s):
// \my_processor|data_writeReg[24]~116_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|checker|isLw~combout  & (((\my_processor|data_writeReg[24]~115_combout  & 
// !\my_processor|ctrl_writeReg[0]~0_combout ))))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|data_writeReg[24]~115_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~116 .lut_mask = 16'h88D8;
defparam \my_processor|data_writeReg[24]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N0
cycloneive_lcell_comb \my_processor|data_writeReg[24]~117 (
// Equation(s):
// \my_processor|data_writeReg[24]~117_combout  = (\my_processor|checker|isSw~0_combout ) # ((\my_processor|data_writeReg[24]~116_combout ) # ((!\my_processor|checker|isLw~combout  & !\my_processor|data_writeReg[31]~56_combout )))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_processor|data_writeReg[24]~116_combout ),
	.datad(\my_processor|data_writeReg[31]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~117 .lut_mask = 16'hFCFD;
defparam \my_processor|data_writeReg[24]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N15
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~170 (
// Equation(s):
// \my_regfile|data_readRegA[24]~170_combout  = (\my_regfile|bca|bitcheck[24]~31_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [24])) # (!\my_regfile|bca|bitcheck[23]~32_combout ))) # (!\my_regfile|bca|bitcheck[24]~31_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [24]) # (!\my_regfile|bca|bitcheck[23]~32_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datab(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~170 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[24]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~168 (
// Equation(s):
// \my_regfile|data_readRegA[24]~168_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [24])) # (!\my_regfile|bca|bitcheck[19]~24_combout ))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [24]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~168 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[24]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~169 (
// Equation(s):
// \my_regfile|data_readRegA[24]~169_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [24]) # (\my_regfile|bca|bitcheck[22]~29_combout )))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [24]) # (\my_regfile|bca|bitcheck[22]~29_combout ))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[22]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~169 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[24]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~171 (
// Equation(s):
// \my_regfile|data_readRegA[24]~171_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [24] & ((\my_regfile|bca|bitcheck[26]~33_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [24] & 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & ((\my_regfile|bca|bitcheck[26]~33_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~171 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[24]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~172 (
// Equation(s):
// \my_regfile|data_readRegA[24]~172_combout  = (\my_regfile|data_readRegA[24]~170_combout  & (\my_regfile|data_readRegA[24]~168_combout  & (\my_regfile|data_readRegA[24]~169_combout  & \my_regfile|data_readRegA[24]~171_combout )))

	.dataa(\my_regfile|data_readRegA[24]~170_combout ),
	.datab(\my_regfile|data_readRegA[24]~168_combout ),
	.datac(\my_regfile|data_readRegA[24]~169_combout ),
	.datad(\my_regfile|data_readRegA[24]~171_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~172 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~173 (
// Equation(s):
// \my_regfile|data_readRegA[24]~173_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [24]) # ((!\my_regfile|bca|bitcheck[27]~38_combout )))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [24]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~173 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[24]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~174 (
// Equation(s):
// \my_regfile|data_readRegA[24]~174_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [24] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [24] & 
// (!\my_regfile|bca|bitcheck[29]~40_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[29]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~174 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[24]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~175 (
// Equation(s):
// \my_regfile|data_readRegA[24]~175_combout  = (\my_regfile|data_readRegA[24]~173_combout  & (\my_regfile|data_readRegA[24]~174_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [24]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|data_readRegA[24]~173_combout ),
	.datab(\my_regfile|data_readRegA[24]~174_combout ),
	.datac(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~175 .lut_mask = 16'h8808;
defparam \my_regfile|data_readRegA[24]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~161 (
// Equation(s):
// \my_regfile|data_readRegA[24]~161_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [24] & (((\my_regfile|regWriteCheck_loop[8].dffei|q [24]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [24] & 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [24]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~161 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[24]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~158 (
// Equation(s):
// \my_regfile|data_readRegA[24]~158_combout  = (((\my_regfile|regWriteCheck_loop[3].dffei|q [24]) # (!\my_regfile|bca|bitcheck[3]~17_combout )) # (!\my_processor|ctrl_readRegA[0]~4_combout )) # (!\my_processor|ctrl_readRegA[1]~10_combout )

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[3]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~158 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[24]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~159 (
// Equation(s):
// \my_regfile|data_readRegA[24]~159_combout  = (\my_regfile|bca|bitcheck[0]~44_combout  & (\my_regfile|data_readRegA[24]~158_combout  & ((\my_regfile|bca|bitcheck[2]~45_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [24]))))

	.dataa(\my_regfile|bca|bitcheck[2]~45_combout ),
	.datab(\my_regfile|bca|bitcheck[0]~44_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [24]),
	.datad(\my_regfile|data_readRegA[24]~158_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~159 .lut_mask = 16'hC800;
defparam \my_regfile|data_readRegA[24]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~160 (
// Equation(s):
// \my_regfile|data_readRegA[24]~160_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [24] & (((\my_regfile|bca|bitcheck[6]~20_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [24] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|bca|bitcheck[6]~20_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datac(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~160 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[24]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~155 (
// Equation(s):
// \my_regfile|data_readRegA[24]~155_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [24]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [24]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [24]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~155 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[24]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~156 (
// Equation(s):
// \my_regfile|data_readRegA[24]~156_combout  = (\my_regfile|bca|bitcheck[5]~3_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [24]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~3_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [24]) # ((!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~156 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[24]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~157 (
// Equation(s):
// \my_regfile|data_readRegA[24]~157_combout  = (\my_regfile|data_readRegA[24]~155_combout  & \my_regfile|data_readRegA[24]~156_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[24]~155_combout ),
	.datad(\my_regfile|data_readRegA[24]~156_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~157 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[24]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~162 (
// Equation(s):
// \my_regfile|data_readRegA[24]~162_combout  = (\my_regfile|data_readRegA[24]~161_combout  & (\my_regfile|data_readRegA[24]~159_combout  & (\my_regfile|data_readRegA[24]~160_combout  & \my_regfile|data_readRegA[24]~157_combout )))

	.dataa(\my_regfile|data_readRegA[24]~161_combout ),
	.datab(\my_regfile|data_readRegA[24]~159_combout ),
	.datac(\my_regfile|data_readRegA[24]~160_combout ),
	.datad(\my_regfile|data_readRegA[24]~157_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~162 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~165 (
// Equation(s):
// \my_regfile|data_readRegA[24]~165_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [24] & ((\my_regfile|bca|bitcheck[14]~11_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [24])))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|bca|bitcheck[14]~11_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [24]))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|bca|bitcheck[14]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~165 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[24]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~164 (
// Equation(s):
// \my_regfile|data_readRegA[24]~164_combout  = (\my_regfile|bca|bitcheck[11]~10_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [24] & ((\my_regfile|bca|bitcheck[12]~9_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [24])))) # 
// (!\my_regfile|bca|bitcheck[11]~10_combout  & ((\my_regfile|bca|bitcheck[12]~9_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [24]))))

	.dataa(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datab(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~164 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[24]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~166 (
// Equation(s):
// \my_regfile|data_readRegA[24]~166_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [24] & ((\my_regfile|bca|bitcheck[16]~15_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [24] & 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|bca|bitcheck[16]~15_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~166 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[24]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~163 (
// Equation(s):
// \my_regfile|data_readRegA[24]~163_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [24] & ((\my_regfile|bca|bitcheck[10]~5_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [24])))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & ((\my_regfile|bca|bitcheck[10]~5_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [24]))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~163 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[24]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~167 (
// Equation(s):
// \my_regfile|data_readRegA[24]~167_combout  = (\my_regfile|data_readRegA[24]~165_combout  & (\my_regfile|data_readRegA[24]~164_combout  & (\my_regfile|data_readRegA[24]~166_combout  & \my_regfile|data_readRegA[24]~163_combout )))

	.dataa(\my_regfile|data_readRegA[24]~165_combout ),
	.datab(\my_regfile|data_readRegA[24]~164_combout ),
	.datac(\my_regfile|data_readRegA[24]~166_combout ),
	.datad(\my_regfile|data_readRegA[24]~163_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~167 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~176 (
// Equation(s):
// \my_regfile|data_readRegA[24]~176_combout  = (\my_regfile|data_readRegA[24]~172_combout  & (\my_regfile|data_readRegA[24]~175_combout  & (\my_regfile|data_readRegA[24]~162_combout  & \my_regfile|data_readRegA[24]~167_combout )))

	.dataa(\my_regfile|data_readRegA[24]~172_combout ),
	.datab(\my_regfile|data_readRegA[24]~175_combout ),
	.datac(\my_regfile|data_readRegA[24]~162_combout ),
	.datad(\my_regfile|data_readRegA[24]~167_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~176 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N4
cycloneive_lcell_comb \my_processor|dataA[24]~97 (
// Equation(s):
// \my_processor|dataA[24]~97_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[24]~176_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~27_combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[24]~176_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[24]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[24]~97 .lut_mask = 16'h5501;
defparam \my_processor|dataA[24]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N28
cycloneive_lcell_comb \my_processor|dataA[24]~59 (
// Equation(s):
// \my_processor|dataA[24]~59_combout  = (\my_processor|dataA[24]~97_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[24]~177_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_processor|dataA[24]~97_combout ),
	.datad(\my_regfile|data_readRegB[24]~177_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[24]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[24]~59 .lut_mask = 16'hFAF2;
defparam \my_processor|dataA[24]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~22 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[26]~57_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[24]~59_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[24]~59_combout ),
	.datad(\my_processor|dataA[26]~57_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~22 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~23 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~18_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~22_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~22_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~23 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~42 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~23_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~41_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~23_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~42 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N4
cycloneive_lcell_comb \my_processor|data_writeReg[12]~201 (
// Equation(s):
// \my_processor|data_writeReg[12]~201_combout  = (\my_processor|data_writeReg[10]~179_combout  & ((\my_processor|data_writeReg[10]~307_combout ) # ((\my_processor|ALUOper|ShiftRight0~10_combout )))) # (!\my_processor|data_writeReg[10]~179_combout  & 
// (!\my_processor|data_writeReg[10]~307_combout  & (\my_processor|ALUOper|ShiftLeft0~82_combout )))

	.dataa(\my_processor|data_writeReg[10]~179_combout ),
	.datab(\my_processor|data_writeReg[10]~307_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~82_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~201 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[12]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~70 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~70_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[14]~69_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[12]~71_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[12]~71_combout ),
	.datad(\my_processor|dataA[14]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~70 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~71 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~67_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~70_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~67_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~70_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~71 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~72 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~58_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~71_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~71_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~72 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N26
cycloneive_lcell_comb \my_processor|data_writeReg[12]~202 (
// Equation(s):
// \my_processor|data_writeReg[12]~202_combout  = (\my_processor|data_writeReg[10]~178_combout  & (((\my_processor|data_writeReg[12]~201_combout )))) # (!\my_processor|data_writeReg[10]~178_combout  & ((\my_processor|data_writeReg[12]~201_combout  & 
// (\my_processor|ALUOper|ShiftRight0~42_combout )) # (!\my_processor|data_writeReg[12]~201_combout  & ((\my_processor|ALUOper|ShiftRight0~72_combout )))))

	.dataa(\my_processor|ALUOper|ShiftRight0~42_combout ),
	.datab(\my_processor|data_writeReg[10]~178_combout ),
	.datac(\my_processor|data_writeReg[12]~201_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~202 .lut_mask = 16'hE3E0;
defparam \my_processor|data_writeReg[12]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N22
cycloneive_lcell_comb \my_processor|data_writeReg[12]~204 (
// Equation(s):
// \my_processor|data_writeReg[12]~204_combout  = (\my_processor|data_writeReg[12]~203_combout  & ((\my_processor|data_writeReg[2]~60_combout ) # ((\my_processor|data_writeReg[12]~202_combout )))) # (!\my_processor|data_writeReg[12]~203_combout  & 
// (!\my_processor|data_writeReg[2]~60_combout  & (\my_processor|ALUOper|Add1~24_combout )))

	.dataa(\my_processor|data_writeReg[12]~203_combout ),
	.datab(\my_processor|data_writeReg[2]~60_combout ),
	.datac(\my_processor|ALUOper|Add1~24_combout ),
	.datad(\my_processor|data_writeReg[12]~202_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~204 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[12]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N0
cycloneive_lcell_comb \my_processor|data_writeReg[12]~205 (
// Equation(s):
// \my_processor|data_writeReg[12]~205_combout  = (\my_processor|data_writeReg[2]~70_combout  & ((\my_processor|ALUOper|Add0~24_combout ))) # (!\my_processor|data_writeReg[2]~70_combout  & (\my_processor|data_writeReg[12]~204_combout ))

	.dataa(\my_processor|data_writeReg[2]~70_combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[12]~204_combout ),
	.datad(\my_processor|ALUOper|Add0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~205 .lut_mask = 16'hFA50;
defparam \my_processor|data_writeReg[12]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N30
cycloneive_lcell_comb \my_processor|data_writeReg[12]~206 (
// Equation(s):
// \my_processor|data_writeReg[12]~206_combout  = (\my_processor|checker|isLw~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [12])))) # (!\my_processor|checker|isLw~combout  & (!\my_processor|ctrl_writeReg[0]~0_combout  & 
// ((\my_processor|data_writeReg[12]~205_combout ))))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_processor|data_writeReg[12]~205_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~206 .lut_mask = 16'hB1A0;
defparam \my_processor|data_writeReg[12]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N4
cycloneive_lcell_comb \my_processor|data_writeReg[12]~207 (
// Equation(s):
// \my_processor|data_writeReg[12]~207_combout  = (\my_processor|checker|isSw~0_combout ) # ((\my_processor|data_writeReg[12]~206_combout ) # ((!\my_processor|checker|isLw~combout  & !\my_processor|data_writeReg[31]~56_combout )))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_processor|data_writeReg[12]~206_combout ),
	.datad(\my_processor|data_writeReg[31]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~207 .lut_mask = 16'hFCFD;
defparam \my_processor|data_writeReg[12]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y42_N5
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[12]~207_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~425 (
// Equation(s):
// \my_regfile|data_readRegA[12]~425_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [12]) # ((!\my_regfile|bca|bitcheck[27]~38_combout )))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [12]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~425 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[12]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~426 (
// Equation(s):
// \my_regfile|data_readRegA[12]~426_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [12])) # (!\my_regfile|bca|bitcheck[29]~40_combout ))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [12]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|bca|bitcheck[29]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~426 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[12]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~427 (
// Equation(s):
// \my_regfile|data_readRegA[12]~427_combout  = (\my_regfile|data_readRegA[12]~425_combout  & (\my_regfile|data_readRegA[12]~426_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [12]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datac(\my_regfile|data_readRegA[12]~425_combout ),
	.datad(\my_regfile|data_readRegA[12]~426_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~427 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[12]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N8
cycloneive_lcell_comb \my_processor|data[12]~44 (
// Equation(s):
// \my_processor|data[12]~44_combout  = ((\my_regfile|data_readRegA[12]~427_combout  & (\my_regfile|data_readRegA[12]~424_combout  & \my_regfile|data_readRegA[12]~419_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[12]~427_combout ),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(\my_regfile|data_readRegA[12]~424_combout ),
	.datad(\my_regfile|data_readRegA[12]~419_combout ),
	.cin(gnd),
	.combout(\my_processor|data[12]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[12]~44 .lut_mask = 16'hB333;
defparam \my_processor|data[12]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~69 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~54_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~68_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~68_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~69 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N12
cycloneive_lcell_comb \my_processor|data_writeReg[13]~194 (
// Equation(s):
// \my_processor|data_writeReg[13]~194_combout  = (\my_processor|data_writeReg[10]~179_combout  & ((\my_processor|data_writeReg[10]~307_combout ) # ((\my_processor|ALUOper|ShiftRight0~6_combout )))) # (!\my_processor|data_writeReg[10]~179_combout  & 
// (!\my_processor|data_writeReg[10]~307_combout  & ((\my_processor|ALUOper|ShiftLeft0~65_combout ))))

	.dataa(\my_processor|data_writeReg[10]~179_combout ),
	.datab(\my_processor|data_writeReg[10]~307_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~6_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~194 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[13]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N26
cycloneive_lcell_comb \my_processor|data_writeReg[13]~195 (
// Equation(s):
// \my_processor|data_writeReg[13]~195_combout  = (\my_processor|data_writeReg[10]~178_combout  & (((\my_processor|data_writeReg[13]~194_combout )))) # (!\my_processor|data_writeReg[10]~178_combout  & ((\my_processor|data_writeReg[13]~194_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~37_combout ))) # (!\my_processor|data_writeReg[13]~194_combout  & (\my_processor|ALUOper|ShiftRight0~69_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~69_combout ),
	.datab(\my_processor|data_writeReg[10]~178_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~37_combout ),
	.datad(\my_processor|data_writeReg[13]~194_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~195 .lut_mask = 16'hFC22;
defparam \my_processor|data_writeReg[13]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N2
cycloneive_lcell_comb \my_processor|data_writeReg[13]~196 (
// Equation(s):
// \my_processor|data_writeReg[13]~196_combout  = (\my_processor|data_writeReg[2]~60_combout  & (\my_processor|data_writeReg[4]~66_combout )) # (!\my_processor|data_writeReg[2]~60_combout  & ((\my_processor|data_writeReg[4]~66_combout  & 
// ((\my_processor|data_writeReg[13]~195_combout ))) # (!\my_processor|data_writeReg[4]~66_combout  & (\my_processor|ALUOper|Add1~26_combout ))))

	.dataa(\my_processor|data_writeReg[2]~60_combout ),
	.datab(\my_processor|data_writeReg[4]~66_combout ),
	.datac(\my_processor|ALUOper|Add1~26_combout ),
	.datad(\my_processor|data_writeReg[13]~195_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~196 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[13]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N28
cycloneive_lcell_comb \my_processor|data_writeReg[13]~197 (
// Equation(s):
// \my_processor|data_writeReg[13]~197_combout  = (\my_processor|dataA[13]~70_combout  & ((\my_processor|data_writeReg[13]~196_combout ) # ((\my_processor|data_writeReg[2]~60_combout  & \my_processor|dataB[13]~18_combout )))) # 
// (!\my_processor|dataA[13]~70_combout  & (\my_processor|data_writeReg[13]~196_combout  & ((\my_processor|dataB[13]~18_combout ) # (!\my_processor|data_writeReg[2]~60_combout ))))

	.dataa(\my_processor|dataA[13]~70_combout ),
	.datab(\my_processor|data_writeReg[2]~60_combout ),
	.datac(\my_processor|dataB[13]~18_combout ),
	.datad(\my_processor|data_writeReg[13]~196_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~197 .lut_mask = 16'hFB80;
defparam \my_processor|data_writeReg[13]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N14
cycloneive_lcell_comb \my_processor|data_writeReg[13]~198 (
// Equation(s):
// \my_processor|data_writeReg[13]~198_combout  = (\my_processor|data_writeReg[2]~70_combout  & (\my_processor|ALUOper|Add0~26_combout )) # (!\my_processor|data_writeReg[2]~70_combout  & ((\my_processor|data_writeReg[13]~197_combout )))

	.dataa(\my_processor|data_writeReg[2]~70_combout ),
	.datab(gnd),
	.datac(\my_processor|ALUOper|Add0~26_combout ),
	.datad(\my_processor|data_writeReg[13]~197_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~198 .lut_mask = 16'hF5A0;
defparam \my_processor|data_writeReg[13]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N8
cycloneive_lcell_comb \my_processor|data_writeReg[13]~199 (
// Equation(s):
// \my_processor|data_writeReg[13]~199_combout  = (\my_dmem|altsyncram_component|auto_generated|q_a [13] & ((\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[13]~198_combout  & \my_processor|data_writeReg[2]~304_combout )))) # 
// (!\my_dmem|altsyncram_component|auto_generated|q_a [13] & (((\my_processor|data_writeReg[13]~198_combout  & \my_processor|data_writeReg[2]~304_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[13]~198_combout ),
	.datad(\my_processor|data_writeReg[2]~304_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~199 .lut_mask = 16'hF888;
defparam \my_processor|data_writeReg[13]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N0
cycloneive_lcell_comb \my_processor|data_writeReg[13]~200 (
// Equation(s):
// \my_processor|data_writeReg[13]~200_combout  = (\my_processor|data_writeReg[13]~199_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~199_combout ),
	.datad(\my_processor|data_writeReg[31]~303_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~200 .lut_mask = 16'hF0FF;
defparam \my_processor|data_writeReg[13]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N15
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~200_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~408 (
// Equation(s):
// \my_regfile|data_readRegB[13]~408_combout  = (\my_regfile|bcb|bitcheck[28]~24_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[27]~25_combout )))) # (!\my_regfile|bcb|bitcheck[28]~24_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~408 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[13]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~409 (
// Equation(s):
// \my_regfile|data_readRegB[13]~409_combout  = (\my_regfile|bcb|bitcheck[30]~26_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|bcb|bitcheck[30]~26_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~409 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[13]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~410 (
// Equation(s):
// \my_regfile|data_readRegB[13]~410_combout  = (\my_regfile|data_readRegB[13]~408_combout  & (\my_regfile|data_readRegB[13]~409_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[13]~408_combout ),
	.datab(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datac(\my_regfile|data_readRegB[13]~409_combout ),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~410 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegB[13]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~395 (
// Equation(s):
// \my_regfile|data_readRegB[13]~395_combout  = (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [13])))) # (!\my_regfile|bcb|bitcheck[4]~34_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [13] & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [13]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datab(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~395 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[13]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~391 (
// Equation(s):
// \my_regfile|data_readRegB[13]~391_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [13]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [13]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [13]),
	.datac(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~391 .lut_mask = 16'hEF4F;
defparam \my_regfile|data_readRegB[13]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~392 (
// Equation(s):
// \my_regfile|data_readRegB[13]~392_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [13]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [13]))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [13]),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~392 .lut_mask = 16'hEF2F;
defparam \my_regfile|data_readRegB[13]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~393 (
// Equation(s):
// \my_regfile|data_readRegB[13]~393_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [13])) # (!\my_processor|ctrl_readRegB[1]~1_combout ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [13]))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~393 .lut_mask = 16'hE6A2;
defparam \my_regfile|data_readRegB[13]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~394 (
// Equation(s):
// \my_regfile|data_readRegB[13]~394_combout  = (\my_regfile|data_readRegB[13]~391_combout  & (\my_regfile|data_readRegB[13]~392_combout  & ((\my_regfile|data_readRegB[13]~393_combout ) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datab(\my_regfile|data_readRegB[13]~391_combout ),
	.datac(\my_regfile|data_readRegB[13]~392_combout ),
	.datad(\my_regfile|data_readRegB[13]~393_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~394 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegB[13]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~396 (
// Equation(s):
// \my_regfile|data_readRegB[13]~396_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [13] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [13])) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [13] & 
// (\my_regfile|bcb|bitcheck[8]~36_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~396 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[13]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~398 (
// Equation(s):
// \my_regfile|data_readRegB[13]~398_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [13] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [13])) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [13] & 
// (\my_regfile|bcb|bitcheck[12]~5_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~398 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[13]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~397 (
// Equation(s):
// \my_regfile|data_readRegB[13]~397_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [13] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [13])) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [13] & 
// (\my_regfile|bcb|bitcheck[10]~1_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~397 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[13]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~399 (
// Equation(s):
// \my_regfile|data_readRegB[13]~399_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [13] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[13]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [13] & 
// (\my_regfile|bcb|bitcheck[14]~7_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~399 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[13]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~400 (
// Equation(s):
// \my_regfile|data_readRegB[13]~400_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [13] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[15]~12_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [13] & 
// (\my_regfile|bcb|bitcheck[16]~11_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~400 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[13]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~401 (
// Equation(s):
// \my_regfile|data_readRegB[13]~401_combout  = (\my_regfile|data_readRegB[13]~398_combout  & (\my_regfile|data_readRegB[13]~397_combout  & (\my_regfile|data_readRegB[13]~399_combout  & \my_regfile|data_readRegB[13]~400_combout )))

	.dataa(\my_regfile|data_readRegB[13]~398_combout ),
	.datab(\my_regfile|data_readRegB[13]~397_combout ),
	.datac(\my_regfile|data_readRegB[13]~399_combout ),
	.datad(\my_regfile|data_readRegB[13]~400_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~401 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~402 (
// Equation(s):
// \my_regfile|data_readRegB[13]~402_combout  = (\my_regfile|data_readRegB[13]~395_combout  & (\my_regfile|data_readRegB[13]~394_combout  & (\my_regfile|data_readRegB[13]~396_combout  & \my_regfile|data_readRegB[13]~401_combout )))

	.dataa(\my_regfile|data_readRegB[13]~395_combout ),
	.datab(\my_regfile|data_readRegB[13]~394_combout ),
	.datac(\my_regfile|data_readRegB[13]~396_combout ),
	.datad(\my_regfile|data_readRegB[13]~401_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~402 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~404 (
// Equation(s):
// \my_regfile|data_readRegB[13]~404_combout  = (\my_regfile|bcb|bitcheck[20]~16_combout  & ((\my_regfile|bcb|bitcheck[22]~17_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [13])))) # (!\my_regfile|bcb|bitcheck[20]~16_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [13] & ((\my_regfile|bcb|bitcheck[22]~17_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [13]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datab(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~404 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[13]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~403 (
// Equation(s):
// \my_regfile|data_readRegB[13]~403_combout  = (\my_regfile|bcb|bitcheck[19]~14_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [13]) # (\my_regfile|bcb|bitcheck[18]~13_combout )))) # 
// (!\my_regfile|bcb|bitcheck[19]~14_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [13]) # ((\my_regfile|bcb|bitcheck[18]~13_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~403 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[13]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~406 (
// Equation(s):
// \my_regfile|data_readRegB[13]~406_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [13] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [13])) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [13] & 
// (\my_regfile|bcb|bitcheck[26]~21_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~406 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[13]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~405 (
// Equation(s):
// \my_regfile|data_readRegB[13]~405_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [13] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[23]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [13] & 
// (\my_regfile|bcb|bitcheck[24]~19_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~405 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[13]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~407 (
// Equation(s):
// \my_regfile|data_readRegB[13]~407_combout  = (\my_regfile|data_readRegB[13]~404_combout  & (\my_regfile|data_readRegB[13]~403_combout  & (\my_regfile|data_readRegB[13]~406_combout  & \my_regfile|data_readRegB[13]~405_combout )))

	.dataa(\my_regfile|data_readRegB[13]~404_combout ),
	.datab(\my_regfile|data_readRegB[13]~403_combout ),
	.datac(\my_regfile|data_readRegB[13]~406_combout ),
	.datad(\my_regfile|data_readRegB[13]~405_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~407 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~411 (
// Equation(s):
// \my_regfile|data_readRegB[13]~411_combout  = (\my_regfile|data_readRegB[13]~410_combout  & (\my_regfile|data_readRegB[13]~402_combout  & \my_regfile|data_readRegB[13]~407_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[13]~410_combout ),
	.datac(\my_regfile|data_readRegB[13]~402_combout ),
	.datad(\my_regfile|data_readRegB[13]~407_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~411 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[13]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~407 (
// Equation(s):
// \my_regfile|data_readRegA[13]~407_combout  = (\my_regfile|data_readRegA[13]~406_combout  & (\my_regfile|data_readRegA[13]~398_combout  & \my_regfile|data_readRegA[13]~403_combout ))

	.dataa(\my_regfile|data_readRegA[13]~406_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[13]~398_combout ),
	.datad(\my_regfile|data_readRegA[13]~403_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~407 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[13]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N10
cycloneive_lcell_comb \my_processor|dataA[13]~108 (
// Equation(s):
// \my_processor|dataA[13]~108_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[13]~407_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_regfile|data_readRegA[31]~27_combout ),
	.datad(\my_regfile|data_readRegA[13]~407_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[13]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[13]~108 .lut_mask = 16'h5501;
defparam \my_processor|dataA[13]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N14
cycloneive_lcell_comb \my_processor|dataA[13]~70 (
// Equation(s):
// \my_processor|dataA[13]~70_combout  = (\my_processor|dataA[13]~108_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[13]~411_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_regfile|data_readRegB[13]~411_combout ),
	.datad(\my_processor|dataA[13]~108_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[13]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[13]~70 .lut_mask = 16'hFFA2;
defparam \my_processor|dataA[13]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~67 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[15]~68_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[13]~70_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[13]~70_combout ),
	.datad(\my_processor|dataA[15]~68_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~67 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~68 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~64_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~67_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~67_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~68 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~76 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[12]~71_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[10]~73_combout )))

	.dataa(\my_processor|dataA[12]~71_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[10]~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~76 .lut_mask = 16'hB8B8;
defparam \my_processor|ALUOper|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~79 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[11]~72_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[9]~74_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[11]~72_combout ),
	.datad(\my_processor|dataA[9]~74_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~79 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~80 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~76_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~79_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~76_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|ALUOper|ShiftRight0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~80 .lut_mask = 16'hAFA0;
defparam \my_processor|ALUOper|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~81 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~68_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~80_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~68_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~80_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~81 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N24
cycloneive_lcell_comb \my_processor|data_writeReg[9]~222 (
// Equation(s):
// \my_processor|data_writeReg[9]~222_combout  = (\my_processor|data_writeReg[10]~179_combout  & ((\my_processor|data_writeReg[10]~307_combout ) # ((\my_processor|ALUOper|ShiftRight0~21_combout )))) # (!\my_processor|data_writeReg[10]~179_combout  & 
// (!\my_processor|data_writeReg[10]~307_combout  & ((\my_processor|ALUOper|ShiftLeft0~96_combout ))))

	.dataa(\my_processor|data_writeReg[10]~179_combout ),
	.datab(\my_processor|data_writeReg[10]~307_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~21_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~96_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~222 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[9]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N6
cycloneive_lcell_comb \my_processor|data_writeReg[9]~223 (
// Equation(s):
// \my_processor|data_writeReg[9]~223_combout  = (\my_processor|data_writeReg[10]~178_combout  & (((\my_processor|data_writeReg[9]~222_combout )))) # (!\my_processor|data_writeReg[10]~178_combout  & ((\my_processor|data_writeReg[9]~222_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~55_combout ))) # (!\my_processor|data_writeReg[9]~222_combout  & (\my_processor|ALUOper|ShiftRight0~81_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~81_combout ),
	.datab(\my_processor|data_writeReg[10]~178_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~55_combout ),
	.datad(\my_processor|data_writeReg[9]~222_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~223 .lut_mask = 16'hFC22;
defparam \my_processor|data_writeReg[9]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N20
cycloneive_lcell_comb \my_processor|data_writeReg[9]~224 (
// Equation(s):
// \my_processor|data_writeReg[9]~224_combout  = (\my_processor|data_writeReg[4]~66_combout  & ((\my_processor|data_writeReg[2]~60_combout ) # ((\my_processor|data_writeReg[9]~223_combout )))) # (!\my_processor|data_writeReg[4]~66_combout  & 
// (!\my_processor|data_writeReg[2]~60_combout  & (\my_processor|ALUOper|Add1~18_combout )))

	.dataa(\my_processor|data_writeReg[4]~66_combout ),
	.datab(\my_processor|data_writeReg[2]~60_combout ),
	.datac(\my_processor|ALUOper|Add1~18_combout ),
	.datad(\my_processor|data_writeReg[9]~223_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~224 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[9]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N10
cycloneive_lcell_comb \my_processor|data_writeReg[9]~225 (
// Equation(s):
// \my_processor|data_writeReg[9]~225_combout  = (\my_processor|dataB[9]~22_combout  & ((\my_processor|data_writeReg[9]~224_combout ) # ((\my_processor|data_writeReg[2]~60_combout  & \my_processor|dataA[9]~74_combout )))) # 
// (!\my_processor|dataB[9]~22_combout  & (\my_processor|data_writeReg[9]~224_combout  & ((\my_processor|dataA[9]~74_combout ) # (!\my_processor|data_writeReg[2]~60_combout ))))

	.dataa(\my_processor|dataB[9]~22_combout ),
	.datab(\my_processor|data_writeReg[2]~60_combout ),
	.datac(\my_processor|dataA[9]~74_combout ),
	.datad(\my_processor|data_writeReg[9]~224_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~225 .lut_mask = 16'hFB80;
defparam \my_processor|data_writeReg[9]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N12
cycloneive_lcell_comb \my_processor|data_writeReg[9]~226 (
// Equation(s):
// \my_processor|data_writeReg[9]~226_combout  = (\my_processor|data_writeReg[2]~70_combout  & (\my_processor|ALUOper|Add0~18_combout )) # (!\my_processor|data_writeReg[2]~70_combout  & ((\my_processor|data_writeReg[9]~225_combout )))

	.dataa(\my_processor|data_writeReg[2]~70_combout ),
	.datab(\my_processor|ALUOper|Add0~18_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~225_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~226 .lut_mask = 16'hDD88;
defparam \my_processor|data_writeReg[9]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N18
cycloneive_lcell_comb \my_processor|data_writeReg[9]~227 (
// Equation(s):
// \my_processor|data_writeReg[9]~227_combout  = (\my_processor|data_writeReg[2]~304_combout  & ((\my_processor|data_writeReg[9]~226_combout ) # ((\my_dmem|altsyncram_component|auto_generated|q_a [9] & \my_processor|checker|isLw~combout )))) # 
// (!\my_processor|data_writeReg[2]~304_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|checker|isLw~combout )))

	.dataa(\my_processor|data_writeReg[2]~304_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|checker|isLw~combout ),
	.datad(\my_processor|data_writeReg[9]~226_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~227 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[9]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N28
cycloneive_lcell_comb \my_processor|data_writeReg[9]~228 (
// Equation(s):
// \my_processor|data_writeReg[9]~228_combout  = (\my_processor|data_writeReg[9]~227_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~303_combout ),
	.datad(\my_processor|data_writeReg[9]~227_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~228 .lut_mask = 16'hFF0F;
defparam \my_processor|data_writeReg[9]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N27
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~481 (
// Equation(s):
// \my_regfile|data_readRegB[9]~481_combout  = (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [9])))) # (!\my_regfile|bcb|bitcheck[4]~34_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [9] & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [9]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datab(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [9]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~481 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[9]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~482 (
// Equation(s):
// \my_regfile|data_readRegB[9]~482_combout  = (\my_regfile|bcb|bitcheck[7]~37_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [9] & ((\my_regfile|bcb|bitcheck[8]~36_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [9])))) # 
// (!\my_regfile|bcb|bitcheck[7]~37_combout  & ((\my_regfile|bcb|bitcheck[8]~36_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [9]))))

	.dataa(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.datab(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [9]),
	.datad(\my_regfile|regWriteCheck_loop[8].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~482 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[9]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~478 (
// Equation(s):
// \my_regfile|data_readRegB[9]~478_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [9])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [9])))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [9]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~478 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegB[9]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~479 (
// Equation(s):
// \my_regfile|data_readRegB[9]~479_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [9])) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [9]))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [9]),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [9]),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~479 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[9]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~477 (
// Equation(s):
// \my_regfile|data_readRegB[9]~477_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [9])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [9])))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~477 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegB[9]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~480 (
// Equation(s):
// \my_regfile|data_readRegB[9]~480_combout  = (\my_regfile|data_readRegB[9]~478_combout  & (\my_regfile|data_readRegB[9]~477_combout  & ((\my_regfile|data_readRegB[9]~479_combout ) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))))

	.dataa(\my_regfile|data_readRegB[9]~478_combout ),
	.datab(\my_regfile|data_readRegB[9]~479_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datad(\my_regfile|data_readRegB[9]~477_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~480 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegB[9]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~484 (
// Equation(s):
// \my_regfile|data_readRegB[9]~484_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[12].dffei|q [9]) # (\my_regfile|bcb|bitcheck[12]~5_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [9] & 
// (!\my_regfile|bcb|bitcheck[11]~6_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [9]) # (\my_regfile|bcb|bitcheck[12]~5_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~484 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegB[9]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~485 (
// Equation(s):
// \my_regfile|data_readRegB[9]~485_combout  = (\my_regfile|bcb|bitcheck[14]~7_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [9]) # ((!\my_regfile|bcb|bitcheck[13]~9_combout )))) # (!\my_regfile|bcb|bitcheck[14]~7_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [9]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~485 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[9]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~483 (
// Equation(s):
// \my_regfile|data_readRegB[9]~483_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[10].dffei|q [9]) # (\my_regfile|bcb|bitcheck[10]~1_combout )))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [9] & 
// (!\my_regfile|bcb|bitcheck[9]~3_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [9]) # (\my_regfile|bcb|bitcheck[10]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~483 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegB[9]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~486 (
// Equation(s):
// \my_regfile|data_readRegB[9]~486_combout  = (\my_regfile|bcb|bitcheck[15]~12_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [9] & ((\my_regfile|bcb|bitcheck[16]~11_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [9])))) # 
// (!\my_regfile|bcb|bitcheck[15]~12_combout  & ((\my_regfile|bcb|bitcheck[16]~11_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [9]))))

	.dataa(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datab(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [9]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~486 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegB[9]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~487 (
// Equation(s):
// \my_regfile|data_readRegB[9]~487_combout  = (\my_regfile|data_readRegB[9]~484_combout  & (\my_regfile|data_readRegB[9]~485_combout  & (\my_regfile|data_readRegB[9]~483_combout  & \my_regfile|data_readRegB[9]~486_combout )))

	.dataa(\my_regfile|data_readRegB[9]~484_combout ),
	.datab(\my_regfile|data_readRegB[9]~485_combout ),
	.datac(\my_regfile|data_readRegB[9]~483_combout ),
	.datad(\my_regfile|data_readRegB[9]~486_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~487 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~488 (
// Equation(s):
// \my_regfile|data_readRegB[9]~488_combout  = (\my_regfile|data_readRegB[9]~481_combout  & (\my_regfile|data_readRegB[9]~482_combout  & (\my_regfile|data_readRegB[9]~480_combout  & \my_regfile|data_readRegB[9]~487_combout )))

	.dataa(\my_regfile|data_readRegB[9]~481_combout ),
	.datab(\my_regfile|data_readRegB[9]~482_combout ),
	.datac(\my_regfile|data_readRegB[9]~480_combout ),
	.datad(\my_regfile|data_readRegB[9]~487_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~488 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~495 (
// Equation(s):
// \my_regfile|data_readRegB[9]~495_combout  = (\my_regfile|bcb|bitcheck[30]~26_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [9]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|bcb|bitcheck[30]~26_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [9]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~495 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[9]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~494 (
// Equation(s):
// \my_regfile|data_readRegB[9]~494_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[28].dffei|q [9]) # (\my_regfile|bcb|bitcheck[28]~24_combout )))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [9] & 
// (!\my_regfile|bcb|bitcheck[27]~25_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [9]) # (\my_regfile|bcb|bitcheck[28]~24_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~494 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegB[9]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~496 (
// Equation(s):
// \my_regfile|data_readRegB[9]~496_combout  = (\my_regfile|data_readRegB[9]~495_combout  & (\my_regfile|data_readRegB[9]~494_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [9]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [9]),
	.datab(\my_regfile|data_readRegB[9]~495_combout ),
	.datac(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datad(\my_regfile|data_readRegB[9]~494_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~496 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegB[9]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~490 (
// Equation(s):
// \my_regfile|data_readRegB[9]~490_combout  = (\my_regfile|bcb|bitcheck[20]~16_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [9]) # ((\my_regfile|bcb|bitcheck[22]~17_combout )))) # (!\my_regfile|bcb|bitcheck[20]~16_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [9]) # (\my_regfile|bcb|bitcheck[22]~17_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~490 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[9]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~492 (
// Equation(s):
// \my_regfile|data_readRegB[9]~492_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [9]) # ((!\my_regfile|bcb|bitcheck[25]~22_combout )))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [9]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~492 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[9]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~489 (
// Equation(s):
// \my_regfile|data_readRegB[9]~489_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [9]) # ((!\my_regfile|bcb|bitcheck[19]~14_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [9] & 
// (\my_regfile|bcb|bitcheck[18]~13_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [9]) # (!\my_regfile|bcb|bitcheck[19]~14_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [9]),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [9]),
	.datac(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datad(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~489 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[9]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~491 (
// Equation(s):
// \my_regfile|data_readRegB[9]~491_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[24].dffei|q [9]) # (\my_regfile|bcb|bitcheck[24]~19_combout )))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [9] & 
// (!\my_regfile|bcb|bitcheck[23]~20_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [9]) # (\my_regfile|bcb|bitcheck[24]~19_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~491 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegB[9]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~493 (
// Equation(s):
// \my_regfile|data_readRegB[9]~493_combout  = (\my_regfile|data_readRegB[9]~490_combout  & (\my_regfile|data_readRegB[9]~492_combout  & (\my_regfile|data_readRegB[9]~489_combout  & \my_regfile|data_readRegB[9]~491_combout )))

	.dataa(\my_regfile|data_readRegB[9]~490_combout ),
	.datab(\my_regfile|data_readRegB[9]~492_combout ),
	.datac(\my_regfile|data_readRegB[9]~489_combout ),
	.datad(\my_regfile|data_readRegB[9]~491_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~493 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~497 (
// Equation(s):
// \my_regfile|data_readRegB[9]~497_combout  = (\my_regfile|data_readRegB[9]~488_combout  & (\my_regfile|data_readRegB[9]~496_combout  & \my_regfile|data_readRegB[9]~493_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[9]~488_combout ),
	.datac(\my_regfile|data_readRegB[9]~496_combout ),
	.datad(\my_regfile|data_readRegB[9]~493_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~497 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[9]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~491 (
// Equation(s):
// \my_regfile|data_readRegA[9]~491_combout  = (\my_regfile|data_readRegA[9]~487_combout  & (\my_regfile|data_readRegA[9]~482_combout  & \my_regfile|data_readRegA[9]~490_combout ))

	.dataa(\my_regfile|data_readRegA[9]~487_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[9]~482_combout ),
	.datad(\my_regfile|data_readRegA[9]~490_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~491 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[9]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N10
cycloneive_lcell_comb \my_processor|dataA[9]~112 (
// Equation(s):
// \my_processor|dataA[9]~112_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[9]~491_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~27_combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[9]~491_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[9]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[9]~112 .lut_mask = 16'h5501;
defparam \my_processor|dataA[9]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N20
cycloneive_lcell_comb \my_processor|dataA[9]~74 (
// Equation(s):
// \my_processor|dataA[9]~74_combout  = (\my_processor|dataA[9]~112_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[9]~497_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_regfile|data_readRegB[9]~497_combout ),
	.datad(\my_processor|dataA[9]~112_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[9]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[9]~74 .lut_mask = 16'hFFA2;
defparam \my_processor|dataA[9]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N0
cycloneive_lcell_comb \my_processor|address_dmem[9]~21 (
// Equation(s):
// \my_processor|address_dmem[9]~21_combout  = (\my_processor|getDmemAddr|Add0~18_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|getDmemAddr|Add0~18_combout ),
	.datad(\my_processor|checker|isDmem~0_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[9]~21 .lut_mask = 16'hF0FF;
defparam \my_processor|address_dmem[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N28
cycloneive_lcell_comb \my_processor|data_writeReg[8]~231 (
// Equation(s):
// \my_processor|data_writeReg[8]~231_combout  = (\my_processor|dataB[8]~23_combout  & ((\my_processor|data_writeReg[4]~66_combout ) # ((\my_processor|data_writeReg[2]~60_combout  & \my_processor|dataA[8]~75_combout )))) # (!\my_processor|dataB[8]~23_combout 
//  & (\my_processor|data_writeReg[4]~66_combout  & ((\my_processor|dataA[8]~75_combout ) # (!\my_processor|data_writeReg[2]~60_combout ))))

	.dataa(\my_processor|dataB[8]~23_combout ),
	.datab(\my_processor|data_writeReg[4]~66_combout ),
	.datac(\my_processor|data_writeReg[2]~60_combout ),
	.datad(\my_processor|dataA[8]~75_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~231 .lut_mask = 16'hEC8C;
defparam \my_processor|data_writeReg[8]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~82 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[10]~73_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[8]~75_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[10]~73_combout ),
	.datad(\my_processor|dataA[8]~75_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~82 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~83 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~79_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~82_combout ))

	.dataa(\my_processor|ALUOper|ShiftRight0~82_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|ALUOper|ShiftRight0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~83 .lut_mask = 16'hFA0A;
defparam \my_processor|ALUOper|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~84 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~71_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~83_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~71_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~83_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~84 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N20
cycloneive_lcell_comb \my_processor|data_writeReg[8]~229 (
// Equation(s):
// \my_processor|data_writeReg[8]~229_combout  = (\my_processor|data_writeReg[10]~179_combout  & ((\my_processor|data_writeReg[10]~307_combout ) # ((\my_processor|ALUOper|ShiftRight0~25_combout )))) # (!\my_processor|data_writeReg[10]~179_combout  & 
// (!\my_processor|data_writeReg[10]~307_combout  & ((\my_processor|ALUOper|ShiftLeft0~99_combout ))))

	.dataa(\my_processor|data_writeReg[10]~179_combout ),
	.datab(\my_processor|data_writeReg[10]~307_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~25_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~99_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~229 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[8]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N2
cycloneive_lcell_comb \my_processor|data_writeReg[8]~230 (
// Equation(s):
// \my_processor|data_writeReg[8]~230_combout  = (\my_processor|data_writeReg[10]~178_combout  & (((\my_processor|data_writeReg[8]~229_combout )))) # (!\my_processor|data_writeReg[10]~178_combout  & ((\my_processor|data_writeReg[8]~229_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~59_combout ))) # (!\my_processor|data_writeReg[8]~229_combout  & (\my_processor|ALUOper|ShiftRight0~84_combout ))))

	.dataa(\my_processor|data_writeReg[10]~178_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~84_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~59_combout ),
	.datad(\my_processor|data_writeReg[8]~229_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~230 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[8]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N16
cycloneive_lcell_comb \my_processor|data_writeReg[8]~232 (
// Equation(s):
// \my_processor|data_writeReg[8]~232_combout  = (\my_processor|data_writeReg[2]~60_combout  & (((\my_processor|data_writeReg[8]~231_combout )))) # (!\my_processor|data_writeReg[2]~60_combout  & ((\my_processor|data_writeReg[8]~231_combout  & 
// ((\my_processor|data_writeReg[8]~230_combout ))) # (!\my_processor|data_writeReg[8]~231_combout  & (\my_processor|ALUOper|Add1~16_combout ))))

	.dataa(\my_processor|ALUOper|Add1~16_combout ),
	.datab(\my_processor|data_writeReg[2]~60_combout ),
	.datac(\my_processor|data_writeReg[8]~231_combout ),
	.datad(\my_processor|data_writeReg[8]~230_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~232 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[8]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N30
cycloneive_lcell_comb \my_processor|data_writeReg[8]~233 (
// Equation(s):
// \my_processor|data_writeReg[8]~233_combout  = (\my_processor|data_writeReg[2]~70_combout  & (\my_processor|ALUOper|Add0~16_combout )) # (!\my_processor|data_writeReg[2]~70_combout  & ((\my_processor|data_writeReg[8]~232_combout )))

	.dataa(\my_processor|ALUOper|Add0~16_combout ),
	.datab(\my_processor|data_writeReg[2]~70_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~232_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~233 .lut_mask = 16'hBB88;
defparam \my_processor|data_writeReg[8]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N4
cycloneive_lcell_comb \my_processor|data_writeReg[8]~234 (
// Equation(s):
// \my_processor|data_writeReg[8]~234_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [8])) # (!\my_processor|checker|isLw~combout  & (((\my_processor|data_writeReg[8]~233_combout  & 
// !\my_processor|ctrl_writeReg[0]~0_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[8]~233_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~234 .lut_mask = 16'h88B8;
defparam \my_processor|data_writeReg[8]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N6
cycloneive_lcell_comb \my_processor|data_writeReg[8]~235 (
// Equation(s):
// \my_processor|data_writeReg[8]~235_combout  = (\my_processor|checker|isSw~0_combout ) # ((\my_processor|data_writeReg[8]~234_combout ) # ((!\my_processor|checker|isLw~combout  & !\my_processor|data_writeReg[31]~56_combout )))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[8]~234_combout ),
	.datad(\my_processor|data_writeReg[31]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~235 .lut_mask = 16'hFAFB;
defparam \my_processor|data_writeReg[8]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[8]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[8]~feeder_combout  = \my_processor|data_writeReg[8]~235_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[8]~235_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[8]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N27
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~503 (
// Equation(s):
// \my_regfile|data_readRegB[8]~503_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [8] & ((\my_regfile|bcb|bitcheck[18]~13_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [8] & 
// (!\my_regfile|bcb|bitcheck[19]~14_combout  & ((\my_regfile|bcb|bitcheck[18]~13_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [8]),
	.datab(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~503 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[8]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~504 (
// Equation(s):
// \my_regfile|data_readRegB[8]~504_combout  = (\my_regfile|bcb|bitcheck[20]~16_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [8]) # ((\my_regfile|bcb|bitcheck[22]~17_combout )))) # (!\my_regfile|bcb|bitcheck[20]~16_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [8]) # (\my_regfile|bcb|bitcheck[22]~17_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~504 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[8]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~505 (
// Equation(s):
// \my_regfile|data_readRegB[8]~505_combout  = (\my_regfile|bcb|bitcheck[23]~20_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [8]) # (\my_regfile|bcb|bitcheck[24]~19_combout )))) # 
// (!\my_regfile|bcb|bitcheck[23]~20_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [8]) # ((\my_regfile|bcb|bitcheck[24]~19_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~505 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[8]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~506 (
// Equation(s):
// \my_regfile|data_readRegB[8]~506_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [8] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [8]) # (!\my_regfile|bcb|bitcheck[25]~22_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [8] & 
// (\my_regfile|bcb|bitcheck[26]~21_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [8]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [8]),
	.datab(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~506 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[8]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~507 (
// Equation(s):
// \my_regfile|data_readRegB[8]~507_combout  = (\my_regfile|data_readRegB[8]~503_combout  & (\my_regfile|data_readRegB[8]~504_combout  & (\my_regfile|data_readRegB[8]~505_combout  & \my_regfile|data_readRegB[8]~506_combout )))

	.dataa(\my_regfile|data_readRegB[8]~503_combout ),
	.datab(\my_regfile|data_readRegB[8]~504_combout ),
	.datac(\my_regfile|data_readRegB[8]~505_combout ),
	.datad(\my_regfile|data_readRegB[8]~506_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~507 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~501 (
// Equation(s):
// \my_regfile|data_readRegB[8]~501_combout  = (\my_regfile|bcb|bitcheck[16]~11_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [8])) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))) # (!\my_regfile|bcb|bitcheck[16]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [8]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~501 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[8]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~499 (
// Equation(s):
// \my_regfile|data_readRegB[8]~499_combout  = (\my_regfile|bcb|bitcheck[11]~6_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [8]) # (\my_regfile|bcb|bitcheck[12]~5_combout )))) # 
// (!\my_regfile|bcb|bitcheck[11]~6_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [8]) # ((\my_regfile|bcb|bitcheck[12]~5_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~499 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[8]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~500 (
// Equation(s):
// \my_regfile|data_readRegB[8]~500_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [8] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [8])) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [8] & 
// (\my_regfile|bcb|bitcheck[14]~7_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [8]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [8]),
	.datab(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~500 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[8]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~498 (
// Equation(s):
// \my_regfile|data_readRegB[8]~498_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [8] & (((\my_regfile|bcb|bitcheck[10]~1_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [8] & 
// (!\my_regfile|bcb|bitcheck[9]~3_combout  & ((\my_regfile|bcb|bitcheck[10]~1_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [8]),
	.datab(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datac(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~498 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegB[8]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~502 (
// Equation(s):
// \my_regfile|data_readRegB[8]~502_combout  = (\my_regfile|data_readRegB[8]~501_combout  & (\my_regfile|data_readRegB[8]~499_combout  & (\my_regfile|data_readRegB[8]~500_combout  & \my_regfile|data_readRegB[8]~498_combout )))

	.dataa(\my_regfile|data_readRegB[8]~501_combout ),
	.datab(\my_regfile|data_readRegB[8]~499_combout ),
	.datac(\my_regfile|data_readRegB[8]~500_combout ),
	.datad(\my_regfile|data_readRegB[8]~498_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~502 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~509 (
// Equation(s):
// \my_regfile|data_readRegB[8]~509_combout  = (\my_regfile|bcb|bitcheck[29]~27_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [8] & ((\my_regfile|bcb|bitcheck[30]~26_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [8])))) # 
// (!\my_regfile|bcb|bitcheck[29]~27_combout  & ((\my_regfile|bcb|bitcheck[30]~26_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [8]))))

	.dataa(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.datab(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~509 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[8]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~508 (
// Equation(s):
// \my_regfile|data_readRegB[8]~508_combout  = (\my_regfile|bcb|bitcheck[27]~25_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [8] & ((\my_regfile|bcb|bitcheck[28]~24_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [8])))) # 
// (!\my_regfile|bcb|bitcheck[27]~25_combout  & ((\my_regfile|bcb|bitcheck[28]~24_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [8]))))

	.dataa(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.datab(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~508 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[8]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~510 (
// Equation(s):
// \my_regfile|data_readRegB[8]~510_combout  = (\my_regfile|data_readRegB[8]~509_combout  & (\my_regfile|data_readRegB[8]~508_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [8]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datab(\my_regfile|data_readRegB[8]~509_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [8]),
	.datad(\my_regfile|data_readRegB[8]~508_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~510 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[8]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y49_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~511 (
// Equation(s):
// \my_regfile|data_readRegB[8]~511_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [8])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [8])))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [8]),
	.datac(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~511 .lut_mask = 16'hDF8F;
defparam \my_regfile|data_readRegB[8]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~515 (
// Equation(s):
// \my_regfile|data_readRegB[8]~515_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [8] & ((\my_regfile|bcb|bitcheck[8]~36_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [8] & 
// (!\my_regfile|bcb|bitcheck[7]~37_combout  & ((\my_regfile|bcb|bitcheck[8]~36_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [8]),
	.datab(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~515 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[8]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~514 (
// Equation(s):
// \my_regfile|data_readRegB[8]~514_combout  = (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [8])))) # (!\my_regfile|bcb|bitcheck[4]~34_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [8] & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [8]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datab(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~514 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[8]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~513 (
// Equation(s):
// \my_regfile|data_readRegB[8]~513_combout  = ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [8]))) # (!\my_regfile|bcb|bitcheck[3]~30_combout )

	.dataa(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~513 .lut_mask = 16'hFDDD;
defparam \my_regfile|data_readRegB[8]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~512 (
// Equation(s):
// \my_regfile|data_readRegB[8]~512_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [8]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [8]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~512 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegB[8]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~516 (
// Equation(s):
// \my_regfile|data_readRegB[8]~516_combout  = (\my_regfile|data_readRegB[8]~515_combout  & (\my_regfile|data_readRegB[8]~514_combout  & (\my_regfile|data_readRegB[8]~513_combout  & \my_regfile|data_readRegB[8]~512_combout )))

	.dataa(\my_regfile|data_readRegB[8]~515_combout ),
	.datab(\my_regfile|data_readRegB[8]~514_combout ),
	.datac(\my_regfile|data_readRegB[8]~513_combout ),
	.datad(\my_regfile|data_readRegB[8]~512_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~516 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~517 (
// Equation(s):
// \my_regfile|data_readRegB[8]~517_combout  = (\my_regfile|data_readRegB[8]~511_combout  & (\my_regfile|data_readRegB[8]~516_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [8]) # (!\my_regfile|bcb|bitcheck[3]~31_combout ))))

	.dataa(\my_regfile|data_readRegB[8]~511_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [8]),
	.datad(\my_regfile|data_readRegB[8]~516_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~517 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[8]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~518 (
// Equation(s):
// \my_regfile|data_readRegB[8]~518_combout  = (\my_regfile|data_readRegB[8]~507_combout  & (\my_regfile|data_readRegB[8]~502_combout  & (\my_regfile|data_readRegB[8]~510_combout  & \my_regfile|data_readRegB[8]~517_combout )))

	.dataa(\my_regfile|data_readRegB[8]~507_combout ),
	.datab(\my_regfile|data_readRegB[8]~502_combout ),
	.datac(\my_regfile|data_readRegB[8]~510_combout ),
	.datad(\my_regfile|data_readRegB[8]~517_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~518 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N22
cycloneive_lcell_comb \my_processor|dataB[8]~23 (
// Equation(s):
// \my_processor|dataB[8]~23_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [8])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[8]~518_combout )) # 
// (!\my_regfile|data_readRegB[31]~28_combout )))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegB[8]~518_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[8]~23 .lut_mask = 16'hF5B1;
defparam \my_processor|dataB[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N30
cycloneive_lcell_comb \my_processor|address_dmem[8]~20 (
// Equation(s):
// \my_processor|address_dmem[8]~20_combout  = (\my_processor|getDmemAddr|Add0~16_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(\my_processor|checker|isDmem~0_combout ),
	.datab(gnd),
	.datac(\my_processor|getDmemAddr|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|address_dmem[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[8]~20 .lut_mask = 16'hF5F5;
defparam \my_processor|address_dmem[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N16
cycloneive_lcell_comb \my_processor|data[7]~39 (
// Equation(s):
// \my_processor|data[7]~39_combout  = ((\my_regfile|data_readRegA[7]~532_combout  & (\my_regfile|data_readRegA[7]~529_combout  & \my_regfile|data_readRegA[7]~524_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[7]~532_combout ),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(\my_regfile|data_readRegA[7]~529_combout ),
	.datad(\my_regfile|data_readRegA[7]~524_combout ),
	.cin(gnd),
	.combout(\my_processor|data[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[7]~39 .lut_mask = 16'hB333;
defparam \my_processor|data[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[7]~39_combout ,\my_processor|data[6]~38_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N10
cycloneive_lcell_comb \my_processor|data_writeReg[4]~241 (
// Equation(s):
// \my_processor|data_writeReg[4]~241_combout  = (\my_processor|checker|isLw~combout ) # ((!\my_processor|data_writeReg[2]~70_combout  & (\my_processor|data_writeReg[2]~87_combout  & !\my_processor|ctrl_writeReg[0]~0_combout )))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|data_writeReg[2]~70_combout ),
	.datac(\my_processor|data_writeReg[2]~87_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~241 .lut_mask = 16'hAABA;
defparam \my_processor|data_writeReg[4]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N24
cycloneive_lcell_comb \my_processor|data_writeReg[7]~242 (
// Equation(s):
// \my_processor|data_writeReg[7]~242_combout  = (\my_processor|data_writeReg[17]~306_combout  & ((\my_processor|data_writeReg[4]~241_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [7]))) # (!\my_processor|data_writeReg[4]~241_combout  & 
// (\my_processor|ALUOper|Add0~14_combout )))) # (!\my_processor|data_writeReg[17]~306_combout  & (((\my_processor|data_writeReg[4]~241_combout ))))

	.dataa(\my_processor|ALUOper|Add0~14_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|data_writeReg[17]~306_combout ),
	.datad(\my_processor|data_writeReg[4]~241_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~242 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[7]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~74 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~70_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~73_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~73_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~70_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~74 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~85 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[9]~74_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[7]~76_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[7]~76_combout ),
	.datad(\my_processor|dataA[9]~74_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~85 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~86 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~82_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~85_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~85_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~82_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~86 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N12
cycloneive_lcell_comb \my_processor|data_writeReg[7]~239 (
// Equation(s):
// \my_processor|data_writeReg[7]~239_combout  = (\my_processor|data_writeReg[4]~83_combout  & (((!\my_processor|data_writeReg[1]~21_combout )))) # (!\my_processor|data_writeReg[4]~83_combout  & ((\my_processor|data_writeReg[1]~21_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~86_combout ))) # (!\my_processor|data_writeReg[1]~21_combout  & (\my_processor|ALUOper|ShiftRight0~63_combout ))))

	.dataa(\my_processor|data_writeReg[4]~83_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~63_combout ),
	.datac(\my_processor|data_writeReg[1]~21_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~86_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~239 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[7]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y43_N14
cycloneive_lcell_comb \my_processor|data_writeReg[7]~240 (
// Equation(s):
// \my_processor|data_writeReg[7]~240_combout  = (\my_processor|data_writeReg[4]~83_combout  & ((\my_processor|data_writeReg[7]~239_combout  & ((\my_processor|ALUOper|ShiftRight0~29_combout ))) # (!\my_processor|data_writeReg[7]~239_combout  & 
// (\my_processor|ALUOper|ShiftRight0~74_combout )))) # (!\my_processor|data_writeReg[4]~83_combout  & (((\my_processor|data_writeReg[7]~239_combout ))))

	.dataa(\my_processor|data_writeReg[4]~83_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~74_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~29_combout ),
	.datad(\my_processor|data_writeReg[7]~239_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~240 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[7]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N2
cycloneive_lcell_comb \my_processor|data_writeReg[7]~243 (
// Equation(s):
// \my_processor|data_writeReg[7]~243_combout  = (\my_processor|data_writeReg[7]~242_combout  & (((\my_processor|data_writeReg[7]~240_combout ) # (!\my_processor|data_writeReg[29]~305_combout )))) # (!\my_processor|data_writeReg[7]~242_combout  & 
// (\my_processor|data_writeReg[7]~238_combout  & ((\my_processor|data_writeReg[29]~305_combout ))))

	.dataa(\my_processor|data_writeReg[7]~238_combout ),
	.datab(\my_processor|data_writeReg[7]~242_combout ),
	.datac(\my_processor|data_writeReg[7]~240_combout ),
	.datad(\my_processor|data_writeReg[29]~305_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~243 .lut_mask = 16'hE2CC;
defparam \my_processor|data_writeReg[7]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N14
cycloneive_lcell_comb \my_processor|data_writeReg[7]~244 (
// Equation(s):
// \my_processor|data_writeReg[7]~244_combout  = (\my_processor|data_writeReg[7]~243_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[31]~303_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~243_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~244 .lut_mask = 16'hFF33;
defparam \my_processor|data_writeReg[7]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N21
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~244_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~530 (
// Equation(s):
// \my_regfile|data_readRegB[7]~530_combout  = (\my_regfile|bcb|bitcheck[30]~26_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [7]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|bcb|bitcheck[30]~26_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [7]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~530 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[7]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~529 (
// Equation(s):
// \my_regfile|data_readRegB[7]~529_combout  = (\my_regfile|bcb|bitcheck[27]~25_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [7]) # (\my_regfile|bcb|bitcheck[28]~24_combout )))) # 
// (!\my_regfile|bcb|bitcheck[27]~25_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [7]) # ((\my_regfile|bcb|bitcheck[28]~24_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~529 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[7]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~531 (
// Equation(s):
// \my_regfile|data_readRegB[7]~531_combout  = (\my_regfile|data_readRegB[7]~530_combout  & (\my_regfile|data_readRegB[7]~529_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [7]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[7]~530_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [7]),
	.datac(\my_regfile|data_readRegB[7]~529_combout ),
	.datad(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~531 .lut_mask = 16'h80A0;
defparam \my_regfile|data_readRegB[7]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~525 (
// Equation(s):
// \my_regfile|data_readRegB[7]~525_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [7] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [7]) # (\my_regfile|bcb|bitcheck[20]~16_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [7] & 
// (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [7]) # (\my_regfile|bcb|bitcheck[20]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [7]),
	.datab(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~525 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[7]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~526 (
// Equation(s):
// \my_regfile|data_readRegB[7]~526_combout  = (\my_regfile|bcb|bitcheck[24]~19_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [7])) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))) # (!\my_regfile|bcb|bitcheck[24]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [7]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datab(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~526 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[7]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~527 (
// Equation(s):
// \my_regfile|data_readRegB[7]~527_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [7])) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [7]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~527 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[7]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~524 (
// Equation(s):
// \my_regfile|data_readRegB[7]~524_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [7] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [7]) # (!\my_regfile|bcb|bitcheck[19]~14_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [7] & 
// (\my_regfile|bcb|bitcheck[18]~13_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [7]) # (!\my_regfile|bcb|bitcheck[19]~14_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [7]),
	.datab(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~524 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[7]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~528 (
// Equation(s):
// \my_regfile|data_readRegB[7]~528_combout  = (\my_regfile|data_readRegB[7]~525_combout  & (\my_regfile|data_readRegB[7]~526_combout  & (\my_regfile|data_readRegB[7]~527_combout  & \my_regfile|data_readRegB[7]~524_combout )))

	.dataa(\my_regfile|data_readRegB[7]~525_combout ),
	.datab(\my_regfile|data_readRegB[7]~526_combout ),
	.datac(\my_regfile|data_readRegB[7]~527_combout ),
	.datad(\my_regfile|data_readRegB[7]~524_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~528 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~519 (
// Equation(s):
// \my_regfile|data_readRegB[7]~519_combout  = (\my_regfile|bcb|bitcheck[9]~3_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [7]) # (\my_regfile|bcb|bitcheck[10]~1_combout )))) # 
// (!\my_regfile|bcb|bitcheck[9]~3_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [7]) # ((\my_regfile|bcb|bitcheck[10]~1_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [7]),
	.datac(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~519 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegB[7]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~520 (
// Equation(s):
// \my_regfile|data_readRegB[7]~520_combout  = (\my_regfile|bcb|bitcheck[12]~5_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [7])) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))) # (!\my_regfile|bcb|bitcheck[12]~5_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [7]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~520 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[7]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~521 (
// Equation(s):
// \my_regfile|data_readRegB[7]~521_combout  = (\my_regfile|bcb|bitcheck[14]~7_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [7])) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))) # (!\my_regfile|bcb|bitcheck[14]~7_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [7]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datab(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~521 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[7]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~522 (
// Equation(s):
// \my_regfile|data_readRegB[7]~522_combout  = (\my_regfile|bcb|bitcheck[16]~11_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [7])) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))) # (!\my_regfile|bcb|bitcheck[16]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [7]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~522 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[7]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~523 (
// Equation(s):
// \my_regfile|data_readRegB[7]~523_combout  = (\my_regfile|data_readRegB[7]~519_combout  & (\my_regfile|data_readRegB[7]~520_combout  & (\my_regfile|data_readRegB[7]~521_combout  & \my_regfile|data_readRegB[7]~522_combout )))

	.dataa(\my_regfile|data_readRegB[7]~519_combout ),
	.datab(\my_regfile|data_readRegB[7]~520_combout ),
	.datac(\my_regfile|data_readRegB[7]~521_combout ),
	.datad(\my_regfile|data_readRegB[7]~522_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~523 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~532 (
// Equation(s):
// \my_regfile|data_readRegB[7]~532_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [7])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [7])))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~532 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegB[7]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~534 (
// Equation(s):
// \my_regfile|data_readRegB[7]~534_combout  = ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [7]))) # (!\my_regfile|bcb|bitcheck[3]~30_combout )

	.dataa(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [7]),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~534 .lut_mask = 16'hFFD5;
defparam \my_regfile|data_readRegB[7]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~533 (
// Equation(s):
// \my_regfile|data_readRegB[7]~533_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [7]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [7]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [7]),
	.datac(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~533 .lut_mask = 16'hFD5D;
defparam \my_regfile|data_readRegB[7]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y46_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~536 (
// Equation(s):
// \my_regfile|data_readRegB[7]~536_combout  = (\my_regfile|bcb|bitcheck[8]~36_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [7])) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))) # (!\my_regfile|bcb|bitcheck[8]~36_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [7]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datab(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[8].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~536 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[7]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~535 (
// Equation(s):
// \my_regfile|data_readRegB[7]~535_combout  = (\my_regfile|bcb|bitcheck[6]~35_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [7]) # ((\my_regfile|bcb|bitcheck[4]~34_combout )))) # (!\my_regfile|bcb|bitcheck[6]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [7]) # (\my_regfile|bcb|bitcheck[4]~34_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [7]),
	.datac(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~535 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[7]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~537 (
// Equation(s):
// \my_regfile|data_readRegB[7]~537_combout  = (\my_regfile|data_readRegB[7]~534_combout  & (\my_regfile|data_readRegB[7]~533_combout  & (\my_regfile|data_readRegB[7]~536_combout  & \my_regfile|data_readRegB[7]~535_combout )))

	.dataa(\my_regfile|data_readRegB[7]~534_combout ),
	.datab(\my_regfile|data_readRegB[7]~533_combout ),
	.datac(\my_regfile|data_readRegB[7]~536_combout ),
	.datad(\my_regfile|data_readRegB[7]~535_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~537 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~538 (
// Equation(s):
// \my_regfile|data_readRegB[7]~538_combout  = (\my_regfile|data_readRegB[7]~532_combout  & (\my_regfile|data_readRegB[7]~537_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [7]) # (!\my_regfile|bcb|bitcheck[3]~31_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[3]~31_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [7]),
	.datac(\my_regfile|data_readRegB[7]~532_combout ),
	.datad(\my_regfile|data_readRegB[7]~537_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~538 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[7]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~539 (
// Equation(s):
// \my_regfile|data_readRegB[7]~539_combout  = (\my_regfile|data_readRegB[7]~531_combout  & (\my_regfile|data_readRegB[7]~528_combout  & (\my_regfile|data_readRegB[7]~523_combout  & \my_regfile|data_readRegB[7]~538_combout )))

	.dataa(\my_regfile|data_readRegB[7]~531_combout ),
	.datab(\my_regfile|data_readRegB[7]~528_combout ),
	.datac(\my_regfile|data_readRegB[7]~523_combout ),
	.datad(\my_regfile|data_readRegB[7]~538_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~539 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N6
cycloneive_lcell_comb \my_processor|dataB[7]~24 (
// Equation(s):
// \my_processor|dataB[7]~24_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [7])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[7]~539_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegB[7]~539_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[7]~24 .lut_mask = 16'hAFA3;
defparam \my_processor|dataB[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N22
cycloneive_lcell_comb \my_processor|address_dmem[7]~19 (
// Equation(s):
// \my_processor|address_dmem[7]~19_combout  = (\my_processor|getDmemAddr|Add0~14_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|checker|isDmem~0_combout ),
	.datad(\my_processor|getDmemAddr|Add0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[7]~19 .lut_mask = 16'hFF0F;
defparam \my_processor|address_dmem[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~429 (
// Equation(s):
// \my_regfile|data_readRegA[11]~429_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [11]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [11]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~429 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[11]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~430 (
// Equation(s):
// \my_regfile|data_readRegA[11]~430_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [11]) # ((!\my_regfile|bca|bitcheck[5]~3_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [11] & 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [11]) # (!\my_regfile|bca|bitcheck[5]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [11]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [11]),
	.datac(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[5]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~430 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegA[11]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~432 (
// Equation(s):
// \my_regfile|data_readRegA[11]~432_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [11] & ((\my_regfile|bca|bitcheck[12]~9_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [11] & 
// (!\my_regfile|bca|bitcheck[11]~10_combout  & ((\my_regfile|bca|bitcheck[12]~9_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datac(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~432 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[11]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~431 (
// Equation(s):
// \my_regfile|data_readRegA[11]~431_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [11]) # (\my_regfile|bca|bitcheck[10]~5_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [11]) # (\my_regfile|bca|bitcheck[10]~5_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[10]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~431 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[11]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~434 (
// Equation(s):
// \my_regfile|data_readRegA[11]~434_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [11] & ((\my_regfile|bca|bitcheck[16]~15_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [11] & 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|bca|bitcheck[16]~15_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~434 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[11]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~433 (
// Equation(s):
// \my_regfile|data_readRegA[11]~433_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [11]) # (\my_regfile|bca|bitcheck[14]~11_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & (((\my_regfile|regWriteCheck_loop[14].dffei|q [11]) # (\my_regfile|bca|bitcheck[14]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~433 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[11]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~435 (
// Equation(s):
// \my_regfile|data_readRegA[11]~435_combout  = (\my_regfile|data_readRegA[11]~432_combout  & (\my_regfile|data_readRegA[11]~431_combout  & (\my_regfile|data_readRegA[11]~434_combout  & \my_regfile|data_readRegA[11]~433_combout )))

	.dataa(\my_regfile|data_readRegA[11]~432_combout ),
	.datab(\my_regfile|data_readRegA[11]~431_combout ),
	.datac(\my_regfile|data_readRegA[11]~434_combout ),
	.datad(\my_regfile|data_readRegA[11]~433_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~435 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y49_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~438 (
// Equation(s):
// \my_regfile|data_readRegA[11]~438_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [11]) # ((!\my_processor|ctrl_readRegA[1]~10_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (((\my_regfile|regWriteCheck_loop[2].dffei|q [11] & \my_processor|ctrl_readRegA[1]~10_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [11]),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [11]),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~438 .lut_mask = 16'hB8CC;
defparam \my_regfile|data_readRegA[11]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~437 (
// Equation(s):
// \my_regfile|data_readRegA[11]~437_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [11] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [11])) # (!\my_regfile|bca|bitcheck[7]~22_combout ))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [11] & 
// (\my_regfile|bca|bitcheck[8]~21_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [11]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~437 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[11]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y48_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~436 (
// Equation(s):
// \my_regfile|data_readRegA[11]~436_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [11]) # ((\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [11] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [11]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [11]),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [11]),
	.datac(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~436 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[11]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~439 (
// Equation(s):
// \my_regfile|data_readRegA[11]~439_combout  = (\my_regfile|data_readRegA[11]~437_combout  & (\my_regfile|data_readRegA[11]~436_combout  & ((\my_regfile|data_readRegA[11]~438_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_regfile|data_readRegA[11]~438_combout ),
	.datac(\my_regfile|data_readRegA[11]~437_combout ),
	.datad(\my_regfile|data_readRegA[11]~436_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~439 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[11]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~440 (
// Equation(s):
// \my_regfile|data_readRegA[11]~440_combout  = (\my_regfile|data_readRegA[11]~429_combout  & (\my_regfile|data_readRegA[11]~430_combout  & (\my_regfile|data_readRegA[11]~435_combout  & \my_regfile|data_readRegA[11]~439_combout )))

	.dataa(\my_regfile|data_readRegA[11]~429_combout ),
	.datab(\my_regfile|data_readRegA[11]~430_combout ),
	.datac(\my_regfile|data_readRegA[11]~435_combout ),
	.datad(\my_regfile|data_readRegA[11]~439_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~440 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~447 (
// Equation(s):
// \my_regfile|data_readRegA[11]~447_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [11])) # (!\my_regfile|bca|bitcheck[29]~40_combout ))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [11]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|bca|bitcheck[29]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [11]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~447 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[11]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~446 (
// Equation(s):
// \my_regfile|data_readRegA[11]~446_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [11] & (((\my_regfile|regWriteCheck_loop[28].dffei|q [11]) # (\my_regfile|bca|bitcheck[28]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [11] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [11]) # (\my_regfile|bca|bitcheck[28]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[28]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~446 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[11]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~448 (
// Equation(s):
// \my_regfile|data_readRegA[11]~448_combout  = (\my_regfile|data_readRegA[11]~447_combout  & (\my_regfile|data_readRegA[11]~446_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [11]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|data_readRegA[11]~447_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [11]),
	.datac(\my_regfile|data_readRegA[11]~446_combout ),
	.datad(\my_regfile|bca|bitcheck[31]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~448 .lut_mask = 16'h80A0;
defparam \my_regfile|data_readRegA[11]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N30
cycloneive_lcell_comb \my_processor|data[11]~43 (
// Equation(s):
// \my_processor|data[11]~43_combout  = ((\my_regfile|data_readRegA[11]~440_combout  & (\my_regfile|data_readRegA[11]~448_combout  & \my_regfile|data_readRegA[11]~445_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[11]~440_combout ),
	.datab(\my_regfile|data_readRegA[11]~448_combout ),
	.datac(\my_regfile|data_readRegA[31]~719_combout ),
	.datad(\my_regfile|data_readRegA[11]~445_combout ),
	.cin(gnd),
	.combout(\my_processor|data[11]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[11]~43 .lut_mask = 16'h8F0F;
defparam \my_processor|data[11]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[11]~43_combout ,\my_processor|data[10]~42_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N26
cycloneive_lcell_comb \my_processor|data_writeReg[10]~217 (
// Equation(s):
// \my_processor|data_writeReg[10]~217_combout  = (\my_processor|dataA[10]~73_combout  & ((\my_processor|data_writeReg[4]~66_combout ) # ((\my_processor|data_writeReg[2]~60_combout  & \my_processor|dataB[10]~21_combout )))) # 
// (!\my_processor|dataA[10]~73_combout  & (\my_processor|data_writeReg[4]~66_combout  & ((\my_processor|dataB[10]~21_combout ) # (!\my_processor|data_writeReg[2]~60_combout ))))

	.dataa(\my_processor|dataA[10]~73_combout ),
	.datab(\my_processor|data_writeReg[4]~66_combout ),
	.datac(\my_processor|data_writeReg[2]~60_combout ),
	.datad(\my_processor|dataB[10]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~217 .lut_mask = 16'hEC8C;
defparam \my_processor|data_writeReg[10]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N30
cycloneive_lcell_comb \my_processor|data_writeReg[10]~215 (
// Equation(s):
// \my_processor|data_writeReg[10]~215_combout  = (\my_processor|data_writeReg[10]~179_combout  & ((\my_processor|data_writeReg[10]~307_combout ) # ((\my_processor|ALUOper|ShiftRight0~17_combout )))) # (!\my_processor|data_writeReg[10]~179_combout  & 
// (!\my_processor|data_writeReg[10]~307_combout  & (\my_processor|ALUOper|ShiftLeft0~93_combout )))

	.dataa(\my_processor|data_writeReg[10]~179_combout ),
	.datab(\my_processor|data_writeReg[10]~307_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~93_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~215 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[10]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~78 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~65_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~77_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftRight0~77_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~78 .lut_mask = 16'hFC0C;
defparam \my_processor|ALUOper|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N0
cycloneive_lcell_comb \my_processor|data_writeReg[10]~216 (
// Equation(s):
// \my_processor|data_writeReg[10]~216_combout  = (\my_processor|data_writeReg[10]~215_combout  & (((\my_processor|data_writeReg[10]~178_combout ) # (\my_processor|ALUOper|ShiftRight0~51_combout )))) # (!\my_processor|data_writeReg[10]~215_combout  & 
// (\my_processor|ALUOper|ShiftRight0~78_combout  & (!\my_processor|data_writeReg[10]~178_combout )))

	.dataa(\my_processor|data_writeReg[10]~215_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~78_combout ),
	.datac(\my_processor|data_writeReg[10]~178_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~51_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~216 .lut_mask = 16'hAEA4;
defparam \my_processor|data_writeReg[10]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N6
cycloneive_lcell_comb \my_processor|data_writeReg[10]~218 (
// Equation(s):
// \my_processor|data_writeReg[10]~218_combout  = (\my_processor|data_writeReg[2]~60_combout  & (\my_processor|data_writeReg[10]~217_combout )) # (!\my_processor|data_writeReg[2]~60_combout  & ((\my_processor|data_writeReg[10]~217_combout  & 
// ((\my_processor|data_writeReg[10]~216_combout ))) # (!\my_processor|data_writeReg[10]~217_combout  & (\my_processor|ALUOper|Add1~20_combout ))))

	.dataa(\my_processor|data_writeReg[2]~60_combout ),
	.datab(\my_processor|data_writeReg[10]~217_combout ),
	.datac(\my_processor|ALUOper|Add1~20_combout ),
	.datad(\my_processor|data_writeReg[10]~216_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~218 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[10]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N8
cycloneive_lcell_comb \my_processor|data_writeReg[10]~219 (
// Equation(s):
// \my_processor|data_writeReg[10]~219_combout  = (\my_processor|data_writeReg[2]~70_combout  & (\my_processor|ALUOper|Add0~20_combout )) # (!\my_processor|data_writeReg[2]~70_combout  & ((\my_processor|data_writeReg[10]~218_combout )))

	.dataa(\my_processor|data_writeReg[2]~70_combout ),
	.datab(\my_processor|ALUOper|Add0~20_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[10]~218_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~219 .lut_mask = 16'hDD88;
defparam \my_processor|data_writeReg[10]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N2
cycloneive_lcell_comb \my_processor|data_writeReg[10]~220 (
// Equation(s):
// \my_processor|data_writeReg[10]~220_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [10])) # (!\my_processor|checker|isLw~combout  & (((\my_processor|data_writeReg[10]~219_combout  & 
// !\my_processor|ctrl_writeReg[0]~0_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[10]~219_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~220 .lut_mask = 16'h88B8;
defparam \my_processor|data_writeReg[10]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N4
cycloneive_lcell_comb \my_processor|data_writeReg[10]~221 (
// Equation(s):
// \my_processor|data_writeReg[10]~221_combout  = (\my_processor|checker|isSw~0_combout ) # ((\my_processor|data_writeReg[10]~220_combout ) # ((!\my_processor|checker|isLw~combout  & !\my_processor|data_writeReg[31]~56_combout )))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[31]~56_combout ),
	.datad(\my_processor|data_writeReg[10]~220_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~221 .lut_mask = 16'hFFAB;
defparam \my_processor|data_writeReg[10]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y41_N5
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[10]~221_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~468 (
// Equation(s):
// \my_regfile|data_readRegA[10]~468_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [10])) # (!\my_regfile|bca|bitcheck[29]~40_combout ))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [10]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|bca|bitcheck[29]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~468 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[10]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~467 (
// Equation(s):
// \my_regfile|data_readRegA[10]~467_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [10] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [10] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~467 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[10]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~469 (
// Equation(s):
// \my_regfile|data_readRegA[10]~469_combout  = (\my_regfile|data_readRegA[10]~468_combout  & (\my_regfile|data_readRegA[10]~467_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [10]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datac(\my_regfile|data_readRegA[10]~468_combout ),
	.datad(\my_regfile|data_readRegA[10]~467_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~469 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[10]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N8
cycloneive_lcell_comb \my_processor|data[10]~42 (
// Equation(s):
// \my_processor|data[10]~42_combout  = ((\my_regfile|data_readRegA[10]~469_combout  & (\my_regfile|data_readRegA[10]~466_combout  & \my_regfile|data_readRegA[10]~461_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[10]~469_combout ),
	.datab(\my_regfile|data_readRegA[10]~466_combout ),
	.datac(\my_regfile|data_readRegA[31]~719_combout ),
	.datad(\my_regfile|data_readRegA[10]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|data[10]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[10]~42 .lut_mask = 16'h8F0F;
defparam \my_processor|data[10]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~75 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~62_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~74_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~74_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~75 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N2
cycloneive_lcell_comb \my_processor|data_writeReg[11]~208 (
// Equation(s):
// \my_processor|data_writeReg[11]~208_combout  = (\my_processor|data_writeReg[10]~179_combout  & ((\my_processor|data_writeReg[10]~307_combout ) # ((\my_processor|ALUOper|ShiftRight0~13_combout )))) # (!\my_processor|data_writeReg[10]~179_combout  & 
// (!\my_processor|data_writeReg[10]~307_combout  & (\my_processor|ALUOper|ShiftLeft0~90_combout )))

	.dataa(\my_processor|data_writeReg[10]~179_combout ),
	.datab(\my_processor|data_writeReg[10]~307_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~90_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~208 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[11]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N28
cycloneive_lcell_comb \my_processor|data_writeReg[11]~209 (
// Equation(s):
// \my_processor|data_writeReg[11]~209_combout  = (\my_processor|data_writeReg[10]~178_combout  & (((\my_processor|data_writeReg[11]~208_combout )))) # (!\my_processor|data_writeReg[10]~178_combout  & ((\my_processor|data_writeReg[11]~208_combout  & 
// (\my_processor|ALUOper|ShiftRight0~47_combout )) # (!\my_processor|data_writeReg[11]~208_combout  & ((\my_processor|ALUOper|ShiftRight0~75_combout )))))

	.dataa(\my_processor|data_writeReg[10]~178_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~47_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~75_combout ),
	.datad(\my_processor|data_writeReg[11]~208_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~209 .lut_mask = 16'hEE50;
defparam \my_processor|data_writeReg[11]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N24
cycloneive_lcell_comb \my_processor|data_writeReg[11]~210 (
// Equation(s):
// \my_processor|data_writeReg[11]~210_combout  = (\my_processor|data_writeReg[4]~66_combout  & (((\my_processor|data_writeReg[2]~60_combout ) # (\my_processor|data_writeReg[11]~209_combout )))) # (!\my_processor|data_writeReg[4]~66_combout  & 
// (\my_processor|ALUOper|Add1~22_combout  & (!\my_processor|data_writeReg[2]~60_combout )))

	.dataa(\my_processor|data_writeReg[4]~66_combout ),
	.datab(\my_processor|ALUOper|Add1~22_combout ),
	.datac(\my_processor|data_writeReg[2]~60_combout ),
	.datad(\my_processor|data_writeReg[11]~209_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~210 .lut_mask = 16'hAEA4;
defparam \my_processor|data_writeReg[11]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N2
cycloneive_lcell_comb \my_processor|data_writeReg[11]~211 (
// Equation(s):
// \my_processor|data_writeReg[11]~211_combout  = (\my_processor|dataA[11]~72_combout  & ((\my_processor|data_writeReg[11]~210_combout ) # ((\my_processor|dataB[11]~20_combout  & \my_processor|data_writeReg[2]~60_combout )))) # 
// (!\my_processor|dataA[11]~72_combout  & (\my_processor|data_writeReg[11]~210_combout  & ((\my_processor|dataB[11]~20_combout ) # (!\my_processor|data_writeReg[2]~60_combout ))))

	.dataa(\my_processor|dataA[11]~72_combout ),
	.datab(\my_processor|dataB[11]~20_combout ),
	.datac(\my_processor|data_writeReg[2]~60_combout ),
	.datad(\my_processor|data_writeReg[11]~210_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~211 .lut_mask = 16'hEF80;
defparam \my_processor|data_writeReg[11]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N16
cycloneive_lcell_comb \my_processor|data_writeReg[11]~212 (
// Equation(s):
// \my_processor|data_writeReg[11]~212_combout  = (\my_processor|data_writeReg[2]~70_combout  & (\my_processor|ALUOper|Add0~22_combout )) # (!\my_processor|data_writeReg[2]~70_combout  & ((\my_processor|data_writeReg[11]~211_combout )))

	.dataa(\my_processor|ALUOper|Add0~22_combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[2]~70_combout ),
	.datad(\my_processor|data_writeReg[11]~211_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~212 .lut_mask = 16'hAFA0;
defparam \my_processor|data_writeReg[11]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N18
cycloneive_lcell_comb \my_processor|data_writeReg[11]~213 (
// Equation(s):
// \my_processor|data_writeReg[11]~213_combout  = (\my_processor|checker|isLw~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [11]) # ((\my_processor|data_writeReg[2]~304_combout  & \my_processor|data_writeReg[11]~212_combout )))) # 
// (!\my_processor|checker|isLw~combout  & (((\my_processor|data_writeReg[2]~304_combout  & \my_processor|data_writeReg[11]~212_combout ))))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|data_writeReg[2]~304_combout ),
	.datad(\my_processor|data_writeReg[11]~212_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~213 .lut_mask = 16'hF888;
defparam \my_processor|data_writeReg[11]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N12
cycloneive_lcell_comb \my_processor|data_writeReg[11]~214 (
// Equation(s):
// \my_processor|data_writeReg[11]~214_combout  = (\my_processor|data_writeReg[11]~213_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[31]~303_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~213_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~214 .lut_mask = 16'hFF33;
defparam \my_processor|data_writeReg[11]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N5
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~214_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~443 (
// Equation(s):
// \my_regfile|data_readRegA[11]~443_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [11]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & (((\my_regfile|regWriteCheck_loop[24].dffei|q [11]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~443 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[11]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~444 (
// Equation(s):
// \my_regfile|data_readRegA[11]~444_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [11]) # ((!\my_regfile|bca|bitcheck[25]~35_combout )))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [11]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~444 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[11]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~441 (
// Equation(s):
// \my_regfile|data_readRegA[11]~441_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [11]) # ((!\my_regfile|bca|bitcheck[19]~24_combout )))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [11]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[19]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~441 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[11]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~442 (
// Equation(s):
// \my_regfile|data_readRegA[11]~442_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & (((\my_regfile|regWriteCheck_loop[20].dffei|q [11]) # (\my_regfile|bca|bitcheck[20]~28_combout )))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [11]) # (\my_regfile|bca|bitcheck[20]~28_combout ))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~442 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[11]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~445 (
// Equation(s):
// \my_regfile|data_readRegA[11]~445_combout  = (\my_regfile|data_readRegA[11]~443_combout  & (\my_regfile|data_readRegA[11]~444_combout  & (\my_regfile|data_readRegA[11]~441_combout  & \my_regfile|data_readRegA[11]~442_combout )))

	.dataa(\my_regfile|data_readRegA[11]~443_combout ),
	.datab(\my_regfile|data_readRegA[11]~444_combout ),
	.datac(\my_regfile|data_readRegA[11]~441_combout ),
	.datad(\my_regfile|data_readRegA[11]~442_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~445 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~449 (
// Equation(s):
// \my_regfile|data_readRegA[11]~449_combout  = (\my_regfile|data_readRegA[11]~445_combout  & (\my_regfile|data_readRegA[11]~448_combout  & \my_regfile|data_readRegA[11]~440_combout ))

	.dataa(\my_regfile|data_readRegA[11]~445_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[11]~448_combout ),
	.datad(\my_regfile|data_readRegA[11]~440_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~449 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[11]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N30
cycloneive_lcell_comb \my_processor|dataA[11]~110 (
// Equation(s):
// \my_processor|dataA[11]~110_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[11]~449_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegA[11]~449_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[11]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[11]~110 .lut_mask = 16'h0F01;
defparam \my_processor|dataA[11]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N8
cycloneive_lcell_comb \my_processor|dataA[11]~72 (
// Equation(s):
// \my_processor|dataA[11]~72_combout  = (\my_processor|dataA[11]~110_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[11]~454_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~28_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_processor|dataA[11]~110_combout ),
	.datad(\my_regfile|data_readRegB[11]~454_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[11]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[11]~72 .lut_mask = 16'hFCF4;
defparam \my_processor|dataA[11]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~73 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[13]~70_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[11]~72_combout ))

	.dataa(\my_processor|dataA[11]~72_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[13]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~73 .lut_mask = 16'hE2E2;
defparam \my_processor|ALUOper|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~77 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~77_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~73_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~76_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~73_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~76_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~77 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~87 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~87_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[8]~75_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & ((\my_processor|dataA[6]~78_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|dataA[8]~75_combout ),
	.datac(\my_processor|dataA[6]~78_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~87 .lut_mask = 16'h4450;
defparam \my_processor|ALUOper|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~88 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~88_combout  = (\my_processor|ALUOper|ShiftRight0~87_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|ALUOper|ShiftRight0~85_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftRight0~87_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|ALUOper|ShiftRight0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~88 .lut_mask = 16'hFCCC;
defparam \my_processor|ALUOper|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N18
cycloneive_lcell_comb \my_processor|data_writeReg[6]~247 (
// Equation(s):
// \my_processor|data_writeReg[6]~247_combout  = (\my_processor|data_writeReg[4]~83_combout  & ((\my_processor|ALUOper|ShiftRight0~77_combout ) # ((!\my_processor|data_writeReg[1]~21_combout )))) # (!\my_processor|data_writeReg[4]~83_combout  & 
// (((\my_processor|data_writeReg[1]~21_combout  & \my_processor|ALUOper|ShiftRight0~88_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~77_combout ),
	.datab(\my_processor|data_writeReg[4]~83_combout ),
	.datac(\my_processor|data_writeReg[1]~21_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~88_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~247 .lut_mask = 16'hBC8C;
defparam \my_processor|data_writeReg[6]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N20
cycloneive_lcell_comb \my_processor|data_writeReg[6]~248 (
// Equation(s):
// \my_processor|data_writeReg[6]~248_combout  = (\my_processor|data_writeReg[1]~21_combout  & (\my_processor|data_writeReg[6]~247_combout )) # (!\my_processor|data_writeReg[1]~21_combout  & ((\my_processor|data_writeReg[6]~247_combout  & 
// (\my_processor|ALUOper|ShiftRight0~34_combout )) # (!\my_processor|data_writeReg[6]~247_combout  & ((\my_processor|ALUOper|ShiftRight0~66_combout )))))

	.dataa(\my_processor|data_writeReg[1]~21_combout ),
	.datab(\my_processor|data_writeReg[6]~247_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~34_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~248 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[6]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N6
cycloneive_lcell_comb \my_processor|data_writeReg[6]~249 (
// Equation(s):
// \my_processor|data_writeReg[6]~249_combout  = (\my_processor|data_writeReg[17]~306_combout  & ((\my_processor|data_writeReg[4]~241_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [6]))) # (!\my_processor|data_writeReg[4]~241_combout  & 
// (\my_processor|ALUOper|Add0~12_combout )))) # (!\my_processor|data_writeReg[17]~306_combout  & (((\my_processor|data_writeReg[4]~241_combout ))))

	.dataa(\my_processor|ALUOper|Add0~12_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_processor|data_writeReg[17]~306_combout ),
	.datad(\my_processor|data_writeReg[4]~241_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~249 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[6]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N20
cycloneive_lcell_comb \my_processor|data_writeReg[6]~250 (
// Equation(s):
// \my_processor|data_writeReg[6]~250_combout  = (\my_processor|data_writeReg[29]~305_combout  & ((\my_processor|data_writeReg[6]~249_combout  & ((\my_processor|data_writeReg[6]~248_combout ))) # (!\my_processor|data_writeReg[6]~249_combout  & 
// (\my_processor|data_writeReg[6]~246_combout )))) # (!\my_processor|data_writeReg[29]~305_combout  & (((\my_processor|data_writeReg[6]~249_combout ))))

	.dataa(\my_processor|data_writeReg[6]~246_combout ),
	.datab(\my_processor|data_writeReg[29]~305_combout ),
	.datac(\my_processor|data_writeReg[6]~248_combout ),
	.datad(\my_processor|data_writeReg[6]~249_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~250 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[6]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N2
cycloneive_lcell_comb \my_processor|data_writeReg[6]~251 (
// Equation(s):
// \my_processor|data_writeReg[6]~251_combout  = (\my_processor|data_writeReg[6]~250_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~250_combout ),
	.datad(\my_processor|data_writeReg[31]~303_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~251 .lut_mask = 16'hF0FF;
defparam \my_processor|data_writeReg[6]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y46_N21
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~541 (
// Equation(s):
// \my_regfile|data_readRegB[6]~541_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [6] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [6])) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [6] & 
// (\my_regfile|bcb|bitcheck[12]~5_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [6]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [6]),
	.datab(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~541 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[6]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~543 (
// Equation(s):
// \my_regfile|data_readRegB[6]~543_combout  = (\my_regfile|bcb|bitcheck[16]~11_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [6])) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))) # (!\my_regfile|bcb|bitcheck[16]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [6]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [6]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~543 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[6]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~540 (
// Equation(s):
// \my_regfile|data_readRegB[6]~540_combout  = (\my_regfile|bcb|bitcheck[9]~3_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [6] & ((\my_regfile|bcb|bitcheck[10]~1_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [6])))) # 
// (!\my_regfile|bcb|bitcheck[9]~3_combout  & ((\my_regfile|bcb|bitcheck[10]~1_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [6]))))

	.dataa(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datab(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [6]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~540 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[6]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~542 (
// Equation(s):
// \my_regfile|data_readRegB[6]~542_combout  = (\my_regfile|bcb|bitcheck[13]~9_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [6]) # (\my_regfile|bcb|bitcheck[14]~7_combout )))) # 
// (!\my_regfile|bcb|bitcheck[13]~9_combout  & (((\my_regfile|regWriteCheck_loop[14].dffei|q [6]) # (\my_regfile|bcb|bitcheck[14]~7_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~542 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[6]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~544 (
// Equation(s):
// \my_regfile|data_readRegB[6]~544_combout  = (\my_regfile|data_readRegB[6]~541_combout  & (\my_regfile|data_readRegB[6]~543_combout  & (\my_regfile|data_readRegB[6]~540_combout  & \my_regfile|data_readRegB[6]~542_combout )))

	.dataa(\my_regfile|data_readRegB[6]~541_combout ),
	.datab(\my_regfile|data_readRegB[6]~543_combout ),
	.datac(\my_regfile|data_readRegB[6]~540_combout ),
	.datad(\my_regfile|data_readRegB[6]~542_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~544 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~551 (
// Equation(s):
// \my_regfile|data_readRegB[6]~551_combout  = (\my_regfile|bcb|bitcheck[29]~27_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[30].dffei|q [6]) # (\my_regfile|bcb|bitcheck[30]~26_combout )))) # 
// (!\my_regfile|bcb|bitcheck[29]~27_combout  & (((\my_regfile|regWriteCheck_loop[30].dffei|q [6]) # (\my_regfile|bcb|bitcheck[30]~26_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~551 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[6]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~550 (
// Equation(s):
// \my_regfile|data_readRegB[6]~550_combout  = (\my_regfile|bcb|bitcheck[28]~24_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [6])) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))) # (!\my_regfile|bcb|bitcheck[28]~24_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [6]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datab(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [6]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~550 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[6]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~552 (
// Equation(s):
// \my_regfile|data_readRegB[6]~552_combout  = (\my_regfile|data_readRegB[6]~551_combout  & (\my_regfile|data_readRegB[6]~550_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [6]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [6]),
	.datac(\my_regfile|data_readRegB[6]~551_combout ),
	.datad(\my_regfile|data_readRegB[6]~550_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~552 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[6]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~553 (
// Equation(s):
// \my_regfile|data_readRegB[6]~553_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [6])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [6])))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [6]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~553 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegB[6]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~556 (
// Equation(s):
// \my_regfile|data_readRegB[6]~556_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [6] & (((\my_regfile|regWriteCheck_loop[6].dffei|q [6]) # (\my_regfile|bcb|bitcheck[6]~35_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [6] & 
// (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [6]) # (\my_regfile|bcb|bitcheck[6]~35_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [6]),
	.datab(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~556 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[6]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~555 (
// Equation(s):
// \my_regfile|data_readRegB[6]~555_combout  = ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [6]))) # (!\my_regfile|bcb|bitcheck[3]~30_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~555 .lut_mask = 16'hFBF3;
defparam \my_regfile|data_readRegB[6]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~557 (
// Equation(s):
// \my_regfile|data_readRegB[6]~557_combout  = (\my_regfile|bcb|bitcheck[7]~37_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [6]) # (\my_regfile|bcb|bitcheck[8]~36_combout )))) # 
// (!\my_regfile|bcb|bitcheck[7]~37_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [6]) # ((\my_regfile|bcb|bitcheck[8]~36_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~557 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[6]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~554 (
// Equation(s):
// \my_regfile|data_readRegB[6]~554_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [6])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [6])))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [6]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~554 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegB[6]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~558 (
// Equation(s):
// \my_regfile|data_readRegB[6]~558_combout  = (\my_regfile|data_readRegB[6]~556_combout  & (\my_regfile|data_readRegB[6]~555_combout  & (\my_regfile|data_readRegB[6]~557_combout  & \my_regfile|data_readRegB[6]~554_combout )))

	.dataa(\my_regfile|data_readRegB[6]~556_combout ),
	.datab(\my_regfile|data_readRegB[6]~555_combout ),
	.datac(\my_regfile|data_readRegB[6]~557_combout ),
	.datad(\my_regfile|data_readRegB[6]~554_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~558 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~559 (
// Equation(s):
// \my_regfile|data_readRegB[6]~559_combout  = (\my_regfile|data_readRegB[6]~553_combout  & (\my_regfile|data_readRegB[6]~558_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [6]) # (!\my_regfile|bcb|bitcheck[3]~31_combout ))))

	.dataa(\my_regfile|data_readRegB[6]~553_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [6]),
	.datad(\my_regfile|data_readRegB[6]~558_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~559 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[6]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~546 (
// Equation(s):
// \my_regfile|data_readRegB[6]~546_combout  = (\my_regfile|bcb|bitcheck[22]~17_combout  & (((\my_regfile|regWriteCheck_loop[20].dffei|q [6]) # (\my_regfile|bcb|bitcheck[20]~16_combout )))) # (!\my_regfile|bcb|bitcheck[22]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [6]) # (\my_regfile|bcb|bitcheck[20]~16_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~546 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[6]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~545 (
// Equation(s):
// \my_regfile|data_readRegB[6]~545_combout  = (\my_regfile|bcb|bitcheck[19]~14_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [6] & ((\my_regfile|bcb|bitcheck[18]~13_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [6])))) # 
// (!\my_regfile|bcb|bitcheck[19]~14_combout  & ((\my_regfile|bcb|bitcheck[18]~13_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [6]))))

	.dataa(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datab(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [6]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~545 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[6]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~548 (
// Equation(s):
// \my_regfile|data_readRegB[6]~548_combout  = (\my_regfile|bcb|bitcheck[25]~22_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [6] & ((\my_regfile|bcb|bitcheck[26]~21_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [6])))) # 
// (!\my_regfile|bcb|bitcheck[25]~22_combout  & ((\my_regfile|bcb|bitcheck[26]~21_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [6]))))

	.dataa(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datab(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [6]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~548 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[6]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~547 (
// Equation(s):
// \my_regfile|data_readRegB[6]~547_combout  = (\my_regfile|bcb|bitcheck[23]~20_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [6] & ((\my_regfile|bcb|bitcheck[24]~19_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [6])))) # 
// (!\my_regfile|bcb|bitcheck[23]~20_combout  & ((\my_regfile|bcb|bitcheck[24]~19_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [6]))))

	.dataa(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.datab(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [6]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~547 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[6]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~549 (
// Equation(s):
// \my_regfile|data_readRegB[6]~549_combout  = (\my_regfile|data_readRegB[6]~546_combout  & (\my_regfile|data_readRegB[6]~545_combout  & (\my_regfile|data_readRegB[6]~548_combout  & \my_regfile|data_readRegB[6]~547_combout )))

	.dataa(\my_regfile|data_readRegB[6]~546_combout ),
	.datab(\my_regfile|data_readRegB[6]~545_combout ),
	.datac(\my_regfile|data_readRegB[6]~548_combout ),
	.datad(\my_regfile|data_readRegB[6]~547_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~549 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~560 (
// Equation(s):
// \my_regfile|data_readRegB[6]~560_combout  = (\my_regfile|data_readRegB[6]~544_combout  & (\my_regfile|data_readRegB[6]~552_combout  & (\my_regfile|data_readRegB[6]~559_combout  & \my_regfile|data_readRegB[6]~549_combout )))

	.dataa(\my_regfile|data_readRegB[6]~544_combout ),
	.datab(\my_regfile|data_readRegB[6]~552_combout ),
	.datac(\my_regfile|data_readRegB[6]~559_combout ),
	.datad(\my_regfile|data_readRegB[6]~549_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~560 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~28 (
// Equation(s):
// \my_regfile|data_readRegA[31]~28_combout  = (\my_regfile|data_readRegA[31]~27_combout ) # (\my_regfile|data_readRegA[31]~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~27_combout ),
	.datad(\my_regfile|data_readRegA[31]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~28 .lut_mask = 16'hFFF0;
defparam \my_regfile|data_readRegA[31]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N10
cycloneive_lcell_comb \my_processor|dataA[6]~77 (
// Equation(s):
// \my_processor|dataA[6]~77_combout  = ((\my_regfile|data_readRegA[6]~553_combout  & (\my_regfile|data_readRegA[6]~550_combout  & \my_regfile|data_readRegA[6]~545_combout ))) # (!\my_regfile|data_readRegA[31]~28_combout )

	.dataa(\my_regfile|data_readRegA[31]~28_combout ),
	.datab(\my_regfile|data_readRegA[6]~553_combout ),
	.datac(\my_regfile|data_readRegA[6]~550_combout ),
	.datad(\my_regfile|data_readRegA[6]~545_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[6]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[6]~77 .lut_mask = 16'hD555;
defparam \my_processor|dataA[6]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N20
cycloneive_lcell_comb \my_processor|dataA[6]~78 (
// Equation(s):
// \my_processor|dataA[6]~78_combout  = (\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[6]~560_combout )) # (!\my_regfile|data_readRegB[31]~28_combout ))) # (!\my_processor|checker|isI~combout  & (((\my_processor|dataA[6]~77_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~28_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[6]~560_combout ),
	.datad(\my_processor|dataA[6]~77_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[6]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[6]~78 .lut_mask = 16'hF7C4;
defparam \my_processor|dataA[6]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N16
cycloneive_lcell_comb \my_processor|address_dmem[6]~18 (
// Equation(s):
// \my_processor|address_dmem[6]~18_combout  = (\my_processor|getDmemAddr|Add0~12_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|checker|isDmem~0_combout ),
	.datad(\my_processor|getDmemAddr|Add0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[6]~18 .lut_mask = 16'hFF0F;
defparam \my_processor|address_dmem[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N24
cycloneive_lcell_comb \my_processor|data[5]~37 (
// Equation(s):
// \my_processor|data[5]~37_combout  = (\my_regfile|data_readRegA[5]~575_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[5]~575_combout ),
	.cin(gnd),
	.combout(\my_processor|data[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[5]~37 .lut_mask = 16'hFF55;
defparam \my_processor|data[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[5]~37_combout ,\my_processor|data[4]~36_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N26
cycloneive_lcell_comb \my_processor|data_writeReg[5]~256 (
// Equation(s):
// \my_processor|data_writeReg[5]~256_combout  = (\my_processor|data_writeReg[17]~306_combout  & ((\my_processor|data_writeReg[4]~241_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [5]))) # (!\my_processor|data_writeReg[4]~241_combout  & 
// (\my_processor|ALUOper|Add0~10_combout )))) # (!\my_processor|data_writeReg[17]~306_combout  & (((\my_processor|data_writeReg[4]~241_combout ))))

	.dataa(\my_processor|ALUOper|Add0~10_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_processor|data_writeReg[17]~306_combout ),
	.datad(\my_processor|data_writeReg[4]~241_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~256 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[5]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~89 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[8]~75_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & (\my_processor|dataA[7]~76_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|dataA[7]~76_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|dataA[8]~75_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~89 .lut_mask = 16'hA808;
defparam \my_processor|ALUOper|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~90 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[6]~78_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[5]~79_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|dataA[5]~79_combout ),
	.datac(\my_processor|dataA[6]~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~90 .lut_mask = 16'hE4E4;
defparam \my_processor|ALUOper|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~91 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~91_combout  = (\my_processor|ALUOper|ShiftRight0~89_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|ALUOper|ShiftRight0~90_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~89_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~91 .lut_mask = 16'hF5F0;
defparam \my_processor|ALUOper|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N12
cycloneive_lcell_comb \my_processor|data_writeReg[5]~254 (
// Equation(s):
// \my_processor|data_writeReg[5]~254_combout  = (\my_processor|data_writeReg[4]~83_combout  & (!\my_processor|data_writeReg[1]~21_combout )) # (!\my_processor|data_writeReg[4]~83_combout  & ((\my_processor|data_writeReg[1]~21_combout  & 
// (\my_processor|ALUOper|ShiftRight0~91_combout )) # (!\my_processor|data_writeReg[1]~21_combout  & ((\my_processor|ALUOper|ShiftRight0~69_combout )))))

	.dataa(\my_processor|data_writeReg[4]~83_combout ),
	.datab(\my_processor|data_writeReg[1]~21_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~91_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~254 .lut_mask = 16'h7362;
defparam \my_processor|data_writeReg[5]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N30
cycloneive_lcell_comb \my_processor|data_writeReg[5]~255 (
// Equation(s):
// \my_processor|data_writeReg[5]~255_combout  = (\my_processor|data_writeReg[4]~83_combout  & ((\my_processor|data_writeReg[5]~254_combout  & ((\my_processor|ALUOper|ShiftRight0~38_combout ))) # (!\my_processor|data_writeReg[5]~254_combout  & 
// (\my_processor|ALUOper|ShiftRight0~80_combout )))) # (!\my_processor|data_writeReg[4]~83_combout  & (((\my_processor|data_writeReg[5]~254_combout ))))

	.dataa(\my_processor|data_writeReg[4]~83_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~80_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~38_combout ),
	.datad(\my_processor|data_writeReg[5]~254_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~255 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[5]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N28
cycloneive_lcell_comb \my_processor|data_writeReg[5]~257 (
// Equation(s):
// \my_processor|data_writeReg[5]~257_combout  = (\my_processor|data_writeReg[29]~305_combout  & ((\my_processor|data_writeReg[5]~256_combout  & ((\my_processor|data_writeReg[5]~255_combout ))) # (!\my_processor|data_writeReg[5]~256_combout  & 
// (\my_processor|data_writeReg[5]~253_combout )))) # (!\my_processor|data_writeReg[29]~305_combout  & (((\my_processor|data_writeReg[5]~256_combout ))))

	.dataa(\my_processor|data_writeReg[5]~253_combout ),
	.datab(\my_processor|data_writeReg[29]~305_combout ),
	.datac(\my_processor|data_writeReg[5]~256_combout ),
	.datad(\my_processor|data_writeReg[5]~255_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~257 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[5]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N0
cycloneive_lcell_comb \my_processor|data_writeReg[5]~258 (
// Equation(s):
// \my_processor|data_writeReg[5]~258_combout  = (\my_processor|data_writeReg[5]~257_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[31]~303_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~257_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~258 .lut_mask = 16'hFF33;
defparam \my_processor|data_writeReg[5]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y42_N15
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~258_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~579 (
// Equation(s):
// \my_regfile|data_readRegB[5]~579_combout  = (\my_regfile|bcb|bitcheck[30]~26_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [5]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|bcb|bitcheck[30]~26_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [5]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~579 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[5]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~578 (
// Equation(s):
// \my_regfile|data_readRegB[5]~578_combout  = (\my_regfile|bcb|bitcheck[27]~25_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [5]) # (\my_regfile|bcb|bitcheck[28]~24_combout )))) # 
// (!\my_regfile|bcb|bitcheck[27]~25_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [5]) # ((\my_regfile|bcb|bitcheck[28]~24_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~578 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[5]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~580 (
// Equation(s):
// \my_regfile|data_readRegB[5]~580_combout  = (\my_regfile|data_readRegB[5]~579_combout  & (\my_regfile|data_readRegB[5]~578_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [5]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [5]),
	.datab(\my_regfile|data_readRegB[5]~579_combout ),
	.datac(\my_regfile|data_readRegB[5]~578_combout ),
	.datad(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~580 .lut_mask = 16'h80C0;
defparam \my_regfile|data_readRegB[5]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~575 (
// Equation(s):
// \my_regfile|data_readRegB[5]~575_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [5] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [5]) # (!\my_regfile|bcb|bitcheck[23]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [5] & 
// (\my_regfile|bcb|bitcheck[24]~19_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [5]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [5]),
	.datab(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~575 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[5]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~573 (
// Equation(s):
// \my_regfile|data_readRegB[5]~573_combout  = (\my_regfile|bcb|bitcheck[19]~14_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [5]) # (\my_regfile|bcb|bitcheck[18]~13_combout )))) # 
// (!\my_regfile|bcb|bitcheck[19]~14_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [5]) # ((\my_regfile|bcb|bitcheck[18]~13_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~573 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[5]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~574 (
// Equation(s):
// \my_regfile|data_readRegB[5]~574_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [5]) # ((\my_regfile|bcb|bitcheck[20]~16_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [5] & 
// (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [5]) # (\my_regfile|bcb|bitcheck[20]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [5]),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [5]),
	.datac(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datad(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~574 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[5]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~576 (
// Equation(s):
// \my_regfile|data_readRegB[5]~576_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [5]) # (!\my_regfile|bcb|bitcheck[25]~22_combout )))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [5]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~576 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[5]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~577 (
// Equation(s):
// \my_regfile|data_readRegB[5]~577_combout  = (\my_regfile|data_readRegB[5]~575_combout  & (\my_regfile|data_readRegB[5]~573_combout  & (\my_regfile|data_readRegB[5]~574_combout  & \my_regfile|data_readRegB[5]~576_combout )))

	.dataa(\my_regfile|data_readRegB[5]~575_combout ),
	.datab(\my_regfile|data_readRegB[5]~573_combout ),
	.datac(\my_regfile|data_readRegB[5]~574_combout ),
	.datad(\my_regfile|data_readRegB[5]~576_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~577 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~566 (
// Equation(s):
// \my_regfile|data_readRegB[5]~566_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [5] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [5]) # (!\my_regfile|bcb|bitcheck[7]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [5] & 
// (\my_regfile|bcb|bitcheck[8]~36_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [5]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [5]),
	.datab(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~566 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[5]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~565 (
// Equation(s):
// \my_regfile|data_readRegB[5]~565_combout  = (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [5])))) # (!\my_regfile|bcb|bitcheck[4]~34_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [5] & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [5]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datab(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~565 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[5]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~569 (
// Equation(s):
// \my_regfile|data_readRegB[5]~569_combout  = (\my_regfile|bcb|bitcheck[13]~9_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [5] & ((\my_regfile|bcb|bitcheck[14]~7_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [5])))) # 
// (!\my_regfile|bcb|bitcheck[13]~9_combout  & ((\my_regfile|bcb|bitcheck[14]~7_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [5]))))

	.dataa(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.datab(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~569 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegB[5]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~570 (
// Equation(s):
// \my_regfile|data_readRegB[5]~570_combout  = (\my_regfile|bcb|bitcheck[15]~12_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [5]) # (\my_regfile|bcb|bitcheck[16]~11_combout )))) # 
// (!\my_regfile|bcb|bitcheck[15]~12_combout  & (((\my_regfile|regWriteCheck_loop[16].dffei|q [5]) # (\my_regfile|bcb|bitcheck[16]~11_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~570 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[5]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~567 (
// Equation(s):
// \my_regfile|data_readRegB[5]~567_combout  = (\my_regfile|bcb|bitcheck[9]~3_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [5] & ((\my_regfile|bcb|bitcheck[10]~1_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [5])))) # 
// (!\my_regfile|bcb|bitcheck[9]~3_combout  & (((\my_regfile|bcb|bitcheck[10]~1_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [5]))))

	.dataa(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [5]),
	.datac(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~567 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[5]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~568 (
// Equation(s):
// \my_regfile|data_readRegB[5]~568_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [5] & (((\my_regfile|regWriteCheck_loop[12].dffei|q [5]) # (\my_regfile|bcb|bitcheck[12]~5_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [5] & 
// (!\my_regfile|bcb|bitcheck[11]~6_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [5]) # (\my_regfile|bcb|bitcheck[12]~5_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [5]),
	.datab(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~568 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegB[5]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~571 (
// Equation(s):
// \my_regfile|data_readRegB[5]~571_combout  = (\my_regfile|data_readRegB[5]~569_combout  & (\my_regfile|data_readRegB[5]~570_combout  & (\my_regfile|data_readRegB[5]~567_combout  & \my_regfile|data_readRegB[5]~568_combout )))

	.dataa(\my_regfile|data_readRegB[5]~569_combout ),
	.datab(\my_regfile|data_readRegB[5]~570_combout ),
	.datac(\my_regfile|data_readRegB[5]~567_combout ),
	.datad(\my_regfile|data_readRegB[5]~568_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~571 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~561 (
// Equation(s):
// \my_regfile|data_readRegB[5]~561_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [5]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [5]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~561 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegB[5]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~562 (
// Equation(s):
// \my_regfile|data_readRegB[5]~562_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [5]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [5]))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~562 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegB[5]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~563 (
// Equation(s):
// \my_regfile|data_readRegB[5]~563_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [5])) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [5]))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~563 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[5]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~564 (
// Equation(s):
// \my_regfile|data_readRegB[5]~564_combout  = (\my_regfile|data_readRegB[5]~561_combout  & (\my_regfile|data_readRegB[5]~562_combout  & ((\my_regfile|data_readRegB[5]~563_combout ) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))))

	.dataa(\my_regfile|data_readRegB[5]~561_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datac(\my_regfile|data_readRegB[5]~562_combout ),
	.datad(\my_regfile|data_readRegB[5]~563_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~564 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegB[5]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~572 (
// Equation(s):
// \my_regfile|data_readRegB[5]~572_combout  = (\my_regfile|data_readRegB[5]~566_combout  & (\my_regfile|data_readRegB[5]~565_combout  & (\my_regfile|data_readRegB[5]~571_combout  & \my_regfile|data_readRegB[5]~564_combout )))

	.dataa(\my_regfile|data_readRegB[5]~566_combout ),
	.datab(\my_regfile|data_readRegB[5]~565_combout ),
	.datac(\my_regfile|data_readRegB[5]~571_combout ),
	.datad(\my_regfile|data_readRegB[5]~564_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~572 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~581 (
// Equation(s):
// \my_regfile|data_readRegB[5]~581_combout  = (\my_regfile|data_readRegB[5]~580_combout  & (\my_regfile|data_readRegB[5]~577_combout  & \my_regfile|data_readRegB[5]~572_combout ))

	.dataa(\my_regfile|data_readRegB[5]~580_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[5]~577_combout ),
	.datad(\my_regfile|data_readRegB[5]~572_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~581 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[5]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y47_N18
cycloneive_lcell_comb \my_processor|dataB[5]~26 (
// Equation(s):
// \my_processor|dataB[5]~26_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [5])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[5]~581_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_regfile|data_readRegB[31]~28_combout ),
	.datad(\my_regfile|data_readRegB[5]~581_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[5]~26 .lut_mask = 16'hDD8D;
defparam \my_processor|dataB[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N30
cycloneive_lcell_comb \my_processor|address_dmem[5]~17 (
// Equation(s):
// \my_processor|address_dmem[5]~17_combout  = (\my_processor|getDmemAddr|Add0~10_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|getDmemAddr|Add0~10_combout ),
	.datad(\my_processor|checker|isDmem~0_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[5]~17 .lut_mask = 16'hF0FF;
defparam \my_processor|address_dmem[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N30
cycloneive_lcell_comb \my_processor|data_writeReg[4]~263 (
// Equation(s):
// \my_processor|data_writeReg[4]~263_combout  = (\my_processor|data_writeReg[17]~306_combout  & ((\my_processor|data_writeReg[4]~241_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [4]))) # (!\my_processor|data_writeReg[4]~241_combout  & 
// (\my_processor|ALUOper|Add0~8_combout )))) # (!\my_processor|data_writeReg[17]~306_combout  & (((\my_processor|data_writeReg[4]~241_combout ))))

	.dataa(\my_processor|ALUOper|Add0~8_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|data_writeReg[17]~306_combout ),
	.datad(\my_processor|data_writeReg[4]~241_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~263 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[4]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~93 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~93_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[5]~79_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[4]~81_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|dataA[5]~79_combout ),
	.datac(\my_processor|dataA[4]~81_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~93 .lut_mask = 16'hD8D8;
defparam \my_processor|ALUOper|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~92 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[7]~76_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & ((\my_processor|dataA[6]~78_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|dataA[7]~76_combout ),
	.datac(\my_processor|dataA[6]~78_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~92 .lut_mask = 16'hD800;
defparam \my_processor|ALUOper|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~94 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~94_combout  = (\my_processor|ALUOper|ShiftRight0~92_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|ALUOper|ShiftRight0~93_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~93_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~92_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~94 .lut_mask = 16'hFF50;
defparam \my_processor|ALUOper|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N18
cycloneive_lcell_comb \my_processor|data_writeReg[4]~261 (
// Equation(s):
// \my_processor|data_writeReg[4]~261_combout  = (\my_processor|data_writeReg[4]~83_combout  & (((\my_processor|ALUOper|ShiftRight0~83_combout )) # (!\my_processor|data_writeReg[1]~21_combout ))) # (!\my_processor|data_writeReg[4]~83_combout  & 
// (\my_processor|data_writeReg[1]~21_combout  & (\my_processor|ALUOper|ShiftRight0~94_combout )))

	.dataa(\my_processor|data_writeReg[4]~83_combout ),
	.datab(\my_processor|data_writeReg[1]~21_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~94_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~83_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~261 .lut_mask = 16'hEA62;
defparam \my_processor|data_writeReg[4]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N16
cycloneive_lcell_comb \my_processor|data_writeReg[4]~262 (
// Equation(s):
// \my_processor|data_writeReg[4]~262_combout  = (\my_processor|data_writeReg[1]~21_combout  & (\my_processor|data_writeReg[4]~261_combout )) # (!\my_processor|data_writeReg[1]~21_combout  & ((\my_processor|data_writeReg[4]~261_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~43_combout ))) # (!\my_processor|data_writeReg[4]~261_combout  & (\my_processor|ALUOper|ShiftRight0~72_combout ))))

	.dataa(\my_processor|data_writeReg[1]~21_combout ),
	.datab(\my_processor|data_writeReg[4]~261_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~72_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~262 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[4]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N16
cycloneive_lcell_comb \my_processor|data_writeReg[4]~259 (
// Equation(s):
// \my_processor|data_writeReg[4]~259_combout  = (\my_processor|data_writeReg[4]~66_combout  & (\my_processor|data_writeReg[4]~236_combout  & ((\my_processor|ALUOper|ShiftLeft0~103_combout )))) # (!\my_processor|data_writeReg[4]~66_combout  & 
// (((\my_processor|ALUOper|Add1~8_combout )) # (!\my_processor|data_writeReg[4]~236_combout )))

	.dataa(\my_processor|data_writeReg[4]~66_combout ),
	.datab(\my_processor|data_writeReg[4]~236_combout ),
	.datac(\my_processor|ALUOper|Add1~8_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~103_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~259 .lut_mask = 16'hD951;
defparam \my_processor|data_writeReg[4]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneive_lcell_comb \my_processor|data_writeReg[4]~260 (
// Equation(s):
// \my_processor|data_writeReg[4]~260_combout  = (\my_processor|data_writeReg[2]~60_combout  & ((\my_processor|dataB[4]~27_combout  & ((\my_processor|dataA[4]~81_combout ) # (!\my_processor|data_writeReg[4]~259_combout ))) # 
// (!\my_processor|dataB[4]~27_combout  & (\my_processor|dataA[4]~81_combout  & !\my_processor|data_writeReg[4]~259_combout )))) # (!\my_processor|data_writeReg[2]~60_combout  & (((\my_processor|data_writeReg[4]~259_combout ))))

	.dataa(\my_processor|dataB[4]~27_combout ),
	.datab(\my_processor|data_writeReg[2]~60_combout ),
	.datac(\my_processor|dataA[4]~81_combout ),
	.datad(\my_processor|data_writeReg[4]~259_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~260 .lut_mask = 16'hB3C8;
defparam \my_processor|data_writeReg[4]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N4
cycloneive_lcell_comb \my_processor|data_writeReg[4]~264 (
// Equation(s):
// \my_processor|data_writeReg[4]~264_combout  = (\my_processor|data_writeReg[4]~263_combout  & ((\my_processor|data_writeReg[4]~262_combout ) # ((!\my_processor|data_writeReg[29]~305_combout )))) # (!\my_processor|data_writeReg[4]~263_combout  & 
// (((\my_processor|data_writeReg[4]~260_combout  & \my_processor|data_writeReg[29]~305_combout ))))

	.dataa(\my_processor|data_writeReg[4]~263_combout ),
	.datab(\my_processor|data_writeReg[4]~262_combout ),
	.datac(\my_processor|data_writeReg[4]~260_combout ),
	.datad(\my_processor|data_writeReg[29]~305_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~264 .lut_mask = 16'hD8AA;
defparam \my_processor|data_writeReg[4]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N16
cycloneive_lcell_comb \my_processor|data_writeReg[4]~265 (
// Equation(s):
// \my_processor|data_writeReg[4]~265_combout  = (\my_processor|data_writeReg[4]~264_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~264_combout ),
	.datad(\my_processor|data_writeReg[31]~303_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~265 .lut_mask = 16'hF0FF;
defparam \my_processor|data_writeReg[4]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N3
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~265_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~591 (
// Equation(s):
// \my_regfile|data_readRegB[4]~591_combout  = (\my_regfile|bcb|bitcheck[11]~6_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [4]) # (\my_regfile|bcb|bitcheck[12]~5_combout )))) # 
// (!\my_regfile|bcb|bitcheck[11]~6_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [4]) # ((\my_regfile|bcb|bitcheck[12]~5_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~591 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[4]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~593 (
// Equation(s):
// \my_regfile|data_readRegB[4]~593_combout  = (\my_regfile|bcb|bitcheck[16]~11_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[15]~12_combout )))) # (!\my_regfile|bcb|bitcheck[16]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~593 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[4]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y48_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~590 (
// Equation(s):
// \my_regfile|data_readRegB[4]~590_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [4] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [4])) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [4] & 
// (\my_regfile|bcb|bitcheck[10]~1_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~590 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[4]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~592 (
// Equation(s):
// \my_regfile|data_readRegB[4]~592_combout  = (\my_regfile|bcb|bitcheck[14]~7_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [4])) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))) # (!\my_regfile|bcb|bitcheck[14]~7_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datab(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [4]),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~592 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[4]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~594 (
// Equation(s):
// \my_regfile|data_readRegB[4]~594_combout  = (\my_regfile|data_readRegB[4]~591_combout  & (\my_regfile|data_readRegB[4]~593_combout  & (\my_regfile|data_readRegB[4]~590_combout  & \my_regfile|data_readRegB[4]~592_combout )))

	.dataa(\my_regfile|data_readRegB[4]~591_combout ),
	.datab(\my_regfile|data_readRegB[4]~593_combout ),
	.datac(\my_regfile|data_readRegB[4]~590_combout ),
	.datad(\my_regfile|data_readRegB[4]~592_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~594 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~600 (
// Equation(s):
// \my_regfile|data_readRegB[4]~600_combout  = (\my_regfile|bcb|bitcheck[27]~25_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [4] & ((\my_regfile|bcb|bitcheck[28]~24_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [4])))) # 
// (!\my_regfile|bcb|bitcheck[27]~25_combout  & ((\my_regfile|bcb|bitcheck[28]~24_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [4]))))

	.dataa(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.datab(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [4]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~600 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[4]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~601 (
// Equation(s):
// \my_regfile|data_readRegB[4]~601_combout  = (\my_regfile|bcb|bitcheck[29]~27_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[30].dffei|q [4]) # (\my_regfile|bcb|bitcheck[30]~26_combout )))) # 
// (!\my_regfile|bcb|bitcheck[29]~27_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [4]) # ((\my_regfile|bcb|bitcheck[30]~26_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~601 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[4]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~602 (
// Equation(s):
// \my_regfile|data_readRegB[4]~602_combout  = (\my_regfile|data_readRegB[4]~600_combout  & (\my_regfile|data_readRegB[4]~601_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datac(\my_regfile|data_readRegB[4]~600_combout ),
	.datad(\my_regfile|data_readRegB[4]~601_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~602 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[4]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~598 (
// Equation(s):
// \my_regfile|data_readRegB[4]~598_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[25]~22_combout )))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~598 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[4]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~596 (
// Equation(s):
// \my_regfile|data_readRegB[4]~596_combout  = (\my_regfile|bcb|bitcheck[20]~16_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [4]) # ((\my_regfile|bcb|bitcheck[22]~17_combout )))) # (!\my_regfile|bcb|bitcheck[20]~16_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [4]) # (\my_regfile|bcb|bitcheck[22]~17_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~596 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[4]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~595 (
// Equation(s):
// \my_regfile|data_readRegB[4]~595_combout  = (\my_regfile|bcb|bitcheck[19]~14_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [4]) # (\my_regfile|bcb|bitcheck[18]~13_combout )))) # 
// (!\my_regfile|bcb|bitcheck[19]~14_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [4]) # ((\my_regfile|bcb|bitcheck[18]~13_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~595 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[4]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~597 (
// Equation(s):
// \my_regfile|data_readRegB[4]~597_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [4] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[23]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [4] & 
// (\my_regfile|bcb|bitcheck[24]~19_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~597 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[4]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~599 (
// Equation(s):
// \my_regfile|data_readRegB[4]~599_combout  = (\my_regfile|data_readRegB[4]~598_combout  & (\my_regfile|data_readRegB[4]~596_combout  & (\my_regfile|data_readRegB[4]~595_combout  & \my_regfile|data_readRegB[4]~597_combout )))

	.dataa(\my_regfile|data_readRegB[4]~598_combout ),
	.datab(\my_regfile|data_readRegB[4]~596_combout ),
	.datac(\my_regfile|data_readRegB[4]~595_combout ),
	.datad(\my_regfile|data_readRegB[4]~597_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~599 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~587 (
// Equation(s):
// \my_regfile|data_readRegB[4]~587_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [4] & ((\my_regfile|bcb|bitcheck[4]~34_combout ) # ((\my_regfile|regWriteCheck_loop[4].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [4] & 
// (\my_regfile|bcb|bitcheck[6]~35_combout  & ((\my_regfile|bcb|bitcheck[4]~34_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~587 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[4]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~588 (
// Equation(s):
// \my_regfile|data_readRegB[4]~588_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [4] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[7]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [4] & 
// (\my_regfile|bcb|bitcheck[8]~36_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~588 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[4]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~583 (
// Equation(s):
// \my_regfile|data_readRegB[4]~583_combout  = (\my_regfile|regWriteCheck_loop[5].dffei|q [4]) # (((\my_processor|ctrl_readRegB[3]~3_combout ) # (\my_processor|ctrl_readRegB[4]~5_combout )) # (!\my_regfile|bcb|bitcheck[5]~8_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[5]~8_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~583 .lut_mask = 16'hFFFB;
defparam \my_regfile|data_readRegB[4]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y49_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~582 (
// Equation(s):
// \my_regfile|data_readRegB[4]~582_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [4])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [4])))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [4]),
	.datad(\my_processor|ctrl_readRegB[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~582 .lut_mask = 16'hDDF5;
defparam \my_regfile|data_readRegB[4]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~584 (
// Equation(s):
// \my_regfile|data_readRegB[4]~584_combout  = (\my_regfile|data_readRegB[4]~583_combout  & (\my_regfile|data_readRegB[4]~582_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[21]~42_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[21]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [4]),
	.datac(\my_regfile|data_readRegB[4]~583_combout ),
	.datad(\my_regfile|data_readRegB[4]~582_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~584 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[4]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~585 (
// Equation(s):
// \my_regfile|data_readRegB[4]~585_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # (((\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [4])) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~585 .lut_mask = 16'hEFAF;
defparam \my_regfile|data_readRegB[4]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~586 (
// Equation(s):
// \my_regfile|data_readRegB[4]~586_combout  = (\my_regfile|data_readRegB[4]~585_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[3]~31_combout )))

	.dataa(\my_regfile|bcb|bitcheck[3]~31_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [4]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[4]~585_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~586 .lut_mask = 16'hDD00;
defparam \my_regfile|data_readRegB[4]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~589 (
// Equation(s):
// \my_regfile|data_readRegB[4]~589_combout  = (\my_regfile|data_readRegB[4]~587_combout  & (\my_regfile|data_readRegB[4]~588_combout  & (\my_regfile|data_readRegB[4]~584_combout  & \my_regfile|data_readRegB[4]~586_combout )))

	.dataa(\my_regfile|data_readRegB[4]~587_combout ),
	.datab(\my_regfile|data_readRegB[4]~588_combout ),
	.datac(\my_regfile|data_readRegB[4]~584_combout ),
	.datad(\my_regfile|data_readRegB[4]~586_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~589 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~603 (
// Equation(s):
// \my_regfile|data_readRegB[4]~603_combout  = (\my_regfile|data_readRegB[4]~594_combout  & (\my_regfile|data_readRegB[4]~602_combout  & (\my_regfile|data_readRegB[4]~599_combout  & \my_regfile|data_readRegB[4]~589_combout )))

	.dataa(\my_regfile|data_readRegB[4]~594_combout ),
	.datab(\my_regfile|data_readRegB[4]~602_combout ),
	.datac(\my_regfile|data_readRegB[4]~599_combout ),
	.datad(\my_regfile|data_readRegB[4]~589_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~603 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N24
cycloneive_lcell_comb \my_processor|dataB[4]~27 (
// Equation(s):
// \my_processor|dataB[4]~27_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[4]~603_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[4]~603_combout ),
	.datad(\my_regfile|data_readRegB[31]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[4]~27 .lut_mask = 16'hB8BB;
defparam \my_processor|dataB[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y47_N28
cycloneive_lcell_comb \my_processor|address_dmem[4]~16 (
// Equation(s):
// \my_processor|address_dmem[4]~16_combout  = (\my_processor|getDmemAddr|Add0~8_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(gnd),
	.datab(\my_processor|checker|isDmem~0_combout ),
	.datac(gnd),
	.datad(\my_processor|getDmemAddr|Add0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[4]~16 .lut_mask = 16'hFF33;
defparam \my_processor|address_dmem[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y44_N31
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N11
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[28].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[28].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg[3]~274_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[3]~274_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[28].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[3]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N17
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[28].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~616 (
// Equation(s):
// \my_regfile|data_readRegA[3]~616_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [3] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [3] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~616 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[3]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N1
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N23
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~617 (
// Equation(s):
// \my_regfile|data_readRegA[3]~617_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [3])) # (!\my_regfile|bca|bitcheck[29]~40_combout ))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [3]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|bca|bitcheck[29]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [3]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~617 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[3]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~618 (
// Equation(s):
// \my_regfile|data_readRegA[3]~618_combout  = (\my_regfile|data_readRegA[3]~616_combout  & (\my_regfile|data_readRegA[3]~617_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [3]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datac(\my_regfile|data_readRegA[3]~616_combout ),
	.datad(\my_regfile|data_readRegA[3]~617_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~618 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[3]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg[3]~274_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[3]~274_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[3]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N29
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y44_N21
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~603 (
// Equation(s):
// \my_regfile|data_readRegA[3]~603_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [3]) # ((\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [3]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~603 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[3]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[3].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[3].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg[3]~274_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[3]~274_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[3].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[3]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N31
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[3].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N13
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~601 (
// Equation(s):
// \my_regfile|data_readRegA[3]~601_combout  = ((\my_processor|ctrl_readRegA[0]~4_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [3] & \my_processor|ctrl_readRegA[1]~10_combout ))) # (!\my_regfile|bca|bitcheck[3]~17_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [3]),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~601 .lut_mask = 16'hFDDD;
defparam \my_regfile|data_readRegA[3]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~602 (
// Equation(s):
// \my_regfile|data_readRegA[3]~602_combout  = (\my_regfile|data_readRegA[3]~601_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [3]) # (!\my_regfile|bca|bitcheck[3]~46_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [3]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[3]~601_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~602 .lut_mask = 16'hA0F0;
defparam \my_regfile|data_readRegA[3]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N23
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N17
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~604 (
// Equation(s):
// \my_regfile|data_readRegA[3]~604_combout  = (\my_regfile|bca|bitcheck[8]~21_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [3])) # (!\my_regfile|bca|bitcheck[7]~22_combout ))) # (!\my_regfile|bca|bitcheck[8]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [3]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [3]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~604 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[3]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N17
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~599 (
// Equation(s):
// \my_regfile|data_readRegA[3]~599_combout  = (\my_processor|ctrl_readRegA[4]~2_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[5].dffei|q [3]) # (!\my_regfile|bca|bitcheck[5]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[5]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~599 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[3]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N19
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N3
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N13
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~598 (
// Equation(s):
// \my_regfile|data_readRegA[3]~598_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [3]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [3]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [3]),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [3]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~598 .lut_mask = 16'hCAFF;
defparam \my_regfile|data_readRegA[3]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~600 (
// Equation(s):
// \my_regfile|data_readRegA[3]~600_combout  = (\my_regfile|data_readRegA[3]~599_combout  & (\my_regfile|data_readRegA[3]~598_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [3]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|data_readRegA[3]~599_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [3]),
	.datad(\my_regfile|data_readRegA[3]~598_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~600 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[3]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~605 (
// Equation(s):
// \my_regfile|data_readRegA[3]~605_combout  = (\my_regfile|data_readRegA[3]~603_combout  & (\my_regfile|data_readRegA[3]~602_combout  & (\my_regfile|data_readRegA[3]~604_combout  & \my_regfile|data_readRegA[3]~600_combout )))

	.dataa(\my_regfile|data_readRegA[3]~603_combout ),
	.datab(\my_regfile|data_readRegA[3]~602_combout ),
	.datac(\my_regfile|data_readRegA[3]~604_combout ),
	.datad(\my_regfile|data_readRegA[3]~600_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~605 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y44_N5
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~606 (
// Equation(s):
// \my_regfile|data_readRegA[3]~606_combout  = (\my_regfile|bca|bitcheck[9]~7_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [3]) # (\my_regfile|bca|bitcheck[10]~5_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [3]) # (\my_regfile|bca|bitcheck[10]~5_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[10]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~606 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[3]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N31
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y46_N13
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~609 (
// Equation(s):
// \my_regfile|data_readRegA[3]~609_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [3]) # ((!\my_regfile|bca|bitcheck[15]~16_combout )))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [3]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~609 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[3]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg[3]~274_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[3]~274_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[3]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y48_N7
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[11].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[11].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg[3]~274_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[3]~274_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[11].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[3]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y48_N21
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[11].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~607 (
// Equation(s):
// \my_regfile|data_readRegA[3]~607_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [3] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [3])) # (!\my_regfile|bca|bitcheck[11]~10_combout ))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [3] & 
// (\my_regfile|bca|bitcheck[12]~9_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [3]) # (!\my_regfile|bca|bitcheck[11]~10_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[12]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~607 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[3]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y44_N1
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y44_N27
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~608 (
// Equation(s):
// \my_regfile|data_readRegA[3]~608_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [3]) # (\my_regfile|bca|bitcheck[14]~11_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & (((\my_regfile|regWriteCheck_loop[14].dffei|q [3]) # (\my_regfile|bca|bitcheck[14]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[14]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~608 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[3]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~610 (
// Equation(s):
// \my_regfile|data_readRegA[3]~610_combout  = (\my_regfile|data_readRegA[3]~606_combout  & (\my_regfile|data_readRegA[3]~609_combout  & (\my_regfile|data_readRegA[3]~607_combout  & \my_regfile|data_readRegA[3]~608_combout )))

	.dataa(\my_regfile|data_readRegA[3]~606_combout ),
	.datab(\my_regfile|data_readRegA[3]~609_combout ),
	.datac(\my_regfile|data_readRegA[3]~607_combout ),
	.datad(\my_regfile|data_readRegA[3]~608_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~610 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N25
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N11
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~612 (
// Equation(s):
// \my_regfile|data_readRegA[3]~612_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [3]) # (\my_regfile|bca|bitcheck[22]~29_combout )))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [3]) # (\my_regfile|bca|bitcheck[22]~29_combout ))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[22]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~612 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[3]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg[3]~274_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[3]~274_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[3]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N21
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N31
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~613 (
// Equation(s):
// \my_regfile|data_readRegA[3]~613_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [3]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [3]) # ((\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~613 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[3]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg[3]~274_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[3]~274_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[3]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N9
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg[3]~274_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[3]~274_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[3]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N19
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~611 (
// Equation(s):
// \my_regfile|data_readRegA[3]~611_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [3]) # ((\my_regfile|bca|bitcheck[18]~23_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [3] & 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [3]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [3]),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [3]),
	.datac(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~611 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[3]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N25
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N15
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~614 (
// Equation(s):
// \my_regfile|data_readRegA[3]~614_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [3] & (((\my_regfile|regWriteCheck_loop[26].dffei|q [3]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [3] & 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [3]) # (\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~614 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[3]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~615 (
// Equation(s):
// \my_regfile|data_readRegA[3]~615_combout  = (\my_regfile|data_readRegA[3]~612_combout  & (\my_regfile|data_readRegA[3]~613_combout  & (\my_regfile|data_readRegA[3]~611_combout  & \my_regfile|data_readRegA[3]~614_combout )))

	.dataa(\my_regfile|data_readRegA[3]~612_combout ),
	.datab(\my_regfile|data_readRegA[3]~613_combout ),
	.datac(\my_regfile|data_readRegA[3]~611_combout ),
	.datad(\my_regfile|data_readRegA[3]~614_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~615 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~619 (
// Equation(s):
// \my_regfile|data_readRegA[3]~619_combout  = (\my_regfile|data_readRegA[3]~618_combout  & (\my_regfile|data_readRegA[3]~605_combout  & (\my_regfile|data_readRegA[3]~610_combout  & \my_regfile|data_readRegA[3]~615_combout )))

	.dataa(\my_regfile|data_readRegA[3]~618_combout ),
	.datab(\my_regfile|data_readRegA[3]~605_combout ),
	.datac(\my_regfile|data_readRegA[3]~610_combout ),
	.datad(\my_regfile|data_readRegA[3]~615_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~619 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N30
cycloneive_lcell_comb \my_processor|data[3]~35 (
// Equation(s):
// \my_processor|data[3]~35_combout  = (\my_regfile|data_readRegA[3]~619_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~719_combout ),
	.datad(\my_regfile|data_readRegA[3]~619_combout ),
	.cin(gnd),
	.combout(\my_processor|data[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[3]~35 .lut_mask = 16'hFF0F;
defparam \my_processor|data[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[3]~35_combout ,\my_processor|data[2]~34_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N0
cycloneive_lcell_comb \my_processor|data_writeReg[2]~268 (
// Equation(s):
// \my_processor|data_writeReg[2]~268_combout  = ((!\my_processor|aulOper[0]~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|aulOper[2]~2_combout )

	.dataa(\my_processor|aulOper[2]~2_combout ),
	.datab(\my_processor|aulOper[0]~0_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~268 .lut_mask = 16'h5577;
defparam \my_processor|data_writeReg[2]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N22
cycloneive_lcell_comb \my_processor|data_writeReg[3]~269 (
// Equation(s):
// \my_processor|data_writeReg[3]~269_combout  = (\my_processor|data_writeReg[2]~86_combout  & (\my_processor|ALUOper|ShiftLeft0~105_combout  & (\my_processor|data_writeReg[2]~268_combout ))) # (!\my_processor|data_writeReg[2]~86_combout  & 
// (((\my_processor|ALUOper|Add1~6_combout ) # (!\my_processor|data_writeReg[2]~268_combout ))))

	.dataa(\my_processor|data_writeReg[2]~86_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~105_combout ),
	.datac(\my_processor|data_writeReg[2]~268_combout ),
	.datad(\my_processor|ALUOper|Add1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~269 .lut_mask = 16'hD585;
defparam \my_processor|data_writeReg[3]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~95 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~95_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[4]~81_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[3]~83_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|dataA[3]~83_combout ),
	.datac(\my_processor|dataA[4]~81_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~95 .lut_mask = 16'hE4E4;
defparam \my_processor|ALUOper|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N4
cycloneive_lcell_comb \my_processor|data_writeReg[3]~266 (
// Equation(s):
// \my_processor|data_writeReg[3]~266_combout  = (\my_processor|ALUOper|ShiftLeft0~69_combout  & (!\my_processor|data_writeReg[2]~61_combout  & (\my_processor|ALUOper|ShiftRight0~95_combout ))) # (!\my_processor|ALUOper|ShiftLeft0~69_combout  & 
// ((\my_processor|data_writeReg[2]~61_combout ) # ((\my_processor|ALUOper|ShiftRight0~86_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~69_combout ),
	.datab(\my_processor|data_writeReg[2]~61_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~95_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~86_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~266 .lut_mask = 16'h7564;
defparam \my_processor|data_writeReg[3]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N12
cycloneive_lcell_comb \my_processor|data_writeReg[3]~267 (
// Equation(s):
// \my_processor|data_writeReg[3]~267_combout  = (\my_processor|data_writeReg[2]~61_combout  & ((\my_processor|data_writeReg[3]~266_combout  & ((\my_processor|ALUOper|ShiftRight0~75_combout ))) # (!\my_processor|data_writeReg[3]~266_combout  & 
// (\my_processor|ALUOper|ShiftRight0~90_combout )))) # (!\my_processor|data_writeReg[2]~61_combout  & (((\my_processor|data_writeReg[3]~266_combout ))))

	.dataa(\my_processor|data_writeReg[2]~61_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~90_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~75_combout ),
	.datad(\my_processor|data_writeReg[3]~266_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~267 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[3]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N0
cycloneive_lcell_comb \my_processor|data_writeReg[3]~270 (
// Equation(s):
// \my_processor|data_writeReg[3]~270_combout  = (\my_processor|data_writeReg[3]~269_combout  & (((\my_processor|data_writeReg[3]~267_combout )) # (!\my_processor|data_writeReg[2]~87_combout ))) # (!\my_processor|data_writeReg[3]~269_combout  & 
// (\my_processor|data_writeReg[2]~87_combout  & (\my_processor|ALUOper|ShiftRight0~48_combout )))

	.dataa(\my_processor|data_writeReg[3]~269_combout ),
	.datab(\my_processor|data_writeReg[2]~87_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~48_combout ),
	.datad(\my_processor|data_writeReg[3]~267_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~270 .lut_mask = 16'hEA62;
defparam \my_processor|data_writeReg[3]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N18
cycloneive_lcell_comb \my_processor|data_writeReg[3]~271 (
// Equation(s):
// \my_processor|data_writeReg[3]~271_combout  = (\my_processor|data_writeReg[2]~82_combout  & ((\my_processor|ALUOper|Add0~6_combout ) # ((\my_processor|data_writeReg[2]~81_combout )))) # (!\my_processor|data_writeReg[2]~82_combout  & 
// (((!\my_processor|data_writeReg[2]~81_combout  & \my_processor|data_writeReg[3]~270_combout ))))

	.dataa(\my_processor|data_writeReg[2]~82_combout ),
	.datab(\my_processor|ALUOper|Add0~6_combout ),
	.datac(\my_processor|data_writeReg[2]~81_combout ),
	.datad(\my_processor|data_writeReg[3]~270_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~271 .lut_mask = 16'hADA8;
defparam \my_processor|data_writeReg[3]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N8
cycloneive_lcell_comb \my_processor|data_writeReg[3]~272 (
// Equation(s):
// \my_processor|data_writeReg[3]~272_combout  = (\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|dataB[3]~28_combout  & ((\my_processor|dataA[3]~83_combout ) # (\my_processor|data_writeReg[3]~271_combout ))) # 
// (!\my_processor|dataB[3]~28_combout  & (\my_processor|dataA[3]~83_combout  & \my_processor|data_writeReg[3]~271_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[3]~271_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|dataB[3]~28_combout ),
	.datac(\my_processor|dataA[3]~83_combout ),
	.datad(\my_processor|data_writeReg[3]~271_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~272 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[3]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N6
cycloneive_lcell_comb \my_processor|data_writeReg[3]~273 (
// Equation(s):
// \my_processor|data_writeReg[3]~273_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [3])) # (!\my_processor|checker|isLw~combout  & (((!\my_processor|ctrl_writeReg[0]~0_combout  & 
// \my_processor|data_writeReg[3]~272_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datac(\my_processor|data_writeReg[3]~272_combout ),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~273 .lut_mask = 16'hAA30;
defparam \my_processor|data_writeReg[3]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N30
cycloneive_lcell_comb \my_processor|data_writeReg[3]~274 (
// Equation(s):
// \my_processor|data_writeReg[3]~274_combout  = (\my_processor|checker|isSw~0_combout ) # ((\my_processor|data_writeReg[3]~273_combout ) # ((!\my_processor|checker|isLw~combout  & !\my_processor|data_writeReg[31]~56_combout )))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[31]~56_combout ),
	.datad(\my_processor|data_writeReg[3]~273_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~274 .lut_mask = 16'hFFAB;
defparam \my_processor|data_writeReg[3]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg[3]~274_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[3]~274_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[3]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y45_N31
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~612 (
// Equation(s):
// \my_regfile|data_readRegB[3]~612_combout  = (\my_regfile|bcb|bitcheck[10]~1_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [3]) # ((!\my_regfile|bcb|bitcheck[9]~3_combout )))) # (!\my_regfile|bcb|bitcheck[10]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [3]),
	.datac(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~612 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegB[3]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y44_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~614 (
// Equation(s):
// \my_regfile|data_readRegB[3]~614_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [3] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [3])) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [3] & 
// (\my_regfile|bcb|bitcheck[14]~7_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~614 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[3]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~615 (
// Equation(s):
// \my_regfile|data_readRegB[3]~615_combout  = (\my_regfile|bcb|bitcheck[16]~11_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [3])) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))) # (!\my_regfile|bcb|bitcheck[16]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [3]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~615 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[3]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~613 (
// Equation(s):
// \my_regfile|data_readRegB[3]~613_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [3]) # ((!\my_regfile|bcb|bitcheck[11]~6_combout )))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [3] & 
// (\my_regfile|bcb|bitcheck[12]~5_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [3]),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [3]),
	.datac(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datad(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~613 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegB[3]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~616 (
// Equation(s):
// \my_regfile|data_readRegB[3]~616_combout  = (\my_regfile|data_readRegB[3]~612_combout  & (\my_regfile|data_readRegB[3]~614_combout  & (\my_regfile|data_readRegB[3]~615_combout  & \my_regfile|data_readRegB[3]~613_combout )))

	.dataa(\my_regfile|data_readRegB[3]~612_combout ),
	.datab(\my_regfile|data_readRegB[3]~614_combout ),
	.datac(\my_regfile|data_readRegB[3]~615_combout ),
	.datad(\my_regfile|data_readRegB[3]~613_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~616 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~620 (
// Equation(s):
// \my_regfile|data_readRegB[3]~620_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[25]~22_combout )))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~620 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[3]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~617 (
// Equation(s):
// \my_regfile|data_readRegB[3]~617_combout  = (\my_regfile|bcb|bitcheck[19]~14_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [3] & ((\my_regfile|bcb|bitcheck[18]~13_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [3])))) # 
// (!\my_regfile|bcb|bitcheck[19]~14_combout  & ((\my_regfile|bcb|bitcheck[18]~13_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [3]))))

	.dataa(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datab(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [3]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~617 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[3]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~618 (
// Equation(s):
// \my_regfile|data_readRegB[3]~618_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [3] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [3]) # (\my_regfile|bcb|bitcheck[20]~16_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [3] & 
// (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [3]) # (\my_regfile|bcb|bitcheck[20]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~618 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[3]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~619 (
// Equation(s):
// \my_regfile|data_readRegB[3]~619_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [3] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[23]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [3] & 
// (\my_regfile|bcb|bitcheck[24]~19_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~619 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[3]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~621 (
// Equation(s):
// \my_regfile|data_readRegB[3]~621_combout  = (\my_regfile|data_readRegB[3]~620_combout  & (\my_regfile|data_readRegB[3]~617_combout  & (\my_regfile|data_readRegB[3]~618_combout  & \my_regfile|data_readRegB[3]~619_combout )))

	.dataa(\my_regfile|data_readRegB[3]~620_combout ),
	.datab(\my_regfile|data_readRegB[3]~617_combout ),
	.datac(\my_regfile|data_readRegB[3]~618_combout ),
	.datad(\my_regfile|data_readRegB[3]~619_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~621 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~609 (
// Equation(s):
// \my_regfile|data_readRegB[3]~609_combout  = (\my_regfile|bcb|bitcheck[4]~34_combout  & (((\my_regfile|regWriteCheck_loop[6].dffei|q [3]) # (\my_regfile|bcb|bitcheck[6]~35_combout )))) # (!\my_regfile|bcb|bitcheck[4]~34_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [3]) # (\my_regfile|bcb|bitcheck[6]~35_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~609 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[3]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~610 (
// Equation(s):
// \my_regfile|data_readRegB[3]~610_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [3] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[7]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [3] & 
// (\my_regfile|bcb|bitcheck[8]~36_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~610 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[3]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~607 (
// Equation(s):
// \my_regfile|data_readRegB[3]~607_combout  = (((\my_regfile|regWriteCheck_loop[3].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[3]~30_combout )) # (!\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~607 .lut_mask = 16'hFF7F;
defparam \my_regfile|data_readRegB[3]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~608 (
// Equation(s):
// \my_regfile|data_readRegB[3]~608_combout  = (\my_regfile|bcb|bitcheck[0]~40_combout  & (\my_regfile|data_readRegB[3]~607_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [3]) # (\my_regfile|bcb|bitcheck[2]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[2]~41_combout ),
	.datac(\my_regfile|bcb|bitcheck[0]~40_combout ),
	.datad(\my_regfile|data_readRegB[3]~607_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~608 .lut_mask = 16'hE000;
defparam \my_regfile|data_readRegB[3]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~605 (
// Equation(s):
// \my_regfile|data_readRegB[3]~605_combout  = (\my_regfile|regWriteCheck_loop[5].dffei|q [3]) # ((\my_processor|ctrl_readRegB[4]~5_combout ) # ((\my_processor|ctrl_readRegB[3]~3_combout ) # (!\my_regfile|bcb|bitcheck[5]~8_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [3]),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datad(\my_regfile|bcb|bitcheck[5]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~605 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegB[3]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~604 (
// Equation(s):
// \my_regfile|data_readRegB[3]~604_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [3]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [3]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [3]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~604 .lut_mask = 16'hFD75;
defparam \my_regfile|data_readRegB[3]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~606 (
// Equation(s):
// \my_regfile|data_readRegB[3]~606_combout  = (\my_regfile|data_readRegB[3]~605_combout  & (\my_regfile|data_readRegB[3]~604_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[21]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [3]),
	.datab(\my_regfile|data_readRegB[3]~605_combout ),
	.datac(\my_regfile|data_readRegB[3]~604_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~606 .lut_mask = 16'h80C0;
defparam \my_regfile|data_readRegB[3]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~611 (
// Equation(s):
// \my_regfile|data_readRegB[3]~611_combout  = (\my_regfile|data_readRegB[3]~609_combout  & (\my_regfile|data_readRegB[3]~610_combout  & (\my_regfile|data_readRegB[3]~608_combout  & \my_regfile|data_readRegB[3]~606_combout )))

	.dataa(\my_regfile|data_readRegB[3]~609_combout ),
	.datab(\my_regfile|data_readRegB[3]~610_combout ),
	.datac(\my_regfile|data_readRegB[3]~608_combout ),
	.datad(\my_regfile|data_readRegB[3]~606_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~611 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~623 (
// Equation(s):
// \my_regfile|data_readRegB[3]~623_combout  = (\my_regfile|bcb|bitcheck[29]~27_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[30].dffei|q [3]) # (\my_regfile|bcb|bitcheck[30]~26_combout )))) # 
// (!\my_regfile|bcb|bitcheck[29]~27_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [3]) # ((\my_regfile|bcb|bitcheck[30]~26_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~623 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[3]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~622 (
// Equation(s):
// \my_regfile|data_readRegB[3]~622_combout  = (\my_regfile|bcb|bitcheck[27]~25_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [3] & ((\my_regfile|bcb|bitcheck[28]~24_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [3])))) # 
// (!\my_regfile|bcb|bitcheck[27]~25_combout  & ((\my_regfile|bcb|bitcheck[28]~24_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [3]))))

	.dataa(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.datab(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [3]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~622 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[3]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~624 (
// Equation(s):
// \my_regfile|data_readRegB[3]~624_combout  = (\my_regfile|data_readRegB[3]~623_combout  & (\my_regfile|data_readRegB[3]~622_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [3]),
	.datac(\my_regfile|data_readRegB[3]~623_combout ),
	.datad(\my_regfile|data_readRegB[3]~622_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~624 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[3]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y48_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~625 (
// Equation(s):
// \my_regfile|data_readRegB[3]~625_combout  = (\my_regfile|data_readRegB[3]~616_combout  & (\my_regfile|data_readRegB[3]~621_combout  & (\my_regfile|data_readRegB[3]~611_combout  & \my_regfile|data_readRegB[3]~624_combout )))

	.dataa(\my_regfile|data_readRegB[3]~616_combout ),
	.datab(\my_regfile|data_readRegB[3]~621_combout ),
	.datac(\my_regfile|data_readRegB[3]~611_combout ),
	.datad(\my_regfile|data_readRegB[3]~624_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~625 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N0
cycloneive_lcell_comb \my_processor|dataA[3]~82 (
// Equation(s):
// \my_processor|dataA[3]~82_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[3]~619_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~23_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[31]~27_combout ),
	.datad(\my_regfile|data_readRegA[3]~619_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[3]~82 .lut_mask = 16'h3301;
defparam \my_processor|dataA[3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N14
cycloneive_lcell_comb \my_processor|dataA[3]~83 (
// Equation(s):
// \my_processor|dataA[3]~83_combout  = (\my_processor|dataA[3]~82_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[3]~625_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~28_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[3]~625_combout ),
	.datad(\my_processor|dataA[3]~82_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[3]~83 .lut_mask = 16'hFFC4;
defparam \my_processor|dataA[3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N22
cycloneive_lcell_comb \my_processor|address_dmem[3]~15 (
// Equation(s):
// \my_processor|address_dmem[3]~15_combout  = (\my_processor|getDmemAddr|Add0~6_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(\my_processor|checker|isDmem~0_combout ),
	.datab(gnd),
	.datac(\my_processor|getDmemAddr|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|address_dmem[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[3]~15 .lut_mask = 16'hF5F5;
defparam \my_processor|address_dmem[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N14
cycloneive_lcell_comb \my_processor|data_writeReg[2]~279 (
// Equation(s):
// \my_processor|data_writeReg[2]~279_combout  = (\my_processor|data_writeReg[2]~82_combout  & (((\my_processor|dataA[2]~85_combout ) # (\my_processor|dataB[2]~29_combout )) # (!\my_processor|data_writeReg[2]~81_combout ))) # 
// (!\my_processor|data_writeReg[2]~82_combout  & (\my_processor|data_writeReg[2]~81_combout  & (\my_processor|dataA[2]~85_combout  & \my_processor|dataB[2]~29_combout )))

	.dataa(\my_processor|data_writeReg[2]~82_combout ),
	.datab(\my_processor|data_writeReg[2]~81_combout ),
	.datac(\my_processor|dataA[2]~85_combout ),
	.datad(\my_processor|dataB[2]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~279 .lut_mask = 16'hEAA2;
defparam \my_processor|data_writeReg[2]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N18
cycloneive_lcell_comb \my_processor|data_writeReg[2]~277 (
// Equation(s):
// \my_processor|data_writeReg[2]~277_combout  = (\my_processor|data_writeReg[2]~86_combout  & (((\my_processor|data_writeReg[2]~268_combout  & \my_processor|ALUOper|ShiftLeft0~106_combout )))) # (!\my_processor|data_writeReg[2]~86_combout  & 
// ((\my_processor|ALUOper|Add1~4_combout ) # ((!\my_processor|data_writeReg[2]~268_combout ))))

	.dataa(\my_processor|data_writeReg[2]~86_combout ),
	.datab(\my_processor|ALUOper|Add1~4_combout ),
	.datac(\my_processor|data_writeReg[2]~268_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~106_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~277 .lut_mask = 16'hE545;
defparam \my_processor|data_writeReg[2]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~96 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~96_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[3]~83_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[2]~85_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[2]~85_combout ),
	.datad(\my_processor|dataA[3]~83_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~96 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N2
cycloneive_lcell_comb \my_processor|data_writeReg[2]~275 (
// Equation(s):
// \my_processor|data_writeReg[2]~275_combout  = (\my_processor|data_writeReg[2]~61_combout  & (!\my_processor|ALUOper|ShiftLeft0~69_combout )) # (!\my_processor|data_writeReg[2]~61_combout  & ((\my_processor|ALUOper|ShiftLeft0~69_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~96_combout ))) # (!\my_processor|ALUOper|ShiftLeft0~69_combout  & (\my_processor|ALUOper|ShiftRight0~88_combout ))))

	.dataa(\my_processor|data_writeReg[2]~61_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~69_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~88_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~275 .lut_mask = 16'h7632;
defparam \my_processor|data_writeReg[2]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N4
cycloneive_lcell_comb \my_processor|data_writeReg[2]~276 (
// Equation(s):
// \my_processor|data_writeReg[2]~276_combout  = (\my_processor|data_writeReg[2]~61_combout  & ((\my_processor|data_writeReg[2]~275_combout  & ((\my_processor|ALUOper|ShiftRight0~78_combout ))) # (!\my_processor|data_writeReg[2]~275_combout  & 
// (\my_processor|ALUOper|ShiftRight0~93_combout )))) # (!\my_processor|data_writeReg[2]~61_combout  & (((\my_processor|data_writeReg[2]~275_combout ))))

	.dataa(\my_processor|data_writeReg[2]~61_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~93_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~78_combout ),
	.datad(\my_processor|data_writeReg[2]~275_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~276 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[2]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N16
cycloneive_lcell_comb \my_processor|data_writeReg[2]~278 (
// Equation(s):
// \my_processor|data_writeReg[2]~278_combout  = (\my_processor|data_writeReg[2]~87_combout  & ((\my_processor|data_writeReg[2]~277_combout  & (\my_processor|data_writeReg[2]~276_combout )) # (!\my_processor|data_writeReg[2]~277_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~52_combout ))))) # (!\my_processor|data_writeReg[2]~87_combout  & (\my_processor|data_writeReg[2]~277_combout ))

	.dataa(\my_processor|data_writeReg[2]~87_combout ),
	.datab(\my_processor|data_writeReg[2]~277_combout ),
	.datac(\my_processor|data_writeReg[2]~276_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~278 .lut_mask = 16'hE6C4;
defparam \my_processor|data_writeReg[2]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N20
cycloneive_lcell_comb \my_processor|data_writeReg[2]~280 (
// Equation(s):
// \my_processor|data_writeReg[2]~280_combout  = (\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[2]~279_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|data_writeReg[2]~279_combout  & 
// (\my_processor|ALUOper|Add0~4_combout )) # (!\my_processor|data_writeReg[2]~279_combout  & ((\my_processor|data_writeReg[2]~278_combout )))))

	.dataa(\my_processor|ALUOper|Add0~4_combout ),
	.datab(\my_processor|data_writeReg[2]~81_combout ),
	.datac(\my_processor|data_writeReg[2]~279_combout ),
	.datad(\my_processor|data_writeReg[2]~278_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~280 .lut_mask = 16'hE3E0;
defparam \my_processor|data_writeReg[2]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N10
cycloneive_lcell_comb \my_processor|data_writeReg[2]~281 (
// Equation(s):
// \my_processor|data_writeReg[2]~281_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [2])) # (!\my_processor|checker|isLw~combout  & (((!\my_processor|ctrl_writeReg[0]~0_combout  & 
// \my_processor|data_writeReg[2]~280_combout ))))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datad(\my_processor|data_writeReg[2]~280_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~281 .lut_mask = 16'h8D88;
defparam \my_processor|data_writeReg[2]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N0
cycloneive_lcell_comb \my_processor|data_writeReg[2]~282 (
// Equation(s):
// \my_processor|data_writeReg[2]~282_combout  = (\my_processor|checker|isSw~0_combout ) # ((\my_processor|data_writeReg[2]~281_combout ) # ((!\my_processor|checker|isLw~combout  & !\my_processor|data_writeReg[31]~56_combout )))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_processor|data_writeReg[31]~56_combout ),
	.datad(\my_processor|data_writeReg[2]~281_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~282 .lut_mask = 16'hFFCD;
defparam \my_processor|data_writeReg[2]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N27
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~282_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~629 (
// Equation(s):
// \my_regfile|data_readRegB[2]~629_combout  = ((\my_regfile|regWriteCheck_loop[3].dffei|q [2]) # ((!\my_processor|ctrl_readRegB[0]~0_combout ) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))) # (!\my_processor|ctrl_readRegB[1]~1_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [2]),
	.datac(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~629 .lut_mask = 16'hDFFF;
defparam \my_regfile|data_readRegB[2]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~630 (
// Equation(s):
// \my_regfile|data_readRegB[2]~630_combout  = (\my_regfile|bcb|bitcheck[0]~40_combout  & (\my_regfile|data_readRegB[2]~629_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [2]) # (\my_regfile|bcb|bitcheck[2]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[0]~40_combout ),
	.datac(\my_regfile|data_readRegB[2]~629_combout ),
	.datad(\my_regfile|bcb|bitcheck[2]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~630 .lut_mask = 16'hC080;
defparam \my_regfile|data_readRegB[2]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~632 (
// Equation(s):
// \my_regfile|data_readRegB[2]~632_combout  = (\my_regfile|bcb|bitcheck[8]~36_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[7]~37_combout )))) # (!\my_regfile|bcb|bitcheck[8]~36_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~632 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[2]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~631 (
// Equation(s):
// \my_regfile|data_readRegB[2]~631_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [2] & ((\my_regfile|bcb|bitcheck[4]~34_combout ) # ((\my_regfile|regWriteCheck_loop[4].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [2] & 
// (\my_regfile|bcb|bitcheck[6]~35_combout  & ((\my_regfile|bcb|bitcheck[4]~34_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~631 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[2]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~627 (
// Equation(s):
// \my_regfile|data_readRegB[2]~627_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout ) # ((\my_processor|ctrl_readRegB[3]~3_combout ) # (\my_regfile|regWriteCheck_loop[5].dffei|q [2]))) # (!\my_regfile|bcb|bitcheck[5]~8_combout )

	.dataa(\my_regfile|bcb|bitcheck[5]~8_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~627 .lut_mask = 16'hFFFD;
defparam \my_regfile|data_readRegB[2]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~626 (
// Equation(s):
// \my_regfile|data_readRegB[2]~626_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [2]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [2]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [2]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~626 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegB[2]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~628 (
// Equation(s):
// \my_regfile|data_readRegB[2]~628_combout  = (\my_regfile|data_readRegB[2]~627_combout  & (\my_regfile|data_readRegB[2]~626_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[21]~42_combout ))))

	.dataa(\my_regfile|data_readRegB[2]~627_combout ),
	.datab(\my_regfile|data_readRegB[2]~626_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[21]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~628 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[2]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~633 (
// Equation(s):
// \my_regfile|data_readRegB[2]~633_combout  = (\my_regfile|data_readRegB[2]~630_combout  & (\my_regfile|data_readRegB[2]~632_combout  & (\my_regfile|data_readRegB[2]~631_combout  & \my_regfile|data_readRegB[2]~628_combout )))

	.dataa(\my_regfile|data_readRegB[2]~630_combout ),
	.datab(\my_regfile|data_readRegB[2]~632_combout ),
	.datac(\my_regfile|data_readRegB[2]~631_combout ),
	.datad(\my_regfile|data_readRegB[2]~628_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~633 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~645 (
// Equation(s):
// \my_regfile|data_readRegB[2]~645_combout  = (\my_regfile|bcb|bitcheck[29]~27_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [2] & ((\my_regfile|bcb|bitcheck[30]~26_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [2])))) # 
// (!\my_regfile|bcb|bitcheck[29]~27_combout  & ((\my_regfile|bcb|bitcheck[30]~26_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [2]))))

	.dataa(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.datab(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [2]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~645 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[2]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~644 (
// Equation(s):
// \my_regfile|data_readRegB[2]~644_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [2] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[27]~25_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [2] & 
// (\my_regfile|bcb|bitcheck[28]~24_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~644 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[2]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~646 (
// Equation(s):
// \my_regfile|data_readRegB[2]~646_combout  = (\my_regfile|data_readRegB[2]~645_combout  & (\my_regfile|data_readRegB[2]~644_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datac(\my_regfile|data_readRegB[2]~645_combout ),
	.datad(\my_regfile|data_readRegB[2]~644_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~646 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[2]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~641 (
// Equation(s):
// \my_regfile|data_readRegB[2]~641_combout  = (\my_regfile|bcb|bitcheck[23]~20_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [2] & ((\my_regfile|bcb|bitcheck[24]~19_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [2])))) # 
// (!\my_regfile|bcb|bitcheck[23]~20_combout  & ((\my_regfile|bcb|bitcheck[24]~19_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [2]))))

	.dataa(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.datab(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [2]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~641 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[2]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~642 (
// Equation(s):
// \my_regfile|data_readRegB[2]~642_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[25]~22_combout )))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~642 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[2]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~640 (
// Equation(s):
// \my_regfile|data_readRegB[2]~640_combout  = (\my_regfile|bcb|bitcheck[20]~16_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [2]) # ((\my_regfile|bcb|bitcheck[22]~17_combout )))) # (!\my_regfile|bcb|bitcheck[20]~16_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [2]) # (\my_regfile|bcb|bitcheck[22]~17_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~640 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[2]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~639 (
// Equation(s):
// \my_regfile|data_readRegB[2]~639_combout  = (\my_regfile|bcb|bitcheck[18]~13_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[19]~14_combout )))) # (!\my_regfile|bcb|bitcheck[18]~13_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[19]~14_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~639 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[2]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~643 (
// Equation(s):
// \my_regfile|data_readRegB[2]~643_combout  = (\my_regfile|data_readRegB[2]~641_combout  & (\my_regfile|data_readRegB[2]~642_combout  & (\my_regfile|data_readRegB[2]~640_combout  & \my_regfile|data_readRegB[2]~639_combout )))

	.dataa(\my_regfile|data_readRegB[2]~641_combout ),
	.datab(\my_regfile|data_readRegB[2]~642_combout ),
	.datac(\my_regfile|data_readRegB[2]~640_combout ),
	.datad(\my_regfile|data_readRegB[2]~639_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~643 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~634 (
// Equation(s):
// \my_regfile|data_readRegB[2]~634_combout  = (\my_regfile|bcb|bitcheck[10]~1_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[9]~3_combout )))) # (!\my_regfile|bcb|bitcheck[10]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~634 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[2]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~635 (
// Equation(s):
// \my_regfile|data_readRegB[2]~635_combout  = (\my_regfile|bcb|bitcheck[12]~5_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[11]~6_combout )))) # (!\my_regfile|bcb|bitcheck[12]~5_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~635 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[2]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~637 (
// Equation(s):
// \my_regfile|data_readRegB[2]~637_combout  = (\my_regfile|bcb|bitcheck[16]~11_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[15]~12_combout )))) # (!\my_regfile|bcb|bitcheck[16]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~637 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[2]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y48_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~636 (
// Equation(s):
// \my_regfile|data_readRegB[2]~636_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [2] & ((\my_regfile|bcb|bitcheck[14]~7_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [2] & 
// (!\my_regfile|bcb|bitcheck[13]~9_combout  & ((\my_regfile|bcb|bitcheck[14]~7_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datac(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~636 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegB[2]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~638 (
// Equation(s):
// \my_regfile|data_readRegB[2]~638_combout  = (\my_regfile|data_readRegB[2]~634_combout  & (\my_regfile|data_readRegB[2]~635_combout  & (\my_regfile|data_readRegB[2]~637_combout  & \my_regfile|data_readRegB[2]~636_combout )))

	.dataa(\my_regfile|data_readRegB[2]~634_combout ),
	.datab(\my_regfile|data_readRegB[2]~635_combout ),
	.datac(\my_regfile|data_readRegB[2]~637_combout ),
	.datad(\my_regfile|data_readRegB[2]~636_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~638 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~647 (
// Equation(s):
// \my_regfile|data_readRegB[2]~647_combout  = (\my_regfile|data_readRegB[2]~633_combout  & (\my_regfile|data_readRegB[2]~646_combout  & (\my_regfile|data_readRegB[2]~643_combout  & \my_regfile|data_readRegB[2]~638_combout )))

	.dataa(\my_regfile|data_readRegB[2]~633_combout ),
	.datab(\my_regfile|data_readRegB[2]~646_combout ),
	.datac(\my_regfile|data_readRegB[2]~643_combout ),
	.datad(\my_regfile|data_readRegB[2]~638_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~647 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N2
cycloneive_lcell_comb \my_processor|dataA[2]~84 (
// Equation(s):
// \my_processor|dataA[2]~84_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[2]~641_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~23_combout ),
	.datab(\my_regfile|data_readRegA[31]~27_combout ),
	.datac(\my_regfile|data_readRegA[2]~641_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[2]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[2]~84 .lut_mask = 16'h00F1;
defparam \my_processor|dataA[2]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N8
cycloneive_lcell_comb \my_processor|dataA[2]~85 (
// Equation(s):
// \my_processor|dataA[2]~85_combout  = (\my_processor|dataA[2]~84_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[2]~647_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~28_combout ),
	.datab(\my_regfile|data_readRegB[2]~647_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|dataA[2]~84_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[2]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[2]~85 .lut_mask = 16'hFFD0;
defparam \my_processor|dataA[2]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N0
cycloneive_lcell_comb \my_processor|address_dmem[2]~14 (
// Equation(s):
// \my_processor|address_dmem[2]~14_combout  = (\my_processor|getDmemAddr|Add0~4_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(\my_processor|checker|isDmem~0_combout ),
	.datab(gnd),
	.datac(\my_processor|getDmemAddr|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|address_dmem[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[2]~14 .lut_mask = 16'hF5F5;
defparam \my_processor|address_dmem[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N8
cycloneive_lcell_comb \my_processor|data[1]~33 (
// Equation(s):
// \my_processor|data[1]~33_combout  = (\my_regfile|data_readRegA[1]~663_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~719_combout ),
	.datad(\my_regfile|data_readRegA[1]~663_combout ),
	.cin(gnd),
	.combout(\my_processor|data[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[1]~33 .lut_mask = 16'hFF0F;
defparam \my_processor|data[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[1]~33_combout ,\my_processor|data[0]~32_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N0
cycloneive_lcell_comb \my_processor|isAddOf~0 (
// Equation(s):
// \my_processor|isAddOf~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [6]) # ((\my_imem|altsyncram_component|auto_generated|q_a [5]) # (!\my_processor|data_writeReg[2]~69_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|isAddOf~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|isAddOf~0 .lut_mask = 16'hFAFF;
defparam \my_processor|isAddOf~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N22
cycloneive_lcell_comb \my_processor|data_writeReg[1]~291 (
// Equation(s):
// \my_processor|data_writeReg[1]~291_combout  = (\my_processor|ctrl_writeReg[0]~0_combout  & ((\my_processor|isAddOf~0_combout ) # ((!\my_processor|checker|isAddi~1_combout  & !\my_processor|checker|isALU~0_combout ))))

	.dataa(\my_processor|checker|isAddi~1_combout ),
	.datab(\my_processor|isAddOf~0_combout ),
	.datac(\my_processor|checker|isALU~0_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~291 .lut_mask = 16'hCD00;
defparam \my_processor|data_writeReg[1]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N12
cycloneive_lcell_comb \my_processor|data_writeReg[1]~308 (
// Equation(s):
// \my_processor|data_writeReg[1]~308_combout  = (\my_processor|ALUOper|Add0~2_combout  & ((\my_processor|ALUOper|Selector0~8_combout ) # ((\my_processor|aulOper[2]~2_combout  & \my_processor|aulOper[1]~1_combout ))))

	.dataa(\my_processor|aulOper[2]~2_combout ),
	.datab(\my_processor|aulOper[1]~1_combout ),
	.datac(\my_processor|ALUOper|Selector0~8_combout ),
	.datad(\my_processor|ALUOper|Add0~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~308 .lut_mask = 16'hF800;
defparam \my_processor|data_writeReg[1]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N18
cycloneive_lcell_comb \my_processor|ALUOper|Selector30~0 (
// Equation(s):
// \my_processor|ALUOper|Selector30~0_combout  = (\my_processor|aulOper[0]~0_combout  & (((\my_processor|aulOper[1]~1_combout ) # (\my_processor|ALUOper|Add1~2_combout )))) # (!\my_processor|aulOper[0]~0_combout  & (\my_processor|ALUOper|Add0~2_combout  & 
// (!\my_processor|aulOper[1]~1_combout )))

	.dataa(\my_processor|ALUOper|Add0~2_combout ),
	.datab(\my_processor|aulOper[0]~0_combout ),
	.datac(\my_processor|aulOper[1]~1_combout ),
	.datad(\my_processor|ALUOper|Add1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector30~0 .lut_mask = 16'hCEC2;
defparam \my_processor|ALUOper|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N20
cycloneive_lcell_comb \my_processor|ALUOper|Selector30~1 (
// Equation(s):
// \my_processor|ALUOper|Selector30~1_combout  = (\my_processor|dataA[1]~87_combout  & ((\my_processor|ALUOper|Selector30~0_combout ) # ((\my_processor|aulOper[1]~1_combout  & \my_processor|dataB[1]~30_combout )))) # (!\my_processor|dataA[1]~87_combout  & 
// (\my_processor|ALUOper|Selector30~0_combout  & ((\my_processor|dataB[1]~30_combout ) # (!\my_processor|aulOper[1]~1_combout ))))

	.dataa(\my_processor|dataA[1]~87_combout ),
	.datab(\my_processor|aulOper[1]~1_combout ),
	.datac(\my_processor|dataB[1]~30_combout ),
	.datad(\my_processor|ALUOper|Selector30~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector30~1 .lut_mask = 16'hFB80;
defparam \my_processor|ALUOper|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N18
cycloneive_lcell_comb \my_processor|data_writeReg[1]~283 (
// Equation(s):
// \my_processor|data_writeReg[1]~283_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[2]~85_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & (\my_processor|dataA[1]~87_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|dataA[1]~87_combout ),
	.datac(\my_processor|dataA[2]~85_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~283 .lut_mask = 16'h00E4;
defparam \my_processor|data_writeReg[1]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N8
cycloneive_lcell_comb \my_processor|data_writeReg[1]~284 (
// Equation(s):
// \my_processor|data_writeReg[1]~284_combout  = (\my_processor|aulOper[0]~0_combout  & ((\my_processor|data_writeReg[1]~283_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|ALUOper|ShiftRight0~95_combout ))))

	.dataa(\my_processor|aulOper[0]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|ALUOper|ShiftRight0~95_combout ),
	.datad(\my_processor|data_writeReg[1]~283_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~284 .lut_mask = 16'hAA80;
defparam \my_processor|data_writeReg[1]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N14
cycloneive_lcell_comb \my_processor|data_writeReg[1]~285 (
// Equation(s):
// \my_processor|data_writeReg[1]~285_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|data_writeReg[1]~284_combout ) # ((!\my_processor|aulOper[0]~0_combout  & \my_processor|ALUOper|ShiftLeft0~56_combout ))))

	.dataa(\my_processor|aulOper[0]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~56_combout ),
	.datad(\my_processor|data_writeReg[1]~284_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~285 .lut_mask = 16'h3310;
defparam \my_processor|data_writeReg[1]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N8
cycloneive_lcell_comb \my_processor|data_writeReg[1]~286 (
// Equation(s):
// \my_processor|data_writeReg[1]~286_combout  = (\my_processor|data_writeReg[1]~285_combout ) # ((\my_processor|aulOper[0]~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|ALUOper|ShiftRight0~91_combout )))

	.dataa(\my_processor|aulOper[0]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|data_writeReg[1]~285_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~286 .lut_mask = 16'hF8F0;
defparam \my_processor|data_writeReg[1]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N18
cycloneive_lcell_comb \my_processor|data_writeReg[1]~287 (
// Equation(s):
// \my_processor|data_writeReg[1]~287_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|ALUOper|ShiftRight0~56_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~81_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|ALUOper|ShiftRight0~81_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~287 .lut_mask = 16'hEC20;
defparam \my_processor|data_writeReg[1]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N28
cycloneive_lcell_comb \my_processor|data_writeReg[1]~288 (
// Equation(s):
// \my_processor|data_writeReg[1]~288_combout  = (\my_processor|aulOper[0]~0_combout  & ((\my_processor|data_writeReg[1]~287_combout ) # ((\my_processor|data_writeReg[1]~21_combout  & \my_processor|data_writeReg[1]~286_combout )))) # 
// (!\my_processor|aulOper[0]~0_combout  & (\my_processor|data_writeReg[1]~21_combout  & (\my_processor|data_writeReg[1]~286_combout )))

	.dataa(\my_processor|aulOper[0]~0_combout ),
	.datab(\my_processor|data_writeReg[1]~21_combout ),
	.datac(\my_processor|data_writeReg[1]~286_combout ),
	.datad(\my_processor|data_writeReg[1]~287_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~288 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[1]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N6
cycloneive_lcell_comb \my_processor|data_writeReg[1]~289 (
// Equation(s):
// \my_processor|data_writeReg[1]~289_combout  = (\my_processor|aulOper[2]~2_combout  & (!\my_processor|aulOper[1]~1_combout  & ((\my_processor|data_writeReg[1]~288_combout )))) # (!\my_processor|aulOper[2]~2_combout  & 
// (((\my_processor|ALUOper|Selector30~1_combout ))))

	.dataa(\my_processor|aulOper[2]~2_combout ),
	.datab(\my_processor|aulOper[1]~1_combout ),
	.datac(\my_processor|ALUOper|Selector30~1_combout ),
	.datad(\my_processor|data_writeReg[1]~288_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~289 .lut_mask = 16'h7250;
defparam \my_processor|data_writeReg[1]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N16
cycloneive_lcell_comb \my_processor|data_writeReg[1]~290 (
// Equation(s):
// \my_processor|data_writeReg[1]~290_combout  = (!\my_processor|ctrl_writeReg[0]~0_combout  & ((\my_processor|data_writeReg[1]~308_combout ) # ((!\my_processor|ALUOper|Selector0~8_combout  & \my_processor|data_writeReg[1]~289_combout ))))

	.dataa(\my_processor|data_writeReg[1]~308_combout ),
	.datab(\my_processor|ALUOper|Selector0~8_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datad(\my_processor|data_writeReg[1]~289_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~290 .lut_mask = 16'h0B0A;
defparam \my_processor|data_writeReg[1]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N24
cycloneive_lcell_comb \my_processor|data_writeReg[1]~292 (
// Equation(s):
// \my_processor|data_writeReg[1]~292_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [1])) # (!\my_processor|checker|isLw~combout  & (((\my_processor|data_writeReg[1]~291_combout ) # 
// (\my_processor|data_writeReg[1]~290_combout ))))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\my_processor|data_writeReg[1]~291_combout ),
	.datad(\my_processor|data_writeReg[1]~290_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~292 .lut_mask = 16'hDDD8;
defparam \my_processor|data_writeReg[1]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N2
cycloneive_lcell_comb \my_processor|data_writeReg[1]~293 (
// Equation(s):
// \my_processor|data_writeReg[1]~293_combout  = (\my_processor|data_writeReg[1]~292_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[31]~303_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~292_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~293 .lut_mask = 16'hFF33;
defparam \my_processor|data_writeReg[1]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N5
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~658 (
// Equation(s):
// \my_regfile|data_readRegB[1]~658_combout  = (\my_regfile|bcb|bitcheck[15]~12_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [1]) # (\my_regfile|bcb|bitcheck[16]~11_combout )))) # 
// (!\my_regfile|bcb|bitcheck[15]~12_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [1]) # ((\my_regfile|bcb|bitcheck[16]~11_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~658 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[1]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y47_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~655 (
// Equation(s):
// \my_regfile|data_readRegB[1]~655_combout  = (\my_regfile|bcb|bitcheck[10]~1_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [1]) # ((!\my_regfile|bcb|bitcheck[9]~3_combout )))) # (!\my_regfile|bcb|bitcheck[10]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [1]),
	.datac(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~655 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegB[1]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~656 (
// Equation(s):
// \my_regfile|data_readRegB[1]~656_combout  = (\my_regfile|bcb|bitcheck[12]~5_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[11]~6_combout )))) # (!\my_regfile|bcb|bitcheck[12]~5_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~656 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[1]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y48_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~657 (
// Equation(s):
// \my_regfile|data_readRegB[1]~657_combout  = (\my_regfile|bcb|bitcheck[13]~9_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [1] & ((\my_regfile|bcb|bitcheck[14]~7_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [1])))) # 
// (!\my_regfile|bcb|bitcheck[13]~9_combout  & ((\my_regfile|bcb|bitcheck[14]~7_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [1]))))

	.dataa(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.datab(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [1]),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~657 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[1]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~659 (
// Equation(s):
// \my_regfile|data_readRegB[1]~659_combout  = (\my_regfile|data_readRegB[1]~658_combout  & (\my_regfile|data_readRegB[1]~655_combout  & (\my_regfile|data_readRegB[1]~656_combout  & \my_regfile|data_readRegB[1]~657_combout )))

	.dataa(\my_regfile|data_readRegB[1]~658_combout ),
	.datab(\my_regfile|data_readRegB[1]~655_combout ),
	.datac(\my_regfile|data_readRegB[1]~656_combout ),
	.datad(\my_regfile|data_readRegB[1]~657_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~659 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~651 (
// Equation(s):
// \my_regfile|data_readRegB[1]~651_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [1]))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [1]))

	.dataa(gnd),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [1]),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~651 .lut_mask = 16'hFC0C;
defparam \my_regfile|data_readRegB[1]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~723 (
// Equation(s):
// \my_regfile|data_readRegB[1]~723_combout  = ((\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_regfile|data_readRegB[1]~651_combout ))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout ))) # 
// (!\my_regfile|bcb|bitcheck[3]~30_combout )

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datad(\my_regfile|data_readRegB[1]~651_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~723_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~723 .lut_mask = 16'hEF2F;
defparam \my_regfile|data_readRegB[1]~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~652 (
// Equation(s):
// \my_regfile|data_readRegB[1]~652_combout  = (\my_regfile|bcb|bitcheck[6]~35_combout  & ((\my_regfile|bcb|bitcheck[4]~34_combout ) # ((\my_regfile|regWriteCheck_loop[4].dffei|q [1])))) # (!\my_regfile|bcb|bitcheck[6]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [1] & ((\my_regfile|bcb|bitcheck[4]~34_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [1]))))

	.dataa(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.datab(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [1]),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~652 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[1]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~653 (
// Equation(s):
// \my_regfile|data_readRegB[1]~653_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [1] & (((\my_regfile|bcb|bitcheck[8]~36_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [1] & 
// (!\my_regfile|bcb|bitcheck[7]~37_combout  & ((\my_regfile|bcb|bitcheck[8]~36_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.datac(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[8].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~653 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegB[1]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~648 (
// Equation(s):
// \my_regfile|data_readRegB[1]~648_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [1]))) # (!\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [1]))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [1]),
	.datac(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~648 .lut_mask = 16'hEF4F;
defparam \my_regfile|data_readRegB[1]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~649 (
// Equation(s):
// \my_regfile|data_readRegB[1]~649_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout ) # ((\my_regfile|regWriteCheck_loop[5].dffei|q [1]) # (\my_processor|ctrl_readRegB[3]~3_combout ))) # (!\my_regfile|bcb|bitcheck[5]~8_combout )

	.dataa(\my_regfile|bcb|bitcheck[5]~8_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [1]),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~649 .lut_mask = 16'hFFFD;
defparam \my_regfile|data_readRegB[1]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~650 (
// Equation(s):
// \my_regfile|data_readRegB[1]~650_combout  = (\my_regfile|data_readRegB[1]~648_combout  & (\my_regfile|data_readRegB[1]~649_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[21]~42_combout ))))

	.dataa(\my_regfile|data_readRegB[1]~648_combout ),
	.datab(\my_regfile|bcb|bitcheck[21]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [1]),
	.datad(\my_regfile|data_readRegB[1]~649_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~650 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[1]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~654 (
// Equation(s):
// \my_regfile|data_readRegB[1]~654_combout  = (\my_regfile|data_readRegB[1]~723_combout  & (\my_regfile|data_readRegB[1]~652_combout  & (\my_regfile|data_readRegB[1]~653_combout  & \my_regfile|data_readRegB[1]~650_combout )))

	.dataa(\my_regfile|data_readRegB[1]~723_combout ),
	.datab(\my_regfile|data_readRegB[1]~652_combout ),
	.datac(\my_regfile|data_readRegB[1]~653_combout ),
	.datad(\my_regfile|data_readRegB[1]~650_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~654 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~666 (
// Equation(s):
// \my_regfile|data_readRegB[1]~666_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [1] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [1] & 
// (\my_regfile|bcb|bitcheck[30]~26_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~666 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[1]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~665 (
// Equation(s):
// \my_regfile|data_readRegB[1]~665_combout  = (\my_regfile|bcb|bitcheck[28]~24_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [1])) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))) # (!\my_regfile|bcb|bitcheck[28]~24_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datab(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [1]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~665 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[1]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~667 (
// Equation(s):
// \my_regfile|data_readRegB[1]~667_combout  = (\my_regfile|data_readRegB[1]~666_combout  & (\my_regfile|data_readRegB[1]~665_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[1]~666_combout ),
	.datab(\my_regfile|data_readRegB[1]~665_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~667 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[1]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~661 (
// Equation(s):
// \my_regfile|data_readRegB[1]~661_combout  = (\my_regfile|bcb|bitcheck[20]~16_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [1]) # ((\my_regfile|bcb|bitcheck[22]~17_combout )))) # (!\my_regfile|bcb|bitcheck[20]~16_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [1]) # (\my_regfile|bcb|bitcheck[22]~17_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~661 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[1]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~663 (
// Equation(s):
// \my_regfile|data_readRegB[1]~663_combout  = (\my_regfile|bcb|bitcheck[26]~21_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [1])) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))) # (!\my_regfile|bcb|bitcheck[26]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datab(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [1]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~663 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[1]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~660 (
// Equation(s):
// \my_regfile|data_readRegB[1]~660_combout  = (\my_regfile|bcb|bitcheck[18]~13_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[19]~14_combout )))) # (!\my_regfile|bcb|bitcheck[18]~13_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[19]~14_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~660 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[1]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~662 (
// Equation(s):
// \my_regfile|data_readRegB[1]~662_combout  = (\my_regfile|bcb|bitcheck[24]~19_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [1])) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))) # (!\my_regfile|bcb|bitcheck[24]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datab(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [1]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~662 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[1]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~664 (
// Equation(s):
// \my_regfile|data_readRegB[1]~664_combout  = (\my_regfile|data_readRegB[1]~661_combout  & (\my_regfile|data_readRegB[1]~663_combout  & (\my_regfile|data_readRegB[1]~660_combout  & \my_regfile|data_readRegB[1]~662_combout )))

	.dataa(\my_regfile|data_readRegB[1]~661_combout ),
	.datab(\my_regfile|data_readRegB[1]~663_combout ),
	.datac(\my_regfile|data_readRegB[1]~660_combout ),
	.datad(\my_regfile|data_readRegB[1]~662_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~664 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~668 (
// Equation(s):
// \my_regfile|data_readRegB[1]~668_combout  = (\my_regfile|data_readRegB[1]~659_combout  & (\my_regfile|data_readRegB[1]~654_combout  & (\my_regfile|data_readRegB[1]~667_combout  & \my_regfile|data_readRegB[1]~664_combout )))

	.dataa(\my_regfile|data_readRegB[1]~659_combout ),
	.datab(\my_regfile|data_readRegB[1]~654_combout ),
	.datac(\my_regfile|data_readRegB[1]~667_combout ),
	.datad(\my_regfile|data_readRegB[1]~664_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~668 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N8
cycloneive_lcell_comb \my_processor|dataB[1]~30 (
// Equation(s):
// \my_processor|dataB[1]~30_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [1])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[1]~668_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[31]~28_combout ),
	.datad(\my_regfile|data_readRegB[1]~668_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[1]~30 .lut_mask = 16'hBB8B;
defparam \my_processor|dataB[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y47_N26
cycloneive_lcell_comb \my_processor|address_dmem[1]~13 (
// Equation(s):
// \my_processor|address_dmem[1]~13_combout  = (\my_processor|getDmemAddr|Add0~2_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|checker|isDmem~0_combout ),
	.datad(\my_processor|getDmemAddr|Add0~2_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[1]~13 .lut_mask = 16'hFF0F;
defparam \my_processor|address_dmem[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[23].dffei|q[31]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[23].dffei|q[31]~feeder_combout  = \my_processor|data_writeReg[31]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[23].dffei|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[31]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N13
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[23].dffei|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N27
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~16 (
// Equation(s):
// \my_regfile|data_readRegA[31]~16_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[24].dffei|q [31]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [31] & 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [31]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [31]),
	.datab(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~16 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[31]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[31]~feeder_combout  = \my_processor|data_writeReg[31]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~57_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[31]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N17
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N25
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~15 (
// Equation(s):
// \my_regfile|data_readRegA[31]~15_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & (((\my_regfile|regWriteCheck_loop[20].dffei|q [31]) # (\my_regfile|bca|bitcheck[20]~28_combout )))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [31]) # (\my_regfile|bca|bitcheck[20]~28_combout ))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~15 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N13
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N15
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~17 (
// Equation(s):
// \my_regfile|data_readRegA[31]~17_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [31])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [31]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~17 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N17
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N17
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~14 (
// Equation(s):
// \my_regfile|data_readRegA[31]~14_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [31] & ((\my_regfile|bca|bitcheck[18]~23_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [31])))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|bca|bitcheck[18]~23_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [31]))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~14 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~18 (
// Equation(s):
// \my_regfile|data_readRegA[31]~18_combout  = (\my_regfile|data_readRegA[31]~16_combout  & (\my_regfile|data_readRegA[31]~15_combout  & (\my_regfile|data_readRegA[31]~17_combout  & \my_regfile|data_readRegA[31]~14_combout )))

	.dataa(\my_regfile|data_readRegA[31]~16_combout ),
	.datab(\my_regfile|data_readRegA[31]~15_combout ),
	.datac(\my_regfile|data_readRegA[31]~17_combout ),
	.datad(\my_regfile|data_readRegA[31]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~18 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N15
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[31]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N15
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N13
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~19 (
// Equation(s):
// \my_regfile|data_readRegA[31]~19_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [31])) # (!\my_regfile|bca|bitcheck[27]~38_combout ))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [31]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~19 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N5
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N23
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~20 (
// Equation(s):
// \my_regfile|data_readRegA[31]~20_combout  = (\my_regfile|bca|bitcheck[29]~40_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [31] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [31])))) # 
// (!\my_regfile|bca|bitcheck[29]~40_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [31]))))

	.dataa(\my_regfile|bca|bitcheck[29]~40_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~20 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~21 (
// Equation(s):
// \my_regfile|data_readRegA[31]~21_combout  = (\my_regfile|data_readRegA[31]~19_combout  & (\my_regfile|data_readRegA[31]~20_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [31]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [31]),
	.datab(\my_regfile|data_readRegA[31]~19_combout ),
	.datac(\my_regfile|data_readRegA[31]~20_combout ),
	.datad(\my_regfile|bca|bitcheck[31]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~21 .lut_mask = 16'h80C0;
defparam \my_regfile|data_readRegA[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N5
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N27
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~3 (
// Equation(s):
// \my_regfile|data_readRegA[31]~3_combout  = (\my_regfile|bca|bitcheck[5]~3_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [31]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~3_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [31]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~3 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N3
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y45_N17
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~2 (
// Equation(s):
// \my_regfile|data_readRegA[31]~2_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [31])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [31])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [31]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~2 .lut_mask = 16'hB8FF;
defparam \my_regfile|data_readRegA[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N21
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~4 (
// Equation(s):
// \my_regfile|data_readRegA[31]~4_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[10].dffei|q [31]) # (\my_regfile|bca|bitcheck[10]~5_combout )))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [31] & 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [31]) # (\my_regfile|bca|bitcheck[10]~5_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [31]),
	.datab(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[10]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~4 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N5
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y46_N1
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~6 (
// Equation(s):
// \my_regfile|data_readRegA[31]~6_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [31] & ((\my_regfile|bca|bitcheck[14]~11_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [31])))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|bca|bitcheck[14]~11_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [31]))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|bca|bitcheck[14]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~6 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N13
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y46_N31
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~7 (
// Equation(s):
// \my_regfile|data_readRegA[31]~7_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[16].dffei|q [31]) # (\my_regfile|bca|bitcheck[16]~15_combout )))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [31] & 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [31]) # (\my_regfile|bca|bitcheck[16]~15_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [31]),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~7 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y47_N29
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y46_N1
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~5 (
// Equation(s):
// \my_regfile|data_readRegA[31]~5_combout  = (\my_regfile|bca|bitcheck[12]~9_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [31])) # (!\my_regfile|bca|bitcheck[11]~10_combout ))) # (!\my_regfile|bca|bitcheck[12]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [31]) # (!\my_regfile|bca|bitcheck[11]~10_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datab(\my_regfile|bca|bitcheck[11]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~5 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~8 (
// Equation(s):
// \my_regfile|data_readRegA[31]~8_combout  = (\my_regfile|data_readRegA[31]~4_combout  & (\my_regfile|data_readRegA[31]~6_combout  & (\my_regfile|data_readRegA[31]~7_combout  & \my_regfile|data_readRegA[31]~5_combout )))

	.dataa(\my_regfile|data_readRegA[31]~4_combout ),
	.datab(\my_regfile|data_readRegA[31]~6_combout ),
	.datac(\my_regfile|data_readRegA[31]~7_combout ),
	.datad(\my_regfile|data_readRegA[31]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~8 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N27
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y47_N25
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~10 (
// Equation(s):
// \my_regfile|data_readRegA[31]~10_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [31] & ((\my_regfile|bca|bitcheck[8]~21_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [31])))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|bca|bitcheck[8]~21_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [31]))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~10 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N13
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y45_N21
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~9 (
// Equation(s):
// \my_regfile|data_readRegA[31]~9_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|bca|bitcheck[6]~20_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [31])))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [31] & ((\my_regfile|bca|bitcheck[6]~20_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [31]))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~9 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N17
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N13
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~11 (
// Equation(s):
// \my_regfile|data_readRegA[31]~11_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [31]))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [31])))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~11 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegA[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~12 (
// Equation(s):
// \my_regfile|data_readRegA[31]~12_combout  = (\my_regfile|data_readRegA[31]~10_combout  & (\my_regfile|data_readRegA[31]~9_combout  & ((\my_regfile|data_readRegA[31]~11_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~10_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[31]~9_combout ),
	.datad(\my_regfile|data_readRegA[31]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~12 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegA[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~13 (
// Equation(s):
// \my_regfile|data_readRegA[31]~13_combout  = (\my_regfile|data_readRegA[31]~3_combout  & (\my_regfile|data_readRegA[31]~2_combout  & (\my_regfile|data_readRegA[31]~8_combout  & \my_regfile|data_readRegA[31]~12_combout )))

	.dataa(\my_regfile|data_readRegA[31]~3_combout ),
	.datab(\my_regfile|data_readRegA[31]~2_combout ),
	.datac(\my_regfile|data_readRegA[31]~8_combout ),
	.datad(\my_regfile|data_readRegA[31]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~13 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N26
cycloneive_lcell_comb \my_processor|data[31]~63 (
// Equation(s):
// \my_processor|data[31]~63_combout  = ((\my_regfile|data_readRegA[31]~18_combout  & (\my_regfile|data_readRegA[31]~21_combout  & \my_regfile|data_readRegA[31]~13_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~18_combout ),
	.datab(\my_regfile|data_readRegA[31]~21_combout ),
	.datac(\my_regfile|data_readRegA[31]~719_combout ),
	.datad(\my_regfile|data_readRegA[31]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|data[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[31]~63 .lut_mask = 16'h8F0F;
defparam \my_processor|data[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[31]~63_combout ,\my_processor|data[30]~62_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N12
cycloneive_lcell_comb \my_processor|dataB[30]~1 (
// Equation(s):
// \my_processor|dataB[30]~1_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[30]~49_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|data_readRegB[30]~49_combout ),
	.datad(\my_regfile|data_readRegB[31]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[30]~1 .lut_mask = 16'hD8DD;
defparam \my_processor|dataB[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N12
cycloneive_lcell_comb \my_processor|ALUOper|Add0~60 (
// Equation(s):
// \my_processor|ALUOper|Add0~60_combout  = ((\my_processor|dataB[30]~1_combout  $ (\my_processor|dataA[30]~53_combout  $ (!\my_processor|ALUOper|Add0~59 )))) # (GND)
// \my_processor|ALUOper|Add0~61  = CARRY((\my_processor|dataB[30]~1_combout  & ((\my_processor|dataA[30]~53_combout ) # (!\my_processor|ALUOper|Add0~59 ))) # (!\my_processor|dataB[30]~1_combout  & (\my_processor|dataA[30]~53_combout  & 
// !\my_processor|ALUOper|Add0~59 )))

	.dataa(\my_processor|dataB[30]~1_combout ),
	.datab(\my_processor|dataA[30]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~59 ),
	.combout(\my_processor|ALUOper|Add0~60_combout ),
	.cout(\my_processor|ALUOper|Add0~61 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~60 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N12
cycloneive_lcell_comb \my_processor|ALUOper|Add1~60 (
// Equation(s):
// \my_processor|ALUOper|Add1~60_combout  = ((\my_processor|dataB[30]~1_combout  $ (\my_processor|dataA[30]~53_combout  $ (\my_processor|ALUOper|Add1~59 )))) # (GND)
// \my_processor|ALUOper|Add1~61  = CARRY((\my_processor|dataB[30]~1_combout  & (\my_processor|dataA[30]~53_combout  & !\my_processor|ALUOper|Add1~59 )) # (!\my_processor|dataB[30]~1_combout  & ((\my_processor|dataA[30]~53_combout ) # 
// (!\my_processor|ALUOper|Add1~59 ))))

	.dataa(\my_processor|dataB[30]~1_combout ),
	.datab(\my_processor|dataA[30]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~59 ),
	.combout(\my_processor|ALUOper|Add1~60_combout ),
	.cout(\my_processor|ALUOper|Add1~61 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~60 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N12
cycloneive_lcell_comb \my_processor|ALUOper|Selector1~0 (
// Equation(s):
// \my_processor|ALUOper|Selector1~0_combout  = (\my_processor|aulOper[0]~0_combout  & ((\my_processor|aulOper[1]~1_combout ) # ((\my_processor|ALUOper|Add1~60_combout )))) # (!\my_processor|aulOper[0]~0_combout  & (!\my_processor|aulOper[1]~1_combout  & 
// (\my_processor|ALUOper|Add0~60_combout )))

	.dataa(\my_processor|aulOper[0]~0_combout ),
	.datab(\my_processor|aulOper[1]~1_combout ),
	.datac(\my_processor|ALUOper|Add0~60_combout ),
	.datad(\my_processor|ALUOper|Add1~60_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector1~0 .lut_mask = 16'hBA98;
defparam \my_processor|ALUOper|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N22
cycloneive_lcell_comb \my_processor|ALUOper|Selector1~1 (
// Equation(s):
// \my_processor|ALUOper|Selector1~1_combout  = (\my_processor|aulOper[1]~1_combout  & ((\my_processor|dataA[30]~53_combout  & ((\my_processor|dataB[30]~1_combout ) # (\my_processor|ALUOper|Selector1~0_combout ))) # (!\my_processor|dataA[30]~53_combout  & 
// (\my_processor|dataB[30]~1_combout  & \my_processor|ALUOper|Selector1~0_combout )))) # (!\my_processor|aulOper[1]~1_combout  & (((\my_processor|ALUOper|Selector1~0_combout ))))

	.dataa(\my_processor|aulOper[1]~1_combout ),
	.datab(\my_processor|dataA[30]~53_combout ),
	.datac(\my_processor|dataB[30]~1_combout ),
	.datad(\my_processor|ALUOper|Selector1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector1~1 .lut_mask = 16'hFD80;
defparam \my_processor|ALUOper|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~43 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~43_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[29]~54_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_processor|dataA[30]~53_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[29]~54_combout ),
	.datad(\my_processor|dataA[30]~53_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~43 .lut_mask = 16'h5140;
defparam \my_processor|ALUOper|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~45 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~45_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~43_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|ALUOper|ShiftLeft0~44_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~44_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~45 .lut_mask = 16'h3320;
defparam \my_processor|ALUOper|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~49 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~49_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftLeft0~45_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|ALUOper|ShiftLeft0~48_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~45_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~49 .lut_mask = 16'h5450;
defparam \my_processor|ALUOper|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~55 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~55_combout  = (\my_processor|ALUOper|ShiftLeft0~49_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftLeft0~54_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~49_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~55 .lut_mask = 16'hFAF0;
defparam \my_processor|ALUOper|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N10
cycloneive_lcell_comb \my_processor|ALUOper|Selector1~2 (
// Equation(s):
// \my_processor|ALUOper|Selector1~2_combout  = (\my_processor|aulOper[0]~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|aulOper[0]~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// ((\my_processor|ALUOper|ShiftLeft0~42_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|ALUOper|ShiftLeft0~55_combout ))))

	.dataa(\my_processor|aulOper[0]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|ALUOper|ShiftLeft0~55_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector1~2 .lut_mask = 16'hDC98;
defparam \my_processor|ALUOper|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N0
cycloneive_lcell_comb \my_processor|ALUOper|Selector1~3 (
// Equation(s):
// \my_processor|ALUOper|Selector1~3_combout  = (\my_processor|aulOper[0]~0_combout  & ((\my_processor|ALUOper|Selector1~2_combout  & (\my_processor|dataA[31]~52_combout )) # (!\my_processor|ALUOper|Selector1~2_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~3_combout ))))) # (!\my_processor|aulOper[0]~0_combout  & (((\my_processor|ALUOper|Selector1~2_combout ))))

	.dataa(\my_processor|aulOper[0]~0_combout ),
	.datab(\my_processor|dataA[31]~52_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~3_combout ),
	.datad(\my_processor|ALUOper|Selector1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector1~3 .lut_mask = 16'hDDA0;
defparam \my_processor|ALUOper|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N28
cycloneive_lcell_comb \my_processor|data_writeReg[30]~313 (
// Equation(s):
// \my_processor|data_writeReg[30]~313_combout  = (\my_processor|ALUOper|Selector0~8_combout  & (((\my_processor|ALUOper|Add0~60_combout )))) # (!\my_processor|ALUOper|Selector0~8_combout  & ((\my_processor|aulOper[1]~1_combout  & 
// (\my_processor|ALUOper|Add0~60_combout )) # (!\my_processor|aulOper[1]~1_combout  & ((\my_processor|ALUOper|Selector1~3_combout )))))

	.dataa(\my_processor|ALUOper|Selector0~8_combout ),
	.datab(\my_processor|aulOper[1]~1_combout ),
	.datac(\my_processor|ALUOper|Add0~60_combout ),
	.datad(\my_processor|ALUOper|Selector1~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~313 .lut_mask = 16'hF1E0;
defparam \my_processor|data_writeReg[30]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N6
cycloneive_lcell_comb \my_processor|data_writeReg[30]~314 (
// Equation(s):
// \my_processor|data_writeReg[30]~314_combout  = (\my_processor|aulOper[2]~2_combout  & (((\my_processor|data_writeReg[30]~313_combout )))) # (!\my_processor|aulOper[2]~2_combout  & ((\my_processor|ALUOper|Selector0~8_combout  & 
// ((\my_processor|data_writeReg[30]~313_combout ))) # (!\my_processor|ALUOper|Selector0~8_combout  & (\my_processor|ALUOper|Selector1~1_combout ))))

	.dataa(\my_processor|aulOper[2]~2_combout ),
	.datab(\my_processor|ALUOper|Selector0~8_combout ),
	.datac(\my_processor|ALUOper|Selector1~1_combout ),
	.datad(\my_processor|data_writeReg[30]~313_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~314 .lut_mask = 16'hFE10;
defparam \my_processor|data_writeReg[30]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N14
cycloneive_lcell_comb \my_processor|data_writeReg[30]~58 (
// Equation(s):
// \my_processor|data_writeReg[30]~58_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [30])) # (!\my_processor|checker|isLw~combout  & (((!\my_processor|ctrl_writeReg[0]~0_combout  & 
// \my_processor|data_writeReg[30]~314_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datad(\my_processor|data_writeReg[30]~314_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~58 .lut_mask = 16'h8B88;
defparam \my_processor|data_writeReg[30]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N30
cycloneive_lcell_comb \my_processor|data_writeReg[30]~59 (
// Equation(s):
// \my_processor|data_writeReg[30]~59_combout  = (\my_processor|checker|isSw~0_combout ) # ((\my_processor|data_writeReg[30]~58_combout ) # ((!\my_processor|checker|isLw~combout  & !\my_processor|data_writeReg[31]~56_combout )))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[30]~58_combout ),
	.datad(\my_processor|data_writeReg[31]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~59 .lut_mask = 16'hFAFB;
defparam \my_processor|data_writeReg[30]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y42_N31
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[30]~59_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~46 (
// Equation(s):
// \my_regfile|data_readRegA[30]~46_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [30])) # (!\my_regfile|bca|bitcheck[27]~38_combout ))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [30]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~46 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[30]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~47 (
// Equation(s):
// \my_regfile|data_readRegA[30]~47_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [30]) # ((!\my_regfile|bca|bitcheck[29]~40_combout )))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [30]) # (!\my_regfile|bca|bitcheck[29]~40_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[29]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~47 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[30]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~48 (
// Equation(s):
// \my_regfile|data_readRegA[30]~48_combout  = (\my_regfile|data_readRegA[30]~46_combout  & (\my_regfile|data_readRegA[30]~47_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [30]) # (!\my_regfile|bca|bitcheck[31]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [30]),
	.datab(\my_regfile|bca|bitcheck[31]~41_combout ),
	.datac(\my_regfile|data_readRegA[30]~46_combout ),
	.datad(\my_regfile|data_readRegA[30]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~48 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[30]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~39 (
// Equation(s):
// \my_regfile|data_readRegA[30]~39_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [30]) # ((!\my_regfile|bca|bitcheck[15]~16_combout )))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [30]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~39 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~36 (
// Equation(s):
// \my_regfile|data_readRegA[30]~36_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [30] & (((\my_regfile|regWriteCheck_loop[10].dffei|q [30]) # (\my_regfile|bca|bitcheck[10]~5_combout )))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [30] & 
// (!\my_regfile|bca|bitcheck[9]~7_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [30]) # (\my_regfile|bca|bitcheck[10]~5_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [30]),
	.datab(\my_regfile|bca|bitcheck[9]~7_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[10]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~36 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[30]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y49_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~37 (
// Equation(s):
// \my_regfile|data_readRegA[30]~37_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [30]) # ((!\my_regfile|bca|bitcheck[11]~10_combout )))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [30] & 
// (\my_regfile|bca|bitcheck[12]~9_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [30]) # (!\my_regfile|bca|bitcheck[11]~10_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [30]),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [30]),
	.datac(\my_regfile|bca|bitcheck[12]~9_combout ),
	.datad(\my_regfile|bca|bitcheck[11]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~37 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[30]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~38 (
// Equation(s):
// \my_regfile|data_readRegA[30]~38_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [30] & ((\my_regfile|bca|bitcheck[14]~11_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [30])))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|bca|bitcheck[14]~11_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [30]))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|bca|bitcheck[14]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~38 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~40 (
// Equation(s):
// \my_regfile|data_readRegA[30]~40_combout  = (\my_regfile|data_readRegA[30]~39_combout  & (\my_regfile|data_readRegA[30]~36_combout  & (\my_regfile|data_readRegA[30]~37_combout  & \my_regfile|data_readRegA[30]~38_combout )))

	.dataa(\my_regfile|data_readRegA[30]~39_combout ),
	.datab(\my_regfile|data_readRegA[30]~36_combout ),
	.datac(\my_regfile|data_readRegA[30]~37_combout ),
	.datad(\my_regfile|data_readRegA[30]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~40 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~41 (
// Equation(s):
// \my_regfile|data_readRegA[30]~41_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [30]) # (!\my_regfile|bca|bitcheck[19]~24_combout )))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [30]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[19]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~41 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~43 (
// Equation(s):
// \my_regfile|data_readRegA[30]~43_combout  = (\my_regfile|bca|bitcheck[24]~31_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [30]) # (!\my_regfile|bca|bitcheck[23]~32_combout )))) # (!\my_regfile|bca|bitcheck[24]~31_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [30]) # (!\my_regfile|bca|bitcheck[23]~32_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [30]),
	.datac(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~43 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[30]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~42 (
// Equation(s):
// \my_regfile|data_readRegA[30]~42_combout  = (\my_regfile|regWriteCheck_loop[20].dffei|q [30] & ((\my_regfile|bca|bitcheck[22]~29_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[20].dffei|q [30] & 
// (\my_regfile|bca|bitcheck[20]~28_combout  & ((\my_regfile|bca|bitcheck[22]~29_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [30]),
	.datab(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~42 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[30]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~44 (
// Equation(s):
// \my_regfile|data_readRegA[30]~44_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [30])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [30]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~44 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[30]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~45 (
// Equation(s):
// \my_regfile|data_readRegA[30]~45_combout  = (\my_regfile|data_readRegA[30]~41_combout  & (\my_regfile|data_readRegA[30]~43_combout  & (\my_regfile|data_readRegA[30]~42_combout  & \my_regfile|data_readRegA[30]~44_combout )))

	.dataa(\my_regfile|data_readRegA[30]~41_combout ),
	.datab(\my_regfile|data_readRegA[30]~43_combout ),
	.datac(\my_regfile|data_readRegA[30]~42_combout ),
	.datad(\my_regfile|data_readRegA[30]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~45 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~33 (
// Equation(s):
// \my_regfile|data_readRegA[30]~33_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [30] & ((\my_regfile|bca|bitcheck[6]~20_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [30] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|bca|bitcheck[6]~20_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [30]),
	.datab(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[4]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~33 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~34 (
// Equation(s):
// \my_regfile|data_readRegA[30]~34_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [30] & ((\my_regfile|bca|bitcheck[8]~21_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [30])))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|bca|bitcheck[8]~21_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [30]))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~34 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~30 (
// Equation(s):
// \my_regfile|data_readRegA[30]~30_combout  = (\my_regfile|regWriteCheck_loop[5].dffei|q [30] & (((\my_regfile|regWriteCheck_loop[21].dffei|q [30]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # (!\my_regfile|regWriteCheck_loop[5].dffei|q [30] & 
// (!\my_regfile|bca|bitcheck[5]~3_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [30]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [30]),
	.datab(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~30 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~29 (
// Equation(s):
// \my_regfile|data_readRegA[30]~29_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [30]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [30]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [30]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~29 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~31 (
// Equation(s):
// \my_regfile|data_readRegA[30]~31_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [30]))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [30])))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~31 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegA[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~32 (
// Equation(s):
// \my_regfile|data_readRegA[30]~32_combout  = (\my_regfile|data_readRegA[30]~30_combout  & (\my_regfile|data_readRegA[30]~29_combout  & ((\my_regfile|data_readRegA[30]~31_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_regfile|data_readRegA[30]~30_combout ),
	.datac(\my_regfile|data_readRegA[30]~29_combout ),
	.datad(\my_regfile|data_readRegA[30]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~32 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegA[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~35 (
// Equation(s):
// \my_regfile|data_readRegA[30]~35_combout  = (\my_regfile|data_readRegA[30]~33_combout  & (\my_regfile|data_readRegA[30]~34_combout  & \my_regfile|data_readRegA[30]~32_combout ))

	.dataa(\my_regfile|data_readRegA[30]~33_combout ),
	.datab(\my_regfile|data_readRegA[30]~34_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[30]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~35 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~49 (
// Equation(s):
// \my_regfile|data_readRegA[30]~49_combout  = (\my_regfile|data_readRegA[30]~48_combout  & (\my_regfile|data_readRegA[30]~40_combout  & (\my_regfile|data_readRegA[30]~45_combout  & \my_regfile|data_readRegA[30]~35_combout )))

	.dataa(\my_regfile|data_readRegA[30]~48_combout ),
	.datab(\my_regfile|data_readRegA[30]~40_combout ),
	.datac(\my_regfile|data_readRegA[30]~45_combout ),
	.datad(\my_regfile|data_readRegA[30]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~49 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N8
cycloneive_lcell_comb \my_processor|data[30]~62 (
// Equation(s):
// \my_processor|data[30]~62_combout  = (\my_regfile|data_readRegA[30]~49_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~719_combout ),
	.datad(\my_regfile|data_readRegA[30]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|data[30]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[30]~62 .lut_mask = 16'hFF0F;
defparam \my_processor|data[30]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N18
cycloneive_lcell_comb \my_processor|dataB[31]~0 (
// Equation(s):
// \my_processor|dataB[31]~0_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[31]~22_combout ) # 
// (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|data_readRegB[31]~22_combout ),
	.datad(\my_regfile|data_readRegB[31]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[31]~0 .lut_mask = 16'hD8DD;
defparam \my_processor|dataB[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N14
cycloneive_lcell_comb \my_processor|ALUOper|Add0~62 (
// Equation(s):
// \my_processor|ALUOper|Add0~62_combout  = (\my_processor|dataB[31]~0_combout  & ((\my_processor|dataA[31]~52_combout  & (\my_processor|ALUOper|Add0~61  & VCC)) # (!\my_processor|dataA[31]~52_combout  & (!\my_processor|ALUOper|Add0~61 )))) # 
// (!\my_processor|dataB[31]~0_combout  & ((\my_processor|dataA[31]~52_combout  & (!\my_processor|ALUOper|Add0~61 )) # (!\my_processor|dataA[31]~52_combout  & ((\my_processor|ALUOper|Add0~61 ) # (GND)))))
// \my_processor|ALUOper|Add0~63  = CARRY((\my_processor|dataB[31]~0_combout  & (!\my_processor|dataA[31]~52_combout  & !\my_processor|ALUOper|Add0~61 )) # (!\my_processor|dataB[31]~0_combout  & ((!\my_processor|ALUOper|Add0~61 ) # 
// (!\my_processor|dataA[31]~52_combout ))))

	.dataa(\my_processor|dataB[31]~0_combout ),
	.datab(\my_processor|dataA[31]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~61 ),
	.combout(\my_processor|ALUOper|Add0~62_combout ),
	.cout(\my_processor|ALUOper|Add0~63 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~62 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N16
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~9 (
// Equation(s):
// \my_processor|ALUOper|Selector0~9_combout  = (\my_processor|aulOper[0]~0_combout  & ((\my_processor|dataA[31]~52_combout ) # ((\my_processor|dataB[31]~0_combout ) # (!\my_processor|aulOper[1]~1_combout )))) # (!\my_processor|aulOper[0]~0_combout  & 
// (\my_processor|dataA[31]~52_combout  & (\my_processor|dataB[31]~0_combout  & \my_processor|aulOper[1]~1_combout )))

	.dataa(\my_processor|aulOper[0]~0_combout ),
	.datab(\my_processor|dataA[31]~52_combout ),
	.datac(\my_processor|dataB[31]~0_combout ),
	.datad(\my_processor|aulOper[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~9 .lut_mask = 16'hE8AA;
defparam \my_processor|ALUOper|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N14
cycloneive_lcell_comb \my_processor|ALUOper|Add1~62 (
// Equation(s):
// \my_processor|ALUOper|Add1~62_combout  = (\my_processor|dataB[31]~0_combout  & ((\my_processor|dataA[31]~52_combout  & (!\my_processor|ALUOper|Add1~61 )) # (!\my_processor|dataA[31]~52_combout  & ((\my_processor|ALUOper|Add1~61 ) # (GND))))) # 
// (!\my_processor|dataB[31]~0_combout  & ((\my_processor|dataA[31]~52_combout  & (\my_processor|ALUOper|Add1~61  & VCC)) # (!\my_processor|dataA[31]~52_combout  & (!\my_processor|ALUOper|Add1~61 ))))
// \my_processor|ALUOper|Add1~63  = CARRY((\my_processor|dataB[31]~0_combout  & ((!\my_processor|ALUOper|Add1~61 ) # (!\my_processor|dataA[31]~52_combout ))) # (!\my_processor|dataB[31]~0_combout  & (!\my_processor|dataA[31]~52_combout  & 
// !\my_processor|ALUOper|Add1~61 )))

	.dataa(\my_processor|dataB[31]~0_combout ),
	.datab(\my_processor|dataA[31]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~61 ),
	.combout(\my_processor|ALUOper|Add1~62_combout ),
	.cout(\my_processor|ALUOper|Add1~63 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~62 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N18
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~10 (
// Equation(s):
// \my_processor|ALUOper|Selector0~10_combout  = (\my_processor|ALUOper|Selector0~9_combout  & ((\my_processor|aulOper[1]~1_combout ) # ((\my_processor|ALUOper|Add1~62_combout )))) # (!\my_processor|ALUOper|Selector0~9_combout  & 
// (!\my_processor|aulOper[1]~1_combout  & (\my_processor|ALUOper|Add0~62_combout )))

	.dataa(\my_processor|ALUOper|Selector0~9_combout ),
	.datab(\my_processor|aulOper[1]~1_combout ),
	.datac(\my_processor|ALUOper|Add0~62_combout ),
	.datad(\my_processor|ALUOper|Add1~62_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~10 .lut_mask = 16'hBA98;
defparam \my_processor|ALUOper|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N20
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~11 (
// Equation(s):
// \my_processor|ALUOper|Selector0~11_combout  = (\my_processor|ALUOper|Selector0~8_combout  & (((\my_processor|ALUOper|Add0~62_combout )))) # (!\my_processor|ALUOper|Selector0~8_combout  & (!\my_processor|aulOper[2]~2_combout  & 
// ((\my_processor|ALUOper|Selector0~10_combout ))))

	.dataa(\my_processor|aulOper[2]~2_combout ),
	.datab(\my_processor|ALUOper|Selector0~8_combout ),
	.datac(\my_processor|ALUOper|Add0~62_combout ),
	.datad(\my_processor|ALUOper|Selector0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~11 .lut_mask = 16'hD1C0;
defparam \my_processor|ALUOper|Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N2
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~12 (
// Equation(s):
// \my_processor|ALUOper|Selector0~12_combout  = (\my_processor|ALUOper|Selector0~11_combout ) # ((\my_processor|ALUOper|Selector0~7_combout  & \my_processor|ALUOper|Selector0~13_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|Selector0~7_combout ),
	.datac(\my_processor|ALUOper|Selector0~13_combout ),
	.datad(\my_processor|ALUOper|Selector0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~12 .lut_mask = 16'hFFC0;
defparam \my_processor|ALUOper|Selector0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N16
cycloneive_lcell_comb \my_processor|data_writeReg[31]~54 (
// Equation(s):
// \my_processor|data_writeReg[31]~54_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [31])) # (!\my_processor|checker|isLw~combout  & (((\my_processor|ALUOper|Selector0~12_combout  & 
// !\my_processor|ctrl_writeReg[0]~0_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|ALUOper|Selector0~12_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~54 .lut_mask = 16'h88B8;
defparam \my_processor|data_writeReg[31]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N14
cycloneive_lcell_comb \my_processor|data_writeReg[31]~57 (
// Equation(s):
// \my_processor|data_writeReg[31]~57_combout  = (\my_processor|checker|isSw~0_combout ) # ((\my_processor|data_writeReg[31]~54_combout ) # ((!\my_processor|checker|isLw~combout  & !\my_processor|data_writeReg[31]~56_combout )))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[31]~56_combout ),
	.datad(\my_processor|data_writeReg[31]~54_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~57 .lut_mask = 16'hFFAB;
defparam \my_processor|data_writeReg[31]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N25
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~2 (
// Equation(s):
// \my_regfile|data_readRegB[31]~2_combout  = (\my_regfile|bcb|bitcheck[9]~3_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [31] & ((\my_regfile|bcb|bitcheck[10]~1_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [31])))) # 
// (!\my_regfile|bcb|bitcheck[9]~3_combout  & ((\my_regfile|bcb|bitcheck[10]~1_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [31]))))

	.dataa(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datab(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~2 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~5 (
// Equation(s):
// \my_regfile|data_readRegB[31]~5_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[15]~12_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [31] & 
// (\my_regfile|bcb|bitcheck[16]~11_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [31]),
	.datab(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~5 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~4 (
// Equation(s):
// \my_regfile|data_readRegB[31]~4_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[13]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [31] & 
// (\my_regfile|bcb|bitcheck[14]~7_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[13]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [31]),
	.datab(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~4 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~3 (
// Equation(s):
// \my_regfile|data_readRegB[31]~3_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [31])) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [31] & 
// (\my_regfile|bcb|bitcheck[12]~5_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [31]),
	.datab(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~3 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~6 (
// Equation(s):
// \my_regfile|data_readRegB[31]~6_combout  = (\my_regfile|data_readRegB[31]~2_combout  & (\my_regfile|data_readRegB[31]~5_combout  & (\my_regfile|data_readRegB[31]~4_combout  & \my_regfile|data_readRegB[31]~3_combout )))

	.dataa(\my_regfile|data_readRegB[31]~2_combout ),
	.datab(\my_regfile|data_readRegB[31]~5_combout ),
	.datac(\my_regfile|data_readRegB[31]~4_combout ),
	.datad(\my_regfile|data_readRegB[31]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~6 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~15 (
// Equation(s):
// \my_regfile|data_readRegB[31]~15_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [31])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [31])))) # 
// (!\my_regfile|bcb|bitcheck[5]~29_combout )

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [31]),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[5]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~15 .lut_mask = 16'hB8FF;
defparam \my_regfile|data_readRegB[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~19 (
// Equation(s):
// \my_regfile|data_readRegB[31]~19_combout  = (\my_regfile|bcb|bitcheck[7]~37_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [31]) # (\my_regfile|bcb|bitcheck[8]~36_combout )))) # 
// (!\my_regfile|bcb|bitcheck[7]~37_combout  & (((\my_regfile|regWriteCheck_loop[8].dffei|q [31]) # (\my_regfile|bcb|bitcheck[8]~36_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~19 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~18 (
// Equation(s):
// \my_regfile|data_readRegB[31]~18_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [31] & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [31])))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [31] & 
// (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [31]))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [31]),
	.datab(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~18 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~17 (
// Equation(s):
// \my_regfile|data_readRegB[31]~17_combout  = (\my_processor|ctrl_readRegB[0]~0_combout ) # (((\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [31])) # (!\my_regfile|bcb|bitcheck[3]~30_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~17 .lut_mask = 16'hEFAF;
defparam \my_regfile|data_readRegB[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~16 (
// Equation(s):
// \my_regfile|data_readRegB[31]~16_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [31])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [31])))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~16 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegB[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~20 (
// Equation(s):
// \my_regfile|data_readRegB[31]~20_combout  = (\my_regfile|data_readRegB[31]~19_combout  & (\my_regfile|data_readRegB[31]~18_combout  & (\my_regfile|data_readRegB[31]~17_combout  & \my_regfile|data_readRegB[31]~16_combout )))

	.dataa(\my_regfile|data_readRegB[31]~19_combout ),
	.datab(\my_regfile|data_readRegB[31]~18_combout ),
	.datac(\my_regfile|data_readRegB[31]~17_combout ),
	.datad(\my_regfile|data_readRegB[31]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~20 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~21 (
// Equation(s):
// \my_regfile|data_readRegB[31]~21_combout  = (\my_regfile|data_readRegB[31]~15_combout  & (\my_regfile|data_readRegB[31]~20_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[3]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [31]),
	.datab(\my_regfile|bcb|bitcheck[3]~31_combout ),
	.datac(\my_regfile|data_readRegB[31]~15_combout ),
	.datad(\my_regfile|data_readRegB[31]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~21 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~12 (
// Equation(s):
// \my_regfile|data_readRegB[31]~12_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[27]~25_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [31] & 
// (\my_regfile|bcb|bitcheck[28]~24_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [31]),
	.datab(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~12 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~13 (
// Equation(s):
// \my_regfile|data_readRegB[31]~13_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [31] & 
// (\my_regfile|bcb|bitcheck[30]~26_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [31]),
	.datab(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~13 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~14 (
// Equation(s):
// \my_regfile|data_readRegB[31]~14_combout  = (\my_regfile|data_readRegB[31]~12_combout  & (\my_regfile|data_readRegB[31]~13_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~12_combout ),
	.datab(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datac(\my_regfile|data_readRegB[31]~13_combout ),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~14 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegB[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~8 (
// Equation(s):
// \my_regfile|data_readRegB[31]~8_combout  = (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [31])))) # (!\my_regfile|bcb|bitcheck[22]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [31] & ((\my_regfile|bcb|bitcheck[20]~16_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [31]))))

	.dataa(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datab(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~8 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~9 (
// Equation(s):
// \my_regfile|data_readRegB[31]~9_combout  = (\my_regfile|bcb|bitcheck[23]~20_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [31] & ((\my_regfile|bcb|bitcheck[24]~19_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [31])))) # 
// (!\my_regfile|bcb|bitcheck[23]~20_combout  & ((\my_regfile|bcb|bitcheck[24]~19_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [31]))))

	.dataa(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.datab(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~9 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~10 (
// Equation(s):
// \my_regfile|data_readRegB[31]~10_combout  = (\my_regfile|bcb|bitcheck[25]~22_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [31] & ((\my_regfile|bcb|bitcheck[26]~21_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [31])))) # 
// (!\my_regfile|bcb|bitcheck[25]~22_combout  & ((\my_regfile|bcb|bitcheck[26]~21_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [31]))))

	.dataa(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datab(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~10 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~7 (
// Equation(s):
// \my_regfile|data_readRegB[31]~7_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[19]~14_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [31] & 
// (\my_regfile|bcb|bitcheck[18]~13_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[19]~14_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [31]),
	.datab(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~7 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~11 (
// Equation(s):
// \my_regfile|data_readRegB[31]~11_combout  = (\my_regfile|data_readRegB[31]~8_combout  & (\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[31]~10_combout  & \my_regfile|data_readRegB[31]~7_combout )))

	.dataa(\my_regfile|data_readRegB[31]~8_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[31]~10_combout ),
	.datad(\my_regfile|data_readRegB[31]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~11 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~22 (
// Equation(s):
// \my_regfile|data_readRegB[31]~22_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[31]~21_combout  & (\my_regfile|data_readRegB[31]~14_combout  & \my_regfile|data_readRegB[31]~11_combout )))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~21_combout ),
	.datac(\my_regfile|data_readRegB[31]~14_combout ),
	.datad(\my_regfile|data_readRegB[31]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~22 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~22 (
// Equation(s):
// \my_regfile|data_readRegA[31]~22_combout  = (\my_regfile|data_readRegA[31]~18_combout  & (\my_regfile|data_readRegA[31]~21_combout  & \my_regfile|data_readRegA[31]~13_combout ))

	.dataa(\my_regfile|data_readRegA[31]~18_combout ),
	.datab(\my_regfile|data_readRegA[31]~21_combout ),
	.datac(\my_regfile|data_readRegA[31]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~22 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegA[31]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N22
cycloneive_lcell_comb \my_processor|dataA[31]~90 (
// Equation(s):
// \my_processor|dataA[31]~90_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[31]~22_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_regfile|data_readRegA[31]~27_combout ),
	.datad(\my_regfile|data_readRegA[31]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[31]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[31]~90 .lut_mask = 16'h5501;
defparam \my_processor|dataA[31]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N20
cycloneive_lcell_comb \my_processor|dataA[31]~52 (
// Equation(s):
// \my_processor|dataA[31]~52_combout  = (\my_processor|dataA[31]~90_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[31]~22_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~22_combout ),
	.datab(\my_regfile|data_readRegB[31]~28_combout ),
	.datac(\my_processor|dataA[31]~90_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[31]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[31]~52 .lut_mask = 16'hFBF0;
defparam \my_processor|dataA[31]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N24
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~2 (
// Equation(s):
// \my_processor|ALUOper|Selector0~2_combout  = (\my_processor|dataA[31]~52_combout  & ((\my_processor|aulOper[0]~0_combout ) # ((\my_processor|ALUOper|ShiftLeft0~6_combout  & \my_processor|data_writeReg[1]~21_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~6_combout ),
	.datab(\my_processor|data_writeReg[1]~21_combout ),
	.datac(\my_processor|aulOper[0]~0_combout ),
	.datad(\my_processor|dataA[31]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~2 .lut_mask = 16'hF800;
defparam \my_processor|ALUOper|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N28
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~3 (
// Equation(s):
// \my_processor|ALUOper|Selector0~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_processor|ALUOper|ShiftLeft0~10_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[30]~53_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[30]~53_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~3 .lut_mask = 16'hEC20;
defparam \my_processor|ALUOper|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N14
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~4 (
// Equation(s):
// \my_processor|ALUOper|Selector0~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~9_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|Selector0~3_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftLeft0~9_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|Selector0~3_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~4 .lut_mask = 16'h0D08;
defparam \my_processor|ALUOper|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N24
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~5 (
// Equation(s):
// \my_processor|ALUOper|Selector0~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|ALUOper|Selector0~4_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftLeft0~17_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|Selector0~4_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~5 .lut_mask = 16'h5450;
defparam \my_processor|ALUOper|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N26
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~6 (
// Equation(s):
// \my_processor|ALUOper|Selector0~6_combout  = (!\my_processor|aulOper[0]~0_combout  & ((\my_processor|ALUOper|Selector0~5_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|ALUOper|ShiftLeft0~31_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|aulOper[0]~0_combout ),
	.datac(\my_processor|ALUOper|Selector0~5_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~6 .lut_mask = 16'h3230;
defparam \my_processor|ALUOper|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N28
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~7 (
// Equation(s):
// \my_processor|ALUOper|Selector0~7_combout  = (\my_processor|aulOper[1]~1_combout  & (((\my_processor|ALUOper|Add0~62_combout )))) # (!\my_processor|aulOper[1]~1_combout  & ((\my_processor|ALUOper|Selector0~2_combout ) # 
// ((\my_processor|ALUOper|Selector0~6_combout ))))

	.dataa(\my_processor|ALUOper|Selector0~2_combout ),
	.datab(\my_processor|ALUOper|Add0~62_combout ),
	.datac(\my_processor|ALUOper|Selector0~6_combout ),
	.datad(\my_processor|aulOper[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~7 .lut_mask = 16'hCCFA;
defparam \my_processor|ALUOper|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N10
cycloneive_lcell_comb \my_processor|ALUOper|Decoder0~0 (
// Equation(s):
// \my_processor|ALUOper|Decoder0~0_combout  = (\my_processor|aulOper[0]~0_combout  & (!\my_processor|ALUOper|Selector0~8_combout  & (!\my_processor|aulOper[2]~2_combout  & !\my_processor|aulOper[1]~1_combout )))

	.dataa(\my_processor|aulOper[0]~0_combout ),
	.datab(\my_processor|ALUOper|Selector0~8_combout ),
	.datac(\my_processor|aulOper[2]~2_combout ),
	.datad(\my_processor|aulOper[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Decoder0~0 .lut_mask = 16'h0002;
defparam \my_processor|ALUOper|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N16
cycloneive_lcell_comb \my_processor|ALUOper|Add1~64 (
// Equation(s):
// \my_processor|ALUOper|Add1~64_combout  = \my_processor|dataB[31]~0_combout  $ (\my_processor|ALUOper|Add1~63  $ (\my_processor|dataA[31]~52_combout ))

	.dataa(gnd),
	.datab(\my_processor|dataB[31]~0_combout ),
	.datac(gnd),
	.datad(\my_processor|dataA[31]~52_combout ),
	.cin(\my_processor|ALUOper|Add1~63 ),
	.combout(\my_processor|ALUOper|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~64 .lut_mask = 16'hC33C;
defparam \my_processor|ALUOper|Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N16
cycloneive_lcell_comb \my_processor|ALUOper|Add0~64 (
// Equation(s):
// \my_processor|ALUOper|Add0~64_combout  = \my_processor|dataA[31]~52_combout  $ (\my_processor|ALUOper|Add0~63  $ (!\my_processor|dataB[31]~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|dataA[31]~52_combout ),
	.datac(gnd),
	.datad(\my_processor|dataB[31]~0_combout ),
	.cin(\my_processor|ALUOper|Add0~63 ),
	.combout(\my_processor|ALUOper|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~64 .lut_mask = 16'h3CC3;
defparam \my_processor|ALUOper|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N30
cycloneive_lcell_comb \my_processor|ALUOper|Selector32~0 (
// Equation(s):
// \my_processor|ALUOper|Selector32~0_combout  = (\my_processor|ALUOper|Decoder0~0_combout  & (\my_processor|ALUOper|Add1~64_combout )) # (!\my_processor|ALUOper|Decoder0~0_combout  & ((\my_processor|ALUOper|Add0~64_combout )))

	.dataa(\my_processor|ALUOper|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\my_processor|ALUOper|Add1~64_combout ),
	.datad(\my_processor|ALUOper|Add0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector32~0 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N24
cycloneive_lcell_comb \my_processor|ctrl_writeReg[0]~0 (
// Equation(s):
// \my_processor|ctrl_writeReg[0]~0_combout  = \my_processor|ALUOper|Selector32~0_combout  $ (((\my_processor|ALUOper|Selector0~11_combout ) # ((\my_processor|ALUOper|Selector0~13_combout  & \my_processor|ALUOper|Selector0~7_combout ))))

	.dataa(\my_processor|ALUOper|Selector0~13_combout ),
	.datab(\my_processor|ALUOper|Selector0~7_combout ),
	.datac(\my_processor|ALUOper|Selector32~0_combout ),
	.datad(\my_processor|ALUOper|Selector0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[0]~0 .lut_mask = 16'h0F78;
defparam \my_processor|ctrl_writeReg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N22
cycloneive_lcell_comb \my_processor|data_writeReg[31]~56 (
// Equation(s):
// \my_processor|data_writeReg[31]~56_combout  = (\my_processor|checker|isAddi~1_combout ) # ((\my_processor|checker|isALU~0_combout  & ((\my_processor|data_writeReg[31]~55_combout ) # (!\my_processor|ctrl_writeReg[0]~0_combout ))))

	.dataa(\my_processor|data_writeReg[31]~55_combout ),
	.datab(\my_processor|checker|isALU~0_combout ),
	.datac(\my_processor|checker|isAddi~1_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~56 .lut_mask = 16'hF8FC;
defparam \my_processor|data_writeReg[31]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y42_N18
cycloneive_lcell_comb \my_processor|data_writeReg[31]~303 (
// Equation(s):
// \my_processor|data_writeReg[31]~303_combout  = (!\my_processor|checker|isSw~0_combout  & ((\my_processor|data_writeReg[31]~56_combout ) # ((\my_processor|checker|isLw~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [30]))))

	.dataa(\my_processor|checker|isLw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_processor|data_writeReg[31]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~303 .lut_mask = 16'h0F08;
defparam \my_processor|data_writeReg[31]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N4
cycloneive_lcell_comb \my_processor|data_writeReg[0]~309 (
// Equation(s):
// \my_processor|data_writeReg[0]~309_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # ((!\my_processor|ctrl_writeReg[0]~0_combout ) # (!\my_processor|isAddOf~0_combout ))) # (!\my_processor|checker|isAddi~0_combout )

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|isAddOf~0_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~309 .lut_mask = 16'hDFFF;
defparam \my_processor|data_writeReg[0]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N2
cycloneive_lcell_comb \my_processor|data_writeReg[0]~310 (
// Equation(s):
// \my_processor|data_writeReg[0]~310_combout  = (\my_processor|ALUOper|Add0~0_combout  & ((\my_processor|ALUOper|Selector0~8_combout ) # ((\my_processor|aulOper[1]~1_combout  & \my_processor|aulOper[2]~2_combout ))))

	.dataa(\my_processor|aulOper[1]~1_combout ),
	.datab(\my_processor|ALUOper|Add0~0_combout ),
	.datac(\my_processor|aulOper[2]~2_combout ),
	.datad(\my_processor|ALUOper|Selector0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~310 .lut_mask = 16'hCC80;
defparam \my_processor|data_writeReg[0]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N12
cycloneive_lcell_comb \my_processor|ALUOper|Selector31~0 (
// Equation(s):
// \my_processor|ALUOper|Selector31~0_combout  = (\my_processor|aulOper[1]~1_combout  & (\my_processor|aulOper[0]~0_combout )) # (!\my_processor|aulOper[1]~1_combout  & ((\my_processor|aulOper[0]~0_combout  & ((\my_processor|ALUOper|Add1~0_combout ))) # 
// (!\my_processor|aulOper[0]~0_combout  & (\my_processor|ALUOper|Add0~0_combout ))))

	.dataa(\my_processor|aulOper[1]~1_combout ),
	.datab(\my_processor|aulOper[0]~0_combout ),
	.datac(\my_processor|ALUOper|Add0~0_combout ),
	.datad(\my_processor|ALUOper|Add1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector31~0 .lut_mask = 16'hDC98;
defparam \my_processor|ALUOper|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N18
cycloneive_lcell_comb \my_processor|ALUOper|Selector31~1 (
// Equation(s):
// \my_processor|ALUOper|Selector31~1_combout  = (\my_processor|aulOper[1]~1_combout  & ((\my_processor|dataB[0]~31_combout  & ((\my_processor|dataA[0]~89_combout ) # (\my_processor|ALUOper|Selector31~0_combout ))) # (!\my_processor|dataB[0]~31_combout  & 
// (\my_processor|dataA[0]~89_combout  & \my_processor|ALUOper|Selector31~0_combout )))) # (!\my_processor|aulOper[1]~1_combout  & (((\my_processor|ALUOper|Selector31~0_combout ))))

	.dataa(\my_processor|aulOper[1]~1_combout ),
	.datab(\my_processor|dataB[0]~31_combout ),
	.datac(\my_processor|dataA[0]~89_combout ),
	.datad(\my_processor|ALUOper|Selector31~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector31~1 .lut_mask = 16'hFD80;
defparam \my_processor|ALUOper|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N14
cycloneive_lcell_comb \my_processor|data_writeReg[0]~294 (
// Equation(s):
// \my_processor|data_writeReg[0]~294_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_processor|ALUOper|ShiftRight0~96_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[1]~87_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[1]~87_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~294 .lut_mask = 16'hEA40;
defparam \my_processor|data_writeReg[0]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N22
cycloneive_lcell_comb \my_processor|data_writeReg[0]~295 (
// Equation(s):
// \my_processor|data_writeReg[0]~295_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~94_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|data_writeReg[0]~294_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|data_writeReg[0]~294_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~94_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~295 .lut_mask = 16'h5410;
defparam \my_processor|data_writeReg[0]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N8
cycloneive_lcell_comb \my_processor|data_writeReg[0]~296 (
// Equation(s):
// \my_processor|data_writeReg[0]~296_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|data_writeReg[0]~295_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftRight0~84_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|data_writeReg[0]~295_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~84_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~296 .lut_mask = 16'h3230;
defparam \my_processor|data_writeReg[0]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N26
cycloneive_lcell_comb \my_processor|data_writeReg[0]~297 (
// Equation(s):
// \my_processor|data_writeReg[0]~297_combout  = (\my_processor|aulOper[0]~0_combout  & ((\my_processor|data_writeReg[0]~296_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|ALUOper|ShiftRight0~60_combout ))))

	.dataa(\my_processor|aulOper[0]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|data_writeReg[0]~296_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~297 .lut_mask = 16'hA8A0;
defparam \my_processor|data_writeReg[0]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N20
cycloneive_lcell_comb \my_processor|data_writeReg[0]~298 (
// Equation(s):
// \my_processor|data_writeReg[0]~298_combout  = (\my_processor|data_writeReg[0]~297_combout ) # ((\my_processor|data_writeReg[1]~21_combout  & (\my_processor|dataA[0]~89_combout  & \my_processor|ALUOper|ShiftLeft0~6_combout )))

	.dataa(\my_processor|data_writeReg[1]~21_combout ),
	.datab(\my_processor|dataA[0]~89_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~6_combout ),
	.datad(\my_processor|data_writeReg[0]~297_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~298 .lut_mask = 16'hFF80;
defparam \my_processor|data_writeReg[0]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N14
cycloneive_lcell_comb \my_processor|data_writeReg[0]~299 (
// Equation(s):
// \my_processor|data_writeReg[0]~299_combout  = (\my_processor|aulOper[2]~2_combout  & (!\my_processor|aulOper[1]~1_combout  & ((\my_processor|data_writeReg[0]~298_combout )))) # (!\my_processor|aulOper[2]~2_combout  & 
// (((\my_processor|ALUOper|Selector31~1_combout ))))

	.dataa(\my_processor|aulOper[1]~1_combout ),
	.datab(\my_processor|ALUOper|Selector31~1_combout ),
	.datac(\my_processor|aulOper[2]~2_combout ),
	.datad(\my_processor|data_writeReg[0]~298_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~299 .lut_mask = 16'h5C0C;
defparam \my_processor|data_writeReg[0]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N24
cycloneive_lcell_comb \my_processor|data_writeReg[0]~300 (
// Equation(s):
// \my_processor|data_writeReg[0]~300_combout  = (\my_processor|data_writeReg[0]~310_combout ) # ((\my_processor|ctrl_writeReg[0]~0_combout ) # ((!\my_processor|ALUOper|Selector0~8_combout  & \my_processor|data_writeReg[0]~299_combout )))

	.dataa(\my_processor|ALUOper|Selector0~8_combout ),
	.datab(\my_processor|data_writeReg[0]~310_combout ),
	.datac(\my_processor|data_writeReg[0]~299_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~300 .lut_mask = 16'hFFDC;
defparam \my_processor|data_writeReg[0]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N10
cycloneive_lcell_comb \my_processor|data_writeReg[0]~301 (
// Equation(s):
// \my_processor|data_writeReg[0]~301_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [0])) # (!\my_processor|checker|isLw~combout  & (((\my_processor|data_writeReg[0]~309_combout  & 
// \my_processor|data_writeReg[0]~300_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[0]~309_combout ),
	.datad(\my_processor|data_writeReg[0]~300_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~301 .lut_mask = 16'hB888;
defparam \my_processor|data_writeReg[0]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N28
cycloneive_lcell_comb \my_processor|data_writeReg[0]~302 (
// Equation(s):
// \my_processor|data_writeReg[0]~302_combout  = (\my_processor|data_writeReg[0]~301_combout ) # (!\my_processor|data_writeReg[31]~303_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~303_combout ),
	.datad(\my_processor|data_writeReg[0]~301_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~302 .lut_mask = 16'hFF0F;
defparam \my_processor|data_writeReg[0]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y46_N17
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~302_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~678 (
// Equation(s):
// \my_regfile|data_readRegB[0]~678_combout  = (\my_regfile|bcb|bitcheck[12]~5_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[11]~6_combout )))) # (!\my_regfile|bcb|bitcheck[12]~5_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[11]~6_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[11]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~678 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[0]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y48_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~679 (
// Equation(s):
// \my_regfile|data_readRegB[0]~679_combout  = (\my_regfile|bcb|bitcheck[13]~9_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [0] & ((\my_regfile|bcb|bitcheck[14]~7_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [0])))) # 
// (!\my_regfile|bcb|bitcheck[13]~9_combout  & ((\my_regfile|bcb|bitcheck[14]~7_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [0]))))

	.dataa(\my_regfile|bcb|bitcheck[13]~9_combout ),
	.datab(\my_regfile|bcb|bitcheck[14]~7_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [0]),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~679 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[0]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~677 (
// Equation(s):
// \my_regfile|data_readRegB[0]~677_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [0] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [0])) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [0] & 
// (\my_regfile|bcb|bitcheck[10]~1_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[9]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[9]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[10]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~677 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[0]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~680 (
// Equation(s):
// \my_regfile|data_readRegB[0]~680_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [0] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[15]~12_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [0] & 
// (\my_regfile|bcb|bitcheck[16]~11_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[15]~12_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[16]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[15]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~680 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[0]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~681 (
// Equation(s):
// \my_regfile|data_readRegB[0]~681_combout  = (\my_regfile|data_readRegB[0]~678_combout  & (\my_regfile|data_readRegB[0]~679_combout  & (\my_regfile|data_readRegB[0]~677_combout  & \my_regfile|data_readRegB[0]~680_combout )))

	.dataa(\my_regfile|data_readRegB[0]~678_combout ),
	.datab(\my_regfile|data_readRegB[0]~679_combout ),
	.datac(\my_regfile|data_readRegB[0]~677_combout ),
	.datad(\my_regfile|data_readRegB[0]~680_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~681 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~687 (
// Equation(s):
// \my_regfile|data_readRegB[0]~687_combout  = (\my_regfile|bcb|bitcheck[28]~24_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [0]) # ((!\my_regfile|bcb|bitcheck[27]~25_combout )))) # (!\my_regfile|bcb|bitcheck[28]~24_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[27]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[27]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~687_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~687 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[0]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~688 (
// Equation(s):
// \my_regfile|data_readRegB[0]~688_combout  = (\my_regfile|bcb|bitcheck[30]~26_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[29]~27_combout )))) # (!\my_regfile|bcb|bitcheck[30]~26_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[29]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[29]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~688_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~688 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[0]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~689 (
// Equation(s):
// \my_regfile|data_readRegB[0]~689_combout  = (\my_regfile|data_readRegB[0]~687_combout  & (\my_regfile|data_readRegB[0]~688_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[31]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~28_combout ),
	.datab(\my_regfile|data_readRegB[0]~687_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [0]),
	.datad(\my_regfile|data_readRegB[0]~688_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~689_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~689 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[0]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~682 (
// Equation(s):
// \my_regfile|data_readRegB[0]~682_combout  = (\my_regfile|bcb|bitcheck[19]~14_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [0] & ((\my_regfile|bcb|bitcheck[18]~13_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [0])))) # 
// (!\my_regfile|bcb|bitcheck[19]~14_combout  & ((\my_regfile|bcb|bitcheck[18]~13_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [0]))))

	.dataa(\my_regfile|bcb|bitcheck[19]~14_combout ),
	.datab(\my_regfile|bcb|bitcheck[18]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [0]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~682 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegB[0]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~683 (
// Equation(s):
// \my_regfile|data_readRegB[0]~683_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [0]) # ((\my_regfile|bcb|bitcheck[20]~16_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [0] & 
// (\my_regfile|bcb|bitcheck[22]~17_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [0]) # (\my_regfile|bcb|bitcheck[20]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [0]),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [0]),
	.datac(\my_regfile|bcb|bitcheck[22]~17_combout ),
	.datad(\my_regfile|bcb|bitcheck[20]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~683 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[0]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y40_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~684 (
// Equation(s):
// \my_regfile|data_readRegB[0]~684_combout  = (\my_regfile|bcb|bitcheck[24]~19_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[23]~20_combout )))) # (!\my_regfile|bcb|bitcheck[24]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[23]~20_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[24]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[23]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~684_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~684 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[0]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~685 (
// Equation(s):
// \my_regfile|data_readRegB[0]~685_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [0] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [0])) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [0] & 
// (\my_regfile|bcb|bitcheck[26]~21_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[25]~22_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[25]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[26]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~685_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~685 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[0]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~686 (
// Equation(s):
// \my_regfile|data_readRegB[0]~686_combout  = (\my_regfile|data_readRegB[0]~682_combout  & (\my_regfile|data_readRegB[0]~683_combout  & (\my_regfile|data_readRegB[0]~684_combout  & \my_regfile|data_readRegB[0]~685_combout )))

	.dataa(\my_regfile|data_readRegB[0]~682_combout ),
	.datab(\my_regfile|data_readRegB[0]~683_combout ),
	.datac(\my_regfile|data_readRegB[0]~684_combout ),
	.datad(\my_regfile|data_readRegB[0]~685_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~686_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~686 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~672 (
// Equation(s):
// \my_regfile|data_readRegB[0]~672_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [0]) # (!\my_processor|ctrl_readRegB[1]~1_combout ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_processor|ctrl_readRegB[1]~1_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(gnd),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~672 .lut_mask = 16'hEE66;
defparam \my_regfile|data_readRegB[0]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~673 (
// Equation(s):
// \my_regfile|data_readRegB[0]~673_combout  = ((\my_regfile|data_readRegB[0]~672_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [0])))) # (!\my_regfile|bcb|bitcheck[3]~30_combout )

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [0]),
	.datad(\my_regfile|data_readRegB[0]~672_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~673 .lut_mask = 16'hFB33;
defparam \my_regfile|data_readRegB[0]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y48_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~675 (
// Equation(s):
// \my_regfile|data_readRegB[0]~675_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [0]) # ((!\my_regfile|bcb|bitcheck[7]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [0] & 
// (\my_regfile|bcb|bitcheck[8]~36_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[7]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [0]),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [0]),
	.datac(\my_regfile|bcb|bitcheck[8]~36_combout ),
	.datad(\my_regfile|bcb|bitcheck[7]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~675 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[0]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~674 (
// Equation(s):
// \my_regfile|data_readRegB[0]~674_combout  = (\my_regfile|bcb|bitcheck[4]~34_combout  & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [0])))) # (!\my_regfile|bcb|bitcheck[4]~34_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [0] & ((\my_regfile|bcb|bitcheck[6]~35_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [0]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~34_combout ),
	.datab(\my_regfile|bcb|bitcheck[6]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [0]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~674 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[0]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~669 (
// Equation(s):
// \my_regfile|data_readRegB[0]~669_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [0])) # (!\my_processor|ctrl_readRegB[4]~5_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [0])))) # 
// (!\my_regfile|bcb|bitcheck[17]~32_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[17]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [0]),
	.datad(\my_processor|ctrl_readRegB[4]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~669 .lut_mask = 16'hBBF3;
defparam \my_regfile|data_readRegB[0]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~670 (
// Equation(s):
// \my_regfile|data_readRegB[0]~670_combout  = ((\my_processor|ctrl_readRegB[4]~5_combout ) # ((\my_processor|ctrl_readRegB[3]~3_combout ) # (\my_regfile|regWriteCheck_loop[5].dffei|q [0]))) # (!\my_regfile|bcb|bitcheck[5]~8_combout )

	.dataa(\my_regfile|bcb|bitcheck[5]~8_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~5_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~670 .lut_mask = 16'hFFFD;
defparam \my_regfile|data_readRegB[0]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~671 (
// Equation(s):
// \my_regfile|data_readRegB[0]~671_combout  = (\my_regfile|data_readRegB[0]~669_combout  & (\my_regfile|data_readRegB[0]~670_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[21]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [0]),
	.datab(\my_regfile|data_readRegB[0]~669_combout ),
	.datac(\my_regfile|data_readRegB[0]~670_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~671 .lut_mask = 16'h80C0;
defparam \my_regfile|data_readRegB[0]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~676 (
// Equation(s):
// \my_regfile|data_readRegB[0]~676_combout  = (\my_regfile|data_readRegB[0]~673_combout  & (\my_regfile|data_readRegB[0]~675_combout  & (\my_regfile|data_readRegB[0]~674_combout  & \my_regfile|data_readRegB[0]~671_combout )))

	.dataa(\my_regfile|data_readRegB[0]~673_combout ),
	.datab(\my_regfile|data_readRegB[0]~675_combout ),
	.datac(\my_regfile|data_readRegB[0]~674_combout ),
	.datad(\my_regfile|data_readRegB[0]~671_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~676 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~690 (
// Equation(s):
// \my_regfile|data_readRegB[0]~690_combout  = (\my_regfile|data_readRegB[0]~681_combout  & (\my_regfile|data_readRegB[0]~689_combout  & (\my_regfile|data_readRegB[0]~686_combout  & \my_regfile|data_readRegB[0]~676_combout )))

	.dataa(\my_regfile|data_readRegB[0]~681_combout ),
	.datab(\my_regfile|data_readRegB[0]~689_combout ),
	.datac(\my_regfile|data_readRegB[0]~686_combout ),
	.datad(\my_regfile|data_readRegB[0]~676_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~690_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~690 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N24
cycloneive_lcell_comb \my_processor|dataA[0]~88 (
// Equation(s):
// \my_processor|dataA[0]~88_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[0]~685_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~27_combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[0]~685_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[0]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[0]~88 .lut_mask = 16'h5501;
defparam \my_processor|dataA[0]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N16
cycloneive_lcell_comb \my_processor|dataA[0]~89 (
// Equation(s):
// \my_processor|dataA[0]~89_combout  = (\my_processor|dataA[0]~88_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[0]~690_combout ) # (!\my_regfile|data_readRegB[31]~28_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~28_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[0]~690_combout ),
	.datad(\my_processor|dataA[0]~88_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[0]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[0]~89 .lut_mask = 16'hFFC4;
defparam \my_processor|dataA[0]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y47_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~718 (
// Equation(s):
// \my_regfile|data_readRegA[6]~718_combout  = (\my_regfile|data_readRegA[6]~550_combout  & (\my_regfile|data_readRegA[6]~545_combout  & \my_regfile|data_readRegA[6]~553_combout ))

	.dataa(\my_regfile|data_readRegA[6]~550_combout ),
	.datab(\my_regfile|data_readRegA[6]~545_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[6]~553_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~718_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~718 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[6]~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N20
cycloneive_lcell_comb \my_processor|ctrl_readRegA[0]~17 (
// Equation(s):
// \my_processor|ctrl_readRegA[0]~17_combout  = (\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [22]))) # (!\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[0]~17 .lut_mask = 16'hCCAA;
defparam \my_processor|ctrl_readRegA[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N0
cycloneive_lcell_comb \my_processor|ctrl_readRegA[1]~18 (
// Equation(s):
// \my_processor|ctrl_readRegA[1]~18_combout  = (\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [23]))) # (!\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [18]))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[1]~18 .lut_mask = 16'hEE44;
defparam \my_processor|ctrl_readRegA[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
cycloneive_lcell_comb \my_processor|ctrl_readRegA[2]~19 (
// Equation(s):
// \my_processor|ctrl_readRegA[2]~19_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[2]~19 .lut_mask = 16'hDD88;
defparam \my_processor|ctrl_readRegA[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \my_processor|ctrl_readRegA[3]~20 (
// Equation(s):
// \my_processor|ctrl_readRegA[3]~20_combout  = (\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [25]))) # (!\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [20]))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[3]~20 .lut_mask = 16'hEE44;
defparam \my_processor|ctrl_readRegA[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N20
cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~21 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~21_combout  = (\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [26]))) # (!\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [21]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~21 .lut_mask = 16'hF0AA;
defparam \my_processor|ctrl_readRegA[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N16
cycloneive_lcell_comb \my_processor|ctrl_readRegB[0]~13 (
// Equation(s):
// \my_processor|ctrl_readRegB[0]~13_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[0]~13 .lut_mask = 16'hAACC;
defparam \my_processor|ctrl_readRegB[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N28
cycloneive_lcell_comb \my_processor|ctrl_readRegB[1]~14 (
// Equation(s):
// \my_processor|ctrl_readRegB[1]~14_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[1]~14 .lut_mask = 16'hAAF0;
defparam \my_processor|ctrl_readRegB[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N30
cycloneive_lcell_comb \my_processor|ctrl_readRegB[2]~15 (
// Equation(s):
// \my_processor|ctrl_readRegB[2]~15_combout  = (\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [19]))) # (!\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [14]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[2]~15 .lut_mask = 16'hFA0A;
defparam \my_processor|ctrl_readRegB[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \my_processor|ctrl_readRegB[3]~16 (
// Equation(s):
// \my_processor|ctrl_readRegB[3]~16_combout  = (\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [20]))) # (!\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[3]~16 .lut_mask = 16'hFA50;
defparam \my_processor|ctrl_readRegB[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N14
cycloneive_lcell_comb \my_processor|ctrl_readRegB[4]~17 (
// Equation(s):
// \my_processor|ctrl_readRegB[4]~17_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[4]~17 .lut_mask = 16'hDD88;
defparam \my_processor|ctrl_readRegB[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N18
cycloneive_lcell_comb \my_processor|ctrl_writeReg[3]~4 (
// Equation(s):
// \my_processor|ctrl_writeReg[3]~4_combout  = (!\my_processor|checker|isSw~0_combout  & ((\my_processor|ctrl_writeReg[0]~0_combout ) # ((!\my_processor|ctrl_readRegA[4]~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [25]))))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[3]~4 .lut_mask = 16'h4544;
defparam \my_processor|ctrl_writeReg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N20
cycloneive_lcell_comb \my_processor|ctrl_writeReg[4]~5 (
// Equation(s):
// \my_processor|ctrl_writeReg[4]~5_combout  = (!\my_processor|checker|isSw~0_combout  & ((\my_processor|ctrl_writeReg[0]~0_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [26] & !\my_processor|ctrl_readRegA[4]~0_combout ))))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[4]~5 .lut_mask = 16'h5504;
defparam \my_processor|ctrl_writeReg[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

assign imem_clock = \imem_clock~output_o ;

assign dmem_clock = \dmem_clock~output_o ;

assign processor_clock = \processor_clock~output_o ;

assign regfile_clock = \regfile_clock~output_o ;

assign address_imem[0] = \address_imem[0]~output_o ;

assign address_imem[1] = \address_imem[1]~output_o ;

assign address_imem[2] = \address_imem[2]~output_o ;

assign address_imem[3] = \address_imem[3]~output_o ;

assign address_imem[4] = \address_imem[4]~output_o ;

assign address_imem[5] = \address_imem[5]~output_o ;

assign address_imem[6] = \address_imem[6]~output_o ;

assign address_imem[7] = \address_imem[7]~output_o ;

assign address_imem[8] = \address_imem[8]~output_o ;

assign address_imem[9] = \address_imem[9]~output_o ;

assign address_imem[10] = \address_imem[10]~output_o ;

assign address_imem[11] = \address_imem[11]~output_o ;

assign q_imem[0] = \q_imem[0]~output_o ;

assign q_imem[1] = \q_imem[1]~output_o ;

assign q_imem[2] = \q_imem[2]~output_o ;

assign q_imem[3] = \q_imem[3]~output_o ;

assign q_imem[4] = \q_imem[4]~output_o ;

assign q_imem[5] = \q_imem[5]~output_o ;

assign q_imem[6] = \q_imem[6]~output_o ;

assign q_imem[7] = \q_imem[7]~output_o ;

assign q_imem[8] = \q_imem[8]~output_o ;

assign q_imem[9] = \q_imem[9]~output_o ;

assign q_imem[10] = \q_imem[10]~output_o ;

assign q_imem[11] = \q_imem[11]~output_o ;

assign q_imem[12] = \q_imem[12]~output_o ;

assign q_imem[13] = \q_imem[13]~output_o ;

assign q_imem[14] = \q_imem[14]~output_o ;

assign q_imem[15] = \q_imem[15]~output_o ;

assign q_imem[16] = \q_imem[16]~output_o ;

assign q_imem[17] = \q_imem[17]~output_o ;

assign q_imem[18] = \q_imem[18]~output_o ;

assign q_imem[19] = \q_imem[19]~output_o ;

assign q_imem[20] = \q_imem[20]~output_o ;

assign q_imem[21] = \q_imem[21]~output_o ;

assign q_imem[22] = \q_imem[22]~output_o ;

assign q_imem[23] = \q_imem[23]~output_o ;

assign q_imem[24] = \q_imem[24]~output_o ;

assign q_imem[25] = \q_imem[25]~output_o ;

assign q_imem[26] = \q_imem[26]~output_o ;

assign q_imem[27] = \q_imem[27]~output_o ;

assign q_imem[28] = \q_imem[28]~output_o ;

assign q_imem[29] = \q_imem[29]~output_o ;

assign q_imem[30] = \q_imem[30]~output_o ;

assign q_imem[31] = \q_imem[31]~output_o ;

assign address_dmem[0] = \address_dmem[0]~output_o ;

assign address_dmem[1] = \address_dmem[1]~output_o ;

assign address_dmem[2] = \address_dmem[2]~output_o ;

assign address_dmem[3] = \address_dmem[3]~output_o ;

assign address_dmem[4] = \address_dmem[4]~output_o ;

assign address_dmem[5] = \address_dmem[5]~output_o ;

assign address_dmem[6] = \address_dmem[6]~output_o ;

assign address_dmem[7] = \address_dmem[7]~output_o ;

assign address_dmem[8] = \address_dmem[8]~output_o ;

assign address_dmem[9] = \address_dmem[9]~output_o ;

assign address_dmem[10] = \address_dmem[10]~output_o ;

assign address_dmem[11] = \address_dmem[11]~output_o ;

assign data[0] = \data[0]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[3] = \data[3]~output_o ;

assign data[4] = \data[4]~output_o ;

assign data[5] = \data[5]~output_o ;

assign data[6] = \data[6]~output_o ;

assign data[7] = \data[7]~output_o ;

assign data[8] = \data[8]~output_o ;

assign data[9] = \data[9]~output_o ;

assign data[10] = \data[10]~output_o ;

assign data[11] = \data[11]~output_o ;

assign data[12] = \data[12]~output_o ;

assign data[13] = \data[13]~output_o ;

assign data[14] = \data[14]~output_o ;

assign data[15] = \data[15]~output_o ;

assign data[16] = \data[16]~output_o ;

assign data[17] = \data[17]~output_o ;

assign data[18] = \data[18]~output_o ;

assign data[19] = \data[19]~output_o ;

assign data[20] = \data[20]~output_o ;

assign data[21] = \data[21]~output_o ;

assign data[22] = \data[22]~output_o ;

assign data[23] = \data[23]~output_o ;

assign data[24] = \data[24]~output_o ;

assign data[25] = \data[25]~output_o ;

assign data[26] = \data[26]~output_o ;

assign data[27] = \data[27]~output_o ;

assign data[28] = \data[28]~output_o ;

assign data[29] = \data[29]~output_o ;

assign data[30] = \data[30]~output_o ;

assign data[31] = \data[31]~output_o ;

assign wren = \wren~output_o ;

assign q_dmem[0] = \q_dmem[0]~output_o ;

assign q_dmem[1] = \q_dmem[1]~output_o ;

assign q_dmem[2] = \q_dmem[2]~output_o ;

assign q_dmem[3] = \q_dmem[3]~output_o ;

assign q_dmem[4] = \q_dmem[4]~output_o ;

assign q_dmem[5] = \q_dmem[5]~output_o ;

assign q_dmem[6] = \q_dmem[6]~output_o ;

assign q_dmem[7] = \q_dmem[7]~output_o ;

assign q_dmem[8] = \q_dmem[8]~output_o ;

assign q_dmem[9] = \q_dmem[9]~output_o ;

assign q_dmem[10] = \q_dmem[10]~output_o ;

assign q_dmem[11] = \q_dmem[11]~output_o ;

assign q_dmem[12] = \q_dmem[12]~output_o ;

assign q_dmem[13] = \q_dmem[13]~output_o ;

assign q_dmem[14] = \q_dmem[14]~output_o ;

assign q_dmem[15] = \q_dmem[15]~output_o ;

assign q_dmem[16] = \q_dmem[16]~output_o ;

assign q_dmem[17] = \q_dmem[17]~output_o ;

assign q_dmem[18] = \q_dmem[18]~output_o ;

assign q_dmem[19] = \q_dmem[19]~output_o ;

assign q_dmem[20] = \q_dmem[20]~output_o ;

assign q_dmem[21] = \q_dmem[21]~output_o ;

assign q_dmem[22] = \q_dmem[22]~output_o ;

assign q_dmem[23] = \q_dmem[23]~output_o ;

assign q_dmem[24] = \q_dmem[24]~output_o ;

assign q_dmem[25] = \q_dmem[25]~output_o ;

assign q_dmem[26] = \q_dmem[26]~output_o ;

assign q_dmem[27] = \q_dmem[27]~output_o ;

assign q_dmem[28] = \q_dmem[28]~output_o ;

assign q_dmem[29] = \q_dmem[29]~output_o ;

assign q_dmem[30] = \q_dmem[30]~output_o ;

assign q_dmem[31] = \q_dmem[31]~output_o ;

assign ctrl_writeEnable = \ctrl_writeEnable~output_o ;

assign ctrl_writeReg[0] = \ctrl_writeReg[0]~output_o ;

assign ctrl_writeReg[1] = \ctrl_writeReg[1]~output_o ;

assign ctrl_writeReg[2] = \ctrl_writeReg[2]~output_o ;

assign ctrl_writeReg[3] = \ctrl_writeReg[3]~output_o ;

assign ctrl_writeReg[4] = \ctrl_writeReg[4]~output_o ;

assign ctrl_readRegA[0] = \ctrl_readRegA[0]~output_o ;

assign ctrl_readRegA[1] = \ctrl_readRegA[1]~output_o ;

assign ctrl_readRegA[2] = \ctrl_readRegA[2]~output_o ;

assign ctrl_readRegA[3] = \ctrl_readRegA[3]~output_o ;

assign ctrl_readRegA[4] = \ctrl_readRegA[4]~output_o ;

assign ctrl_readRegB[0] = \ctrl_readRegB[0]~output_o ;

assign ctrl_readRegB[1] = \ctrl_readRegB[1]~output_o ;

assign ctrl_readRegB[2] = \ctrl_readRegB[2]~output_o ;

assign ctrl_readRegB[3] = \ctrl_readRegB[3]~output_o ;

assign ctrl_readRegB[4] = \ctrl_readRegB[4]~output_o ;

assign data_writeReg[0] = \data_writeReg[0]~output_o ;

assign data_writeReg[1] = \data_writeReg[1]~output_o ;

assign data_writeReg[2] = \data_writeReg[2]~output_o ;

assign data_writeReg[3] = \data_writeReg[3]~output_o ;

assign data_writeReg[4] = \data_writeReg[4]~output_o ;

assign data_writeReg[5] = \data_writeReg[5]~output_o ;

assign data_writeReg[6] = \data_writeReg[6]~output_o ;

assign data_writeReg[7] = \data_writeReg[7]~output_o ;

assign data_writeReg[8] = \data_writeReg[8]~output_o ;

assign data_writeReg[9] = \data_writeReg[9]~output_o ;

assign data_writeReg[10] = \data_writeReg[10]~output_o ;

assign data_writeReg[11] = \data_writeReg[11]~output_o ;

assign data_writeReg[12] = \data_writeReg[12]~output_o ;

assign data_writeReg[13] = \data_writeReg[13]~output_o ;

assign data_writeReg[14] = \data_writeReg[14]~output_o ;

assign data_writeReg[15] = \data_writeReg[15]~output_o ;

assign data_writeReg[16] = \data_writeReg[16]~output_o ;

assign data_writeReg[17] = \data_writeReg[17]~output_o ;

assign data_writeReg[18] = \data_writeReg[18]~output_o ;

assign data_writeReg[19] = \data_writeReg[19]~output_o ;

assign data_writeReg[20] = \data_writeReg[20]~output_o ;

assign data_writeReg[21] = \data_writeReg[21]~output_o ;

assign data_writeReg[22] = \data_writeReg[22]~output_o ;

assign data_writeReg[23] = \data_writeReg[23]~output_o ;

assign data_writeReg[24] = \data_writeReg[24]~output_o ;

assign data_writeReg[25] = \data_writeReg[25]~output_o ;

assign data_writeReg[26] = \data_writeReg[26]~output_o ;

assign data_writeReg[27] = \data_writeReg[27]~output_o ;

assign data_writeReg[28] = \data_writeReg[28]~output_o ;

assign data_writeReg[29] = \data_writeReg[29]~output_o ;

assign data_writeReg[30] = \data_writeReg[30]~output_o ;

assign data_writeReg[31] = \data_writeReg[31]~output_o ;

assign data_readRegA[0] = \data_readRegA[0]~output_o ;

assign data_readRegA[1] = \data_readRegA[1]~output_o ;

assign data_readRegA[2] = \data_readRegA[2]~output_o ;

assign data_readRegA[3] = \data_readRegA[3]~output_o ;

assign data_readRegA[4] = \data_readRegA[4]~output_o ;

assign data_readRegA[5] = \data_readRegA[5]~output_o ;

assign data_readRegA[6] = \data_readRegA[6]~output_o ;

assign data_readRegA[7] = \data_readRegA[7]~output_o ;

assign data_readRegA[8] = \data_readRegA[8]~output_o ;

assign data_readRegA[9] = \data_readRegA[9]~output_o ;

assign data_readRegA[10] = \data_readRegA[10]~output_o ;

assign data_readRegA[11] = \data_readRegA[11]~output_o ;

assign data_readRegA[12] = \data_readRegA[12]~output_o ;

assign data_readRegA[13] = \data_readRegA[13]~output_o ;

assign data_readRegA[14] = \data_readRegA[14]~output_o ;

assign data_readRegA[15] = \data_readRegA[15]~output_o ;

assign data_readRegA[16] = \data_readRegA[16]~output_o ;

assign data_readRegA[17] = \data_readRegA[17]~output_o ;

assign data_readRegA[18] = \data_readRegA[18]~output_o ;

assign data_readRegA[19] = \data_readRegA[19]~output_o ;

assign data_readRegA[20] = \data_readRegA[20]~output_o ;

assign data_readRegA[21] = \data_readRegA[21]~output_o ;

assign data_readRegA[22] = \data_readRegA[22]~output_o ;

assign data_readRegA[23] = \data_readRegA[23]~output_o ;

assign data_readRegA[24] = \data_readRegA[24]~output_o ;

assign data_readRegA[25] = \data_readRegA[25]~output_o ;

assign data_readRegA[26] = \data_readRegA[26]~output_o ;

assign data_readRegA[27] = \data_readRegA[27]~output_o ;

assign data_readRegA[28] = \data_readRegA[28]~output_o ;

assign data_readRegA[29] = \data_readRegA[29]~output_o ;

assign data_readRegA[30] = \data_readRegA[30]~output_o ;

assign data_readRegA[31] = \data_readRegA[31]~output_o ;

assign data_readRegB[0] = \data_readRegB[0]~output_o ;

assign data_readRegB[1] = \data_readRegB[1]~output_o ;

assign data_readRegB[2] = \data_readRegB[2]~output_o ;

assign data_readRegB[3] = \data_readRegB[3]~output_o ;

assign data_readRegB[4] = \data_readRegB[4]~output_o ;

assign data_readRegB[5] = \data_readRegB[5]~output_o ;

assign data_readRegB[6] = \data_readRegB[6]~output_o ;

assign data_readRegB[7] = \data_readRegB[7]~output_o ;

assign data_readRegB[8] = \data_readRegB[8]~output_o ;

assign data_readRegB[9] = \data_readRegB[9]~output_o ;

assign data_readRegB[10] = \data_readRegB[10]~output_o ;

assign data_readRegB[11] = \data_readRegB[11]~output_o ;

assign data_readRegB[12] = \data_readRegB[12]~output_o ;

assign data_readRegB[13] = \data_readRegB[13]~output_o ;

assign data_readRegB[14] = \data_readRegB[14]~output_o ;

assign data_readRegB[15] = \data_readRegB[15]~output_o ;

assign data_readRegB[16] = \data_readRegB[16]~output_o ;

assign data_readRegB[17] = \data_readRegB[17]~output_o ;

assign data_readRegB[18] = \data_readRegB[18]~output_o ;

assign data_readRegB[19] = \data_readRegB[19]~output_o ;

assign data_readRegB[20] = \data_readRegB[20]~output_o ;

assign data_readRegB[21] = \data_readRegB[21]~output_o ;

assign data_readRegB[22] = \data_readRegB[22]~output_o ;

assign data_readRegB[23] = \data_readRegB[23]~output_o ;

assign data_readRegB[24] = \data_readRegB[24]~output_o ;

assign data_readRegB[25] = \data_readRegB[25]~output_o ;

assign data_readRegB[26] = \data_readRegB[26]~output_o ;

assign data_readRegB[27] = \data_readRegB[27]~output_o ;

assign data_readRegB[28] = \data_readRegB[28]~output_o ;

assign data_readRegB[29] = \data_readRegB[29]~output_o ;

assign data_readRegB[30] = \data_readRegB[30]~output_o ;

assign data_readRegB[31] = \data_readRegB[31]~output_o ;

assign reg8[0] = \reg8[0]~output_o ;

assign reg8[1] = \reg8[1]~output_o ;

assign reg8[2] = \reg8[2]~output_o ;

assign reg8[3] = \reg8[3]~output_o ;

assign reg8[4] = \reg8[4]~output_o ;

assign reg8[5] = \reg8[5]~output_o ;

assign reg8[6] = \reg8[6]~output_o ;

assign reg8[7] = \reg8[7]~output_o ;

assign reg8[8] = \reg8[8]~output_o ;

assign reg8[9] = \reg8[9]~output_o ;

assign reg8[10] = \reg8[10]~output_o ;

assign reg8[11] = \reg8[11]~output_o ;

assign reg8[12] = \reg8[12]~output_o ;

assign reg8[13] = \reg8[13]~output_o ;

assign reg8[14] = \reg8[14]~output_o ;

assign reg8[15] = \reg8[15]~output_o ;

assign reg8[16] = \reg8[16]~output_o ;

assign reg8[17] = \reg8[17]~output_o ;

assign reg8[18] = \reg8[18]~output_o ;

assign reg8[19] = \reg8[19]~output_o ;

assign reg8[20] = \reg8[20]~output_o ;

assign reg8[21] = \reg8[21]~output_o ;

assign reg8[22] = \reg8[22]~output_o ;

assign reg8[23] = \reg8[23]~output_o ;

assign reg8[24] = \reg8[24]~output_o ;

assign reg8[25] = \reg8[25]~output_o ;

assign reg8[26] = \reg8[26]~output_o ;

assign reg8[27] = \reg8[27]~output_o ;

assign reg8[28] = \reg8[28]~output_o ;

assign reg8[29] = \reg8[29]~output_o ;

assign reg8[30] = \reg8[30]~output_o ;

assign reg8[31] = \reg8[31]~output_o ;

assign reg9[0] = \reg9[0]~output_o ;

assign reg9[1] = \reg9[1]~output_o ;

assign reg9[2] = \reg9[2]~output_o ;

assign reg9[3] = \reg9[3]~output_o ;

assign reg9[4] = \reg9[4]~output_o ;

assign reg9[5] = \reg9[5]~output_o ;

assign reg9[6] = \reg9[6]~output_o ;

assign reg9[7] = \reg9[7]~output_o ;

assign reg9[8] = \reg9[8]~output_o ;

assign reg9[9] = \reg9[9]~output_o ;

assign reg9[10] = \reg9[10]~output_o ;

assign reg9[11] = \reg9[11]~output_o ;

assign reg9[12] = \reg9[12]~output_o ;

assign reg9[13] = \reg9[13]~output_o ;

assign reg9[14] = \reg9[14]~output_o ;

assign reg9[15] = \reg9[15]~output_o ;

assign reg9[16] = \reg9[16]~output_o ;

assign reg9[17] = \reg9[17]~output_o ;

assign reg9[18] = \reg9[18]~output_o ;

assign reg9[19] = \reg9[19]~output_o ;

assign reg9[20] = \reg9[20]~output_o ;

assign reg9[21] = \reg9[21]~output_o ;

assign reg9[22] = \reg9[22]~output_o ;

assign reg9[23] = \reg9[23]~output_o ;

assign reg9[24] = \reg9[24]~output_o ;

assign reg9[25] = \reg9[25]~output_o ;

assign reg9[26] = \reg9[26]~output_o ;

assign reg9[27] = \reg9[27]~output_o ;

assign reg9[28] = \reg9[28]~output_o ;

assign reg9[29] = \reg9[29]~output_o ;

assign reg9[30] = \reg9[30]~output_o ;

assign reg9[31] = \reg9[31]~output_o ;

assign reg10[0] = \reg10[0]~output_o ;

assign reg10[1] = \reg10[1]~output_o ;

assign reg10[2] = \reg10[2]~output_o ;

assign reg10[3] = \reg10[3]~output_o ;

assign reg10[4] = \reg10[4]~output_o ;

assign reg10[5] = \reg10[5]~output_o ;

assign reg10[6] = \reg10[6]~output_o ;

assign reg10[7] = \reg10[7]~output_o ;

assign reg10[8] = \reg10[8]~output_o ;

assign reg10[9] = \reg10[9]~output_o ;

assign reg10[10] = \reg10[10]~output_o ;

assign reg10[11] = \reg10[11]~output_o ;

assign reg10[12] = \reg10[12]~output_o ;

assign reg10[13] = \reg10[13]~output_o ;

assign reg10[14] = \reg10[14]~output_o ;

assign reg10[15] = \reg10[15]~output_o ;

assign reg10[16] = \reg10[16]~output_o ;

assign reg10[17] = \reg10[17]~output_o ;

assign reg10[18] = \reg10[18]~output_o ;

assign reg10[19] = \reg10[19]~output_o ;

assign reg10[20] = \reg10[20]~output_o ;

assign reg10[21] = \reg10[21]~output_o ;

assign reg10[22] = \reg10[22]~output_o ;

assign reg10[23] = \reg10[23]~output_o ;

assign reg10[24] = \reg10[24]~output_o ;

assign reg10[25] = \reg10[25]~output_o ;

assign reg10[26] = \reg10[26]~output_o ;

assign reg10[27] = \reg10[27]~output_o ;

assign reg10[28] = \reg10[28]~output_o ;

assign reg10[29] = \reg10[29]~output_o ;

assign reg10[30] = \reg10[30]~output_o ;

assign reg10[31] = \reg10[31]~output_o ;

assign reg11[0] = \reg11[0]~output_o ;

assign reg11[1] = \reg11[1]~output_o ;

assign reg11[2] = \reg11[2]~output_o ;

assign reg11[3] = \reg11[3]~output_o ;

assign reg11[4] = \reg11[4]~output_o ;

assign reg11[5] = \reg11[5]~output_o ;

assign reg11[6] = \reg11[6]~output_o ;

assign reg11[7] = \reg11[7]~output_o ;

assign reg11[8] = \reg11[8]~output_o ;

assign reg11[9] = \reg11[9]~output_o ;

assign reg11[10] = \reg11[10]~output_o ;

assign reg11[11] = \reg11[11]~output_o ;

assign reg11[12] = \reg11[12]~output_o ;

assign reg11[13] = \reg11[13]~output_o ;

assign reg11[14] = \reg11[14]~output_o ;

assign reg11[15] = \reg11[15]~output_o ;

assign reg11[16] = \reg11[16]~output_o ;

assign reg11[17] = \reg11[17]~output_o ;

assign reg11[18] = \reg11[18]~output_o ;

assign reg11[19] = \reg11[19]~output_o ;

assign reg11[20] = \reg11[20]~output_o ;

assign reg11[21] = \reg11[21]~output_o ;

assign reg11[22] = \reg11[22]~output_o ;

assign reg11[23] = \reg11[23]~output_o ;

assign reg11[24] = \reg11[24]~output_o ;

assign reg11[25] = \reg11[25]~output_o ;

assign reg11[26] = \reg11[26]~output_o ;

assign reg11[27] = \reg11[27]~output_o ;

assign reg11[28] = \reg11[28]~output_o ;

assign reg11[29] = \reg11[29]~output_o ;

assign reg11[30] = \reg11[30]~output_o ;

assign reg11[31] = \reg11[31]~output_o ;

assign reg12[0] = \reg12[0]~output_o ;

assign reg12[1] = \reg12[1]~output_o ;

assign reg12[2] = \reg12[2]~output_o ;

assign reg12[3] = \reg12[3]~output_o ;

assign reg12[4] = \reg12[4]~output_o ;

assign reg12[5] = \reg12[5]~output_o ;

assign reg12[6] = \reg12[6]~output_o ;

assign reg12[7] = \reg12[7]~output_o ;

assign reg12[8] = \reg12[8]~output_o ;

assign reg12[9] = \reg12[9]~output_o ;

assign reg12[10] = \reg12[10]~output_o ;

assign reg12[11] = \reg12[11]~output_o ;

assign reg12[12] = \reg12[12]~output_o ;

assign reg12[13] = \reg12[13]~output_o ;

assign reg12[14] = \reg12[14]~output_o ;

assign reg12[15] = \reg12[15]~output_o ;

assign reg12[16] = \reg12[16]~output_o ;

assign reg12[17] = \reg12[17]~output_o ;

assign reg12[18] = \reg12[18]~output_o ;

assign reg12[19] = \reg12[19]~output_o ;

assign reg12[20] = \reg12[20]~output_o ;

assign reg12[21] = \reg12[21]~output_o ;

assign reg12[22] = \reg12[22]~output_o ;

assign reg12[23] = \reg12[23]~output_o ;

assign reg12[24] = \reg12[24]~output_o ;

assign reg12[25] = \reg12[25]~output_o ;

assign reg12[26] = \reg12[26]~output_o ;

assign reg12[27] = \reg12[27]~output_o ;

assign reg12[28] = \reg12[28]~output_o ;

assign reg12[29] = \reg12[29]~output_o ;

assign reg12[30] = \reg12[30]~output_o ;

assign reg12[31] = \reg12[31]~output_o ;

assign reg13[0] = \reg13[0]~output_o ;

assign reg13[1] = \reg13[1]~output_o ;

assign reg13[2] = \reg13[2]~output_o ;

assign reg13[3] = \reg13[3]~output_o ;

assign reg13[4] = \reg13[4]~output_o ;

assign reg13[5] = \reg13[5]~output_o ;

assign reg13[6] = \reg13[6]~output_o ;

assign reg13[7] = \reg13[7]~output_o ;

assign reg13[8] = \reg13[8]~output_o ;

assign reg13[9] = \reg13[9]~output_o ;

assign reg13[10] = \reg13[10]~output_o ;

assign reg13[11] = \reg13[11]~output_o ;

assign reg13[12] = \reg13[12]~output_o ;

assign reg13[13] = \reg13[13]~output_o ;

assign reg13[14] = \reg13[14]~output_o ;

assign reg13[15] = \reg13[15]~output_o ;

assign reg13[16] = \reg13[16]~output_o ;

assign reg13[17] = \reg13[17]~output_o ;

assign reg13[18] = \reg13[18]~output_o ;

assign reg13[19] = \reg13[19]~output_o ;

assign reg13[20] = \reg13[20]~output_o ;

assign reg13[21] = \reg13[21]~output_o ;

assign reg13[22] = \reg13[22]~output_o ;

assign reg13[23] = \reg13[23]~output_o ;

assign reg13[24] = \reg13[24]~output_o ;

assign reg13[25] = \reg13[25]~output_o ;

assign reg13[26] = \reg13[26]~output_o ;

assign reg13[27] = \reg13[27]~output_o ;

assign reg13[28] = \reg13[28]~output_o ;

assign reg13[29] = \reg13[29]~output_o ;

assign reg13[30] = \reg13[30]~output_o ;

assign reg13[31] = \reg13[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
