{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695654558435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695654558436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 23:09:18 2023 " "Processing started: Mon Sep 25 23:09:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695654558436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695654558436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_7Segment_Display -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_7Segment_Display -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695654558436 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1695654558659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file temp_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_reg " "Found entity 1: temp_reg" {  } { { "temp_reg.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/temp_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695654558687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695654558687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2segment.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd2segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2segment " "Found entity 1: bcd2segment" {  } { { "bcd2segment.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/bcd2segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695654558688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695654558688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695654558690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695654558690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num4binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file num4binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 num4binary2bcd " "Found entity 1: num4binary2bcd" {  } { { "num4binary2bcd.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/num4binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695654558692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695654558692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num2binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file num2binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 num2binary2bcd " "Found entity 1: num2binary2bcd" {  } { { "num2binary2bcd.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/num2binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695654558694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695654558694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_generator " "Found entity 1: clk_generator" {  } { { "clk_generator.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/clk_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695654558696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695654558696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695654558697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695654558697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1695654558716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_generator clk_generator:clk_generator_0 " "Elaborating entity \"clk_generator\" for hierarchy \"clk_generator:clk_generator_0\"" {  } { { "top.v" "clk_generator_0" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695654558725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_reg temp_reg:temp_reg_0 " "Elaborating entity \"temp_reg\" for hierarchy \"temp_reg:temp_reg_0\"" {  } { { "top.v" "temp_reg_0" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695654558726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_0 " "Elaborating entity \"alu\" for hierarchy \"alu:alu_0\"" {  } { { "top.v" "alu_0" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695654558727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num2binary2bcd num2binary2bcd:num2binary2bcd_a " "Elaborating entity \"num2binary2bcd\" for hierarchy \"num2binary2bcd:num2binary2bcd_a\"" {  } { { "top.v" "num2binary2bcd_a" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695654558728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 num2binary2bcd.v(23) " "Verilog HDL assignment warning at num2binary2bcd.v(23): truncated value with size 3 to match size of target (1)" {  } { { "num2binary2bcd.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/num2binary2bcd.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1695654558729 "|top|num2binary2bcd:num2binary2bcd_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num4binary2bcd num4binary2bcd:num4binary2bcd_0 " "Elaborating entity \"num4binary2bcd\" for hierarchy \"num4binary2bcd:num4binary2bcd_0\"" {  } { { "top.v" "num4binary2bcd_0" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695654558730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 num4binary2bcd.v(15) " "Verilog HDL assignment warning at num4binary2bcd.v(15): truncated value with size 32 to match size of target (4)" {  } { { "num4binary2bcd.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/num4binary2bcd.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1695654558731 "|top|num4binary2bcd:num4binary2bcd_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2segment bcd2segment:bcd2segment_a_0 " "Elaborating entity \"bcd2segment\" for hierarchy \"bcd2segment:bcd2segment_a_0\"" {  } { { "top.v" "bcd2segment_a_0" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695654558732 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segment_a\[0\]\[0\] GND " "Pin \"segment_a\[0\]\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_a[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_b\[0\]\[0\] GND " "Pin \"segment_b\[0\]\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_b[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[0\]\[0\] GND " "Pin \"segment_result\[0\]\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[0\]\[1\] GND " "Pin \"segment_result\[0\]\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[0][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[0\]\[2\] GND " "Pin \"segment_result\[0\]\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[0][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[0\]\[3\] GND " "Pin \"segment_result\[0\]\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[0][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[0\]\[4\] GND " "Pin \"segment_result\[0\]\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[0][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[0\]\[5\] GND " "Pin \"segment_result\[0\]\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[0][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[0\]\[6\] VCC " "Pin \"segment_result\[0\]\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[0][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[1\]\[0\] GND " "Pin \"segment_result\[1\]\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[1][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[1\]\[1\] GND " "Pin \"segment_result\[1\]\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[1\]\[2\] GND " "Pin \"segment_result\[1\]\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[1][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[1\]\[3\] GND " "Pin \"segment_result\[1\]\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[1][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[1\]\[4\] GND " "Pin \"segment_result\[1\]\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[1][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[1\]\[5\] GND " "Pin \"segment_result\[1\]\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[1][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[1\]\[6\] VCC " "Pin \"segment_result\[1\]\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[1][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[2\]\[0\] GND " "Pin \"segment_result\[2\]\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[2][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[2\]\[1\] GND " "Pin \"segment_result\[2\]\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[2][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[2\]\[2\] GND " "Pin \"segment_result\[2\]\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[2][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[2\]\[3\] GND " "Pin \"segment_result\[2\]\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[2][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[2\]\[4\] GND " "Pin \"segment_result\[2\]\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[2][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[2\]\[5\] GND " "Pin \"segment_result\[2\]\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[2][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[2\]\[6\] VCC " "Pin \"segment_result\[2\]\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[2][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[3\]\[0\] GND " "Pin \"segment_result\[3\]\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[3][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[3\]\[1\] GND " "Pin \"segment_result\[3\]\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[3\]\[2\] GND " "Pin \"segment_result\[3\]\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[3][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[3\]\[3\] GND " "Pin \"segment_result\[3\]\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[3][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[3\]\[4\] GND " "Pin \"segment_result\[3\]\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[3][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[3\]\[5\] GND " "Pin \"segment_result\[3\]\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[3][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_result\[3\]\[6\] VCC " "Pin \"segment_result\[3\]\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695654558946 "|top|segment_result[3][6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1695654558946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1695654559129 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695654559129 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flag " "No output dependent on input pin \"flag\"" {  } { { "top.v" "" { Text "C:/Users/Ericlai/Documents/Verilog_Practice/FPGA_Quartus_II_Project/ALU_7Segment_Display/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695654559150 "|top|flag"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1695654559150 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153 " "Implemented 153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1695654559150 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1695654559150 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1695654559150 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1695654559150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695654559165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 23:09:19 2023 " "Processing ended: Mon Sep 25 23:09:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695654559165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695654559165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695654559165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695654559165 ""}
