impl_cell: AAAbootstrap
impl_lib: AAA_bootstrap_debug
lay_class: bag3_sync_sar_adc.layout.bootstrap_simple.Bootstrap_simple
params:
  cap_params:
    cap_config: {bot_layer: 3, dum_col_l: 0, has_res_metal: false, mim_type: '34',
      num_cols: 1, num_rows: 1, rotateable: true, top_layer: 4, unit_height: 4800,
      unit_width: 2200}
    height: 4800
    ny: 4
    ratio: 1
    width: 2200
  nmos_params:
    pinfo:
      tile_specs:
        abut_list:
        - - [samp_tile, 1]
          - [off_tile, 0]
        - edges:
          - [off_tile, 1]
          - [ptap_tile, 0]
        arr_info:
          lch: 30
          top_layer: 4
          tr_spaces: &id002
            ? !!python/tuple [cap, cap]
            : {3: 0, 4: 1}
          tr_widths: &id003
            cap: {2: 1, 3: 2, 4: 4, 5: 4}
            clk: {2: 1}
            sig: {2: 1}
            sup: {2: 1, 3: 1, 4: 4, 5: 1}
        place_info:
          off_tile:
            bot_mirror: false
            priority: 2
            row_specs:
            - bot_wires: [clk, sup]
              mos_type: nch
              threshold: standard
              top_wires: ['sig<0:1>']
              width: 84
            - bot_wires: [clk]
              mos_type: nch
              threshold: standard
              top_wires:
                data: [sig]
              width: 84
            top_mirror: false
          ptap_tile:
            bot_mirror: true
            priority: 3
            row_specs:
            - bot_wires:
                align: LOWER_COMPACT
                data: [sup]
              flip: true
              mos_type: ptap
              threshold: standard
              top_wires: []
              width: 110
            top_mirror: false
          samp_tile:
            bot_mirror: false
            priority: 1
            row_specs:
            - bot_wires:
                data: ['sig<0:1>']
                shared: [sig]
              flip: true
              mos_type: nch
              threshold: standard
              top_wires: [clk]
              width: 84
            - bot_wires:
                data: ['sig<0:2>']
              flip: true
              mos_type: nch
              threshold: standard
              top_wires:
              - [clk, G_MATCH]
              width: 84
            top_mirror: false
      tiles:
      - {name: ptap_tile}
      - {name: samp_tile}
      - {name: off_tile}
      - {name: ptap_tile}
    sampler_params:
      m_list: &id001 [1, 1, 1, 2, 2, 2, 4, 4]
      nbits: 4
      sampler_unit_params: {ridx_n: 1, seg: 8, w_n: 84}
    seg_dict:
      cap_n: 12
      off0: 12
      off1: 20
      on_n: 20
      sampler: *id001
  nwl_params:
    pinfo:
      tile_specs:
        abut_list:
        - - [nwl_tile, 1]
          - [ntap_tile, 0]
        - - [ptap_tile, 1]
          - [nwl_tile, 0]
        - - [logic_tile, 1]
          - [ntap_tile, 0]
        - - [ptap_tile, 1]
          - [logic_tile, 0]
        arr_info:
          lch: 30
          top_layer: 4
          tr_spaces: *id002
          tr_widths: *id003
        place_info:
          logic_tile:
            bot_mirror: false
            priority: 1
            row_specs:
            - bot_wires: ['sig<0:2>']
              flip: true
              mos_type: nch
              threshold: standard
              top_wires: ['sig<0:1>']
              width: 84
            - bot_wires: ['sig<0:1>']
              mos_type: pch
              threshold: standard
              top_wires: ['sig<0:1>']
              width: 110
            top_mirror: false
          ntap_tile:
            bot_mirror: false
            priority: 2
            row_specs:
            - bot_wires:
                align: UPPER_COMPACT
                data: [sup]
              flip: true
              mos_type: ntap
              threshold: standard
              top_wires: []
              width: 84
            top_mirror: false
          nwl_tile:
            bot_mirror: false
            priority: 1
            row_specs:
            - bot_wires: ['sig<0:1>']
              flip: true
              mos_type: nch
              threshold: standard
              top_wires: ['clk<0:1>']
              width: 84
            - bot_wires:
                data: [sig, clk]
              mos_type: pch
              threshold: standard
              top_wires:
                data: [sig, cap, sup]
              width: 110
            top_mirror: false
          ptap_tile:
            bot_mirror: false
            priority: 2
            row_specs:
            - bot_wires:
                align: UPPER_COMPACT
                data: [sup]
              flip: true
              mos_type: ptap
              threshold: standard
              top_wires: []
              width: 110
            top_mirror: false
      tiles:
      - {flip: true, name: ptap_tile}
      - {flip: false, name: logic_tile}
      - {name: ntap_tile}
      - {name: nwl_tile}
      - {name: ntap_tile}
    seg_dict:
      buf_n: [2, 6]
      buf_p: [2, 6]
      cap_p: 24
      cap_p_aux: 0
      inv_n: 4
      inv_n0_vg2: 2
      inv_n1_vg2: 2
      inv_p: 16
      inv_p_vg2: 2
      mid: 8
      on_p: 20
  shield: false
  top_layer: 4
  tr_spaces: *id002
  tr_widths: *id003
root_dir: gen_outputs/bag3_sync_sar_adc/bootstrap_debug
