<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Register `ENABLED0` reader"><title>R in rp2040_pac::clocks::enabled0 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc type"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">R</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">R</a></h2><h3><a href="#aliased-type">Aliased Type</a></h3><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.clk_adc_adc" title="clk_adc_adc">clk_adc_adc</a></li><li><a href="#method.clk_peri_spi0" title="clk_peri_spi0">clk_peri_spi0</a></li><li><a href="#method.clk_peri_spi1" title="clk_peri_spi1">clk_peri_spi1</a></li><li><a href="#method.clk_rtc_rtc" title="clk_rtc_rtc">clk_rtc_rtc</a></li><li><a href="#method.clk_sys_adc" title="clk_sys_adc">clk_sys_adc</a></li><li><a href="#method.clk_sys_busctrl" title="clk_sys_busctrl">clk_sys_busctrl</a></li><li><a href="#method.clk_sys_busfabric" title="clk_sys_busfabric">clk_sys_busfabric</a></li><li><a href="#method.clk_sys_clocks" title="clk_sys_clocks">clk_sys_clocks</a></li><li><a href="#method.clk_sys_dma" title="clk_sys_dma">clk_sys_dma</a></li><li><a href="#method.clk_sys_i2c0" title="clk_sys_i2c0">clk_sys_i2c0</a></li><li><a href="#method.clk_sys_i2c1" title="clk_sys_i2c1">clk_sys_i2c1</a></li><li><a href="#method.clk_sys_io" title="clk_sys_io">clk_sys_io</a></li><li><a href="#method.clk_sys_jtag" title="clk_sys_jtag">clk_sys_jtag</a></li><li><a href="#method.clk_sys_pads" title="clk_sys_pads">clk_sys_pads</a></li><li><a href="#method.clk_sys_pio0" title="clk_sys_pio0">clk_sys_pio0</a></li><li><a href="#method.clk_sys_pio1" title="clk_sys_pio1">clk_sys_pio1</a></li><li><a href="#method.clk_sys_pll_sys" title="clk_sys_pll_sys">clk_sys_pll_sys</a></li><li><a href="#method.clk_sys_pll_usb" title="clk_sys_pll_usb">clk_sys_pll_usb</a></li><li><a href="#method.clk_sys_psm" title="clk_sys_psm">clk_sys_psm</a></li><li><a href="#method.clk_sys_pwm" title="clk_sys_pwm">clk_sys_pwm</a></li><li><a href="#method.clk_sys_resets" title="clk_sys_resets">clk_sys_resets</a></li><li><a href="#method.clk_sys_rom" title="clk_sys_rom">clk_sys_rom</a></li><li><a href="#method.clk_sys_rosc" title="clk_sys_rosc">clk_sys_rosc</a></li><li><a href="#method.clk_sys_rtc" title="clk_sys_rtc">clk_sys_rtc</a></li><li><a href="#method.clk_sys_sio" title="clk_sys_sio">clk_sys_sio</a></li><li><a href="#method.clk_sys_spi0" title="clk_sys_spi0">clk_sys_spi0</a></li><li><a href="#method.clk_sys_spi1" title="clk_sys_spi1">clk_sys_spi1</a></li><li><a href="#method.clk_sys_sram0" title="clk_sys_sram0">clk_sys_sram0</a></li><li><a href="#method.clk_sys_sram1" title="clk_sys_sram1">clk_sys_sram1</a></li><li><a href="#method.clk_sys_sram2" title="clk_sys_sram2">clk_sys_sram2</a></li><li><a href="#method.clk_sys_sram3" title="clk_sys_sram3">clk_sys_sram3</a></li><li><a href="#method.clk_sys_vreg_and_chip_reset" title="clk_sys_vreg_and_chip_reset">clk_sys_vreg_and_chip_reset</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="index.html">In rp2040_<wbr>pac::<wbr>clocks::<wbr>enabled0</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">clocks</a>::<wbr><a href="index.html">enabled0</a></div><h1>Type Alias <span class="type">R</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#2">Source</a> </span></div><pre class="rust item-decl"><code>pub type R = <a class="type" href="../../generic/type.R.html" title="type rp2040_pac::generic::R">R</a>&lt;<a class="struct" href="struct.ENABLED0_SPEC.html" title="struct rp2040_pac::clocks::enabled0::ENABLED0_SPEC">ENABLED0_SPEC</a>&gt;;</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Register <code>ENABLED0</code> reader</p>
</div></details><h2 id="aliased-type" class="section-header">Aliased Type<a href="#aliased-type" class="anchor">ยง</a></h2><pre class="rust item-decl"><code>pub struct R { <span class="comment">/* private fields */</span> }</code></pre><h2 id="implementations" class="section-header">Implementations<a href="#implementations" class="anchor">ยง</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-R%3CENABLED0_SPEC%3E" class="impl"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#67-228">Source</a><a href="#impl-R%3CENABLED0_SPEC%3E" class="anchor">ยง</a><h3 class="code-header">impl <a class="type" href="type.R.html" title="type rp2040_pac::clocks::enabled0::R">R</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.clk_sys_clocks" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#70-72">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_clocks" class="fn">clk_sys_clocks</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_CLOCKS_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_CLOCKS_R">CLK_SYS_CLOCKS_R</a></h4></section></summary><div class="docblock"><p>Bit 0</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_adc_adc" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#75-77">Source</a><h4 class="code-header">pub fn <a href="#method.clk_adc_adc" class="fn">clk_adc_adc</a>(&amp;self) -&gt; <a class="type" href="type.CLK_ADC_ADC_R.html" title="type rp2040_pac::clocks::enabled0::CLK_ADC_ADC_R">CLK_ADC_ADC_R</a></h4></section></summary><div class="docblock"><p>Bit 1</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_adc" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#80-82">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_adc" class="fn">clk_sys_adc</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_ADC_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_ADC_R">CLK_SYS_ADC_R</a></h4></section></summary><div class="docblock"><p>Bit 2</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_busctrl" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#85-87">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_busctrl" class="fn">clk_sys_busctrl</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_BUSCTRL_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_BUSCTRL_R">CLK_SYS_BUSCTRL_R</a></h4></section></summary><div class="docblock"><p>Bit 3</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_busfabric" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#90-92">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_busfabric" class="fn">clk_sys_busfabric</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_BUSFABRIC_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_BUSFABRIC_R">CLK_SYS_BUSFABRIC_R</a></h4></section></summary><div class="docblock"><p>Bit 4</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_dma" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#95-97">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_dma" class="fn">clk_sys_dma</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_DMA_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_DMA_R">CLK_SYS_DMA_R</a></h4></section></summary><div class="docblock"><p>Bit 5</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_i2c0" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#100-102">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_i2c0" class="fn">clk_sys_i2c0</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_I2C0_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_I2C0_R">CLK_SYS_I2C0_R</a></h4></section></summary><div class="docblock"><p>Bit 6</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_i2c1" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#105-107">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_i2c1" class="fn">clk_sys_i2c1</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_I2C1_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_I2C1_R">CLK_SYS_I2C1_R</a></h4></section></summary><div class="docblock"><p>Bit 7</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_io" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#110-112">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_io" class="fn">clk_sys_io</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_IO_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_IO_R">CLK_SYS_IO_R</a></h4></section></summary><div class="docblock"><p>Bit 8</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_jtag" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#115-117">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_jtag" class="fn">clk_sys_jtag</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_JTAG_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_JTAG_R">CLK_SYS_JTAG_R</a></h4></section></summary><div class="docblock"><p>Bit 9</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_vreg_and_chip_reset" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#120-122">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_vreg_and_chip_reset" class="fn">clk_sys_vreg_and_chip_reset</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_VREG_AND_CHIP_RESET_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_VREG_AND_CHIP_RESET_R">CLK_SYS_VREG_AND_CHIP_RESET_R</a></h4></section></summary><div class="docblock"><p>Bit 10</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_pads" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#125-127">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_pads" class="fn">clk_sys_pads</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_PADS_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_PADS_R">CLK_SYS_PADS_R</a></h4></section></summary><div class="docblock"><p>Bit 11</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_pio0" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#130-132">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_pio0" class="fn">clk_sys_pio0</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_PIO0_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_PIO0_R">CLK_SYS_PIO0_R</a></h4></section></summary><div class="docblock"><p>Bit 12</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_pio1" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#135-137">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_pio1" class="fn">clk_sys_pio1</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_PIO1_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_PIO1_R">CLK_SYS_PIO1_R</a></h4></section></summary><div class="docblock"><p>Bit 13</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_pll_sys" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#140-142">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_pll_sys" class="fn">clk_sys_pll_sys</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_PLL_SYS_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_PLL_SYS_R">CLK_SYS_PLL_SYS_R</a></h4></section></summary><div class="docblock"><p>Bit 14</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_pll_usb" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#145-147">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_pll_usb" class="fn">clk_sys_pll_usb</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_PLL_USB_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_PLL_USB_R">CLK_SYS_PLL_USB_R</a></h4></section></summary><div class="docblock"><p>Bit 15</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_psm" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#150-152">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_psm" class="fn">clk_sys_psm</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_PSM_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_PSM_R">CLK_SYS_PSM_R</a></h4></section></summary><div class="docblock"><p>Bit 16</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_pwm" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#155-157">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_pwm" class="fn">clk_sys_pwm</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_PWM_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_PWM_R">CLK_SYS_PWM_R</a></h4></section></summary><div class="docblock"><p>Bit 17</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_resets" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#160-162">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_resets" class="fn">clk_sys_resets</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_RESETS_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_RESETS_R">CLK_SYS_RESETS_R</a></h4></section></summary><div class="docblock"><p>Bit 18</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_rom" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#165-167">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_rom" class="fn">clk_sys_rom</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_ROM_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_ROM_R">CLK_SYS_ROM_R</a></h4></section></summary><div class="docblock"><p>Bit 19</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_rosc" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#170-172">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_rosc" class="fn">clk_sys_rosc</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_ROSC_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_ROSC_R">CLK_SYS_ROSC_R</a></h4></section></summary><div class="docblock"><p>Bit 20</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_rtc_rtc" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#175-177">Source</a><h4 class="code-header">pub fn <a href="#method.clk_rtc_rtc" class="fn">clk_rtc_rtc</a>(&amp;self) -&gt; <a class="type" href="type.CLK_RTC_RTC_R.html" title="type rp2040_pac::clocks::enabled0::CLK_RTC_RTC_R">CLK_RTC_RTC_R</a></h4></section></summary><div class="docblock"><p>Bit 21</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_rtc" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#180-182">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_rtc" class="fn">clk_sys_rtc</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_RTC_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_RTC_R">CLK_SYS_RTC_R</a></h4></section></summary><div class="docblock"><p>Bit 22</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_sio" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#185-187">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_sio" class="fn">clk_sys_sio</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_SIO_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_SIO_R">CLK_SYS_SIO_R</a></h4></section></summary><div class="docblock"><p>Bit 23</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_peri_spi0" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#190-192">Source</a><h4 class="code-header">pub fn <a href="#method.clk_peri_spi0" class="fn">clk_peri_spi0</a>(&amp;self) -&gt; <a class="type" href="type.CLK_PERI_SPI0_R.html" title="type rp2040_pac::clocks::enabled0::CLK_PERI_SPI0_R">CLK_PERI_SPI0_R</a></h4></section></summary><div class="docblock"><p>Bit 24</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_spi0" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#195-197">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_spi0" class="fn">clk_sys_spi0</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_SPI0_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_SPI0_R">CLK_SYS_SPI0_R</a></h4></section></summary><div class="docblock"><p>Bit 25</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_peri_spi1" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#200-202">Source</a><h4 class="code-header">pub fn <a href="#method.clk_peri_spi1" class="fn">clk_peri_spi1</a>(&amp;self) -&gt; <a class="type" href="type.CLK_PERI_SPI1_R.html" title="type rp2040_pac::clocks::enabled0::CLK_PERI_SPI1_R">CLK_PERI_SPI1_R</a></h4></section></summary><div class="docblock"><p>Bit 26</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_spi1" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#205-207">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_spi1" class="fn">clk_sys_spi1</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_SPI1_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_SPI1_R">CLK_SYS_SPI1_R</a></h4></section></summary><div class="docblock"><p>Bit 27</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_sram0" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#210-212">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_sram0" class="fn">clk_sys_sram0</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_SRAM0_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_SRAM0_R">CLK_SYS_SRAM0_R</a></h4></section></summary><div class="docblock"><p>Bit 28</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_sram1" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#215-217">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_sram1" class="fn">clk_sys_sram1</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_SRAM1_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_SRAM1_R">CLK_SYS_SRAM1_R</a></h4></section></summary><div class="docblock"><p>Bit 29</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_sram2" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#220-222">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_sram2" class="fn">clk_sys_sram2</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_SRAM2_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_SRAM2_R">CLK_SYS_SRAM2_R</a></h4></section></summary><div class="docblock"><p>Bit 30</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.clk_sys_sram3" class="method"><a class="src rightside" href="../../../src/rp2040_pac/clocks/enabled0.rs.html#225-227">Source</a><h4 class="code-header">pub fn <a href="#method.clk_sys_sram3" class="fn">clk_sys_sram3</a>(&amp;self) -&gt; <a class="type" href="type.CLK_SYS_SRAM3_R.html" title="type rp2040_pac::clocks::enabled0::CLK_SYS_SRAM3_R">CLK_SYS_SRAM3_R</a></h4></section></summary><div class="docblock"><p>Bit 31</p>
</div></details></div></details></div></section></div></main></body></html>