
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57+218 (git sha1 7ebd97216, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `colorlight_i5.ys' --

1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v
Storing AST representation for module `$abstract\picorv32'.
Storing AST representation for module `$abstract\picorv32_regs'.
Storing AST representation for module `$abstract\picorv32_pcpi_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_fast_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_div'.
Storing AST representation for module `$abstract\picorv32_axi'.
Storing AST representation for module `$abstract\picorv32_axi_adapter'.
Storing AST representation for module `$abstract\picorv32_wb'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v
Parsing Verilog input from `/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v' to AST representation.
verilog frontend filename /home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v
Storing AST representation for module `$abstract\colorlight_i5'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_ECP5 pass.

4.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\colorlight_i5'.
Generating RTLIL representation for module `\colorlight_i5'.

4.4.1. Analyzing design hierarchy..
Top module:  \colorlight_i5
Parameter \ENABLE_COUNTERS = 1'1
Parameter \ENABLE_COUNTERS64 = 1'1
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \LATCHED_MEM_RDATA = 1'0
Parameter \TWO_STAGE_SHIFT = 1'1
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \CATCH_MISALIGN = 1'1
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'1
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'1
Parameter \ENABLE_IRQ = 1'1
Parameter \ENABLE_IRQ_QREGS = 1'1
Parameter \ENABLE_IRQ_TIMER = 1'1
Parameter \ENABLE_TRACE = 1'0
Parameter \MASKED_IRQ = 1'0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 1'0
Parameter \PROGADDR_IRQ = 5'10000
Parameter \STACKADDR = 32'11111111111111111111111111111111

4.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \ENABLE_COUNTERS = 1'1
Parameter \ENABLE_COUNTERS64 = 1'1
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \LATCHED_MEM_RDATA = 1'0
Parameter \TWO_STAGE_SHIFT = 1'1
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \CATCH_MISALIGN = 1'1
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'1
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'1
Parameter \ENABLE_IRQ = 1'1
Parameter \ENABLE_IRQ_QREGS = 1'1
Parameter \ENABLE_IRQ_TIMER = 1'1
Parameter \ENABLE_TRACE = 1'0
Parameter \MASKED_IRQ = 1'0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 1'0
Parameter \PROGADDR_IRQ = 5'10000
Parameter \STACKADDR = 32'11111111111111111111111111111111
Generating RTLIL representation for module `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32'.

4.4.3. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32

4.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32_pcpi_div'.
Generating RTLIL representation for module `\picorv32_pcpi_div'.

4.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32_pcpi_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_mul'.

4.4.6. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32
Used module:         \picorv32_pcpi_div
Used module:         \picorv32_pcpi_mul

4.4.7. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32
Used module:         \picorv32_pcpi_div
Used module:         \picorv32_pcpi_mul
Removing unused module `$abstract\colorlight_i5'.
Removing unused module `$abstract\picorv32_wb'.
Removing unused module `$abstract\picorv32_axi_adapter'.
Removing unused module `$abstract\picorv32_axi'.
Removing unused module `$abstract\picorv32_pcpi_div'.
Removing unused module `$abstract\picorv32_pcpi_fast_mul'.
Removing unused module `$abstract\picorv32_pcpi_mul'.
Removing unused module `$abstract\picorv32_regs'.
Removing unused module `$abstract\picorv32'.
Removed 9 unused modules.

4.5. Executing PROC pass (convert processes to netlists).

4.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3183'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:206$3126'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:206$3126'.
Found and cleaned up 16 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$2918'.
Found and cleaned up 6 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:546$2554'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:546$2554'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7159$2428'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7140$2427'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7125$2426'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7286$1522'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7268$1512'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7250$1502'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7232$1492'.
Found and cleaned up 15 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5558$1159'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5550$1158'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5534$1143'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5526$1142'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5510$1127'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5502$1126'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5486$1111'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5478$1110'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5156$1090'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5148$1089'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5140$1088'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5132$1087'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5124$1086'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1085'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4298$895'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$425'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Cleaned up 71 empty switches.

4.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3221 in module picorv32_pcpi_mul.
Marked 4 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3140 in module picorv32_pcpi_div.
Marked 41 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2909 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$2897 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$2892 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 8 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2857 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 3 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 3 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2592 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2588 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 48 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2587 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 4 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2563 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2525 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Removed 2 dead cases from process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2522 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2522 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2517 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2443 in module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7615$1654 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7601$1646 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7587$1638 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7573$1630 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7559$1622 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7545$1614 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7531$1606 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1598 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7503$1590 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7489$1582 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7475$1574 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7461$1566 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7447$1558 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7433$1550 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7419$1542 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7405$1534 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7298$1524 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7281$1514 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7263$1504 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7245$1494 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7227$1484 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$1474 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7177$1464 in module colorlight_i5.
Marked 4 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$1436 in module colorlight_i5.
Marked 68 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5685$1210 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1203 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5651$1196 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5634$1189 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5617$1182 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5600$1175 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5583$1174 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5566$1173 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5453$1108 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5436$1107 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5419$1106 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1105 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5385$1104 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5368$1103 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5351$1102 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1101 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5317$1100 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5300$1099 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5283$1098 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5266$1097 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$1096 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5232$1095 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5215$1094 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5198$1093 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5181$1092 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5164$1091 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3823$532 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$519 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3660$502 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$489 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3497$472 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$459 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3334$442 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3301$429 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$425 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3189$412 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2720$371 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2601$366 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2573$354 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2543$343 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2373$303 in module colorlight_i5.
Removed a total of 2 dead cases.

4.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 105 redundant assignments.
Promoted 988 assignments to connections.

4.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2215$2419'.
  Set init value: \wishbone_bridge_wdata_converter_converter_source_payload_data = 36'000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2210$2418'.
  Set init value: \wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2207$2417'.
  Set init value: \wishbone_bridge_wdata_converter_converter_mux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$2416'.
  Set init value: \wishbone_bridge_rdata_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2184$2415'.
  Set init value: \wishbone_bridge_rdata_converter_converter_strobe_all = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2181$2414'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2180$2413'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2179$2412'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2178$2411'.
  Set init value: \wishbone_bridge_rdata_converter_converter_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2171$2410'.
  Set init value: \wishbone_bridge_rdata_converter_converter_demux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2170$2409'.
  Set init value: \wishbone_bridge_is_ongoing = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2168$2408'.
  Set init value: \wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2167$2407'.
  Set init value: \wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2166$2406'.
  Set init value: \wishbone_bridge_cmd_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2165$2405'.
  Set init value: \wishbone_bridge_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2164$2404'.
  Set init value: \wishbone_bridge_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2160$2403'.
  Set init value: \wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2159$2402'.
  Set init value: \wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2158$2401'.
  Set init value: \wishbone_bridge_cmd_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2157$2400'.
  Set init value: \wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2156$2399'.
  Set init value: \wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$2398'.
  Set init value: \wishbone_bridge_cmd_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2154$2397'.
  Set init value: \wishbone_bridge_aborted_fsm_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2153$2396'.
  Set init value: \wishbone_bridge_aborted_fsm_next_value = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2152$2395'.
  Set init value: \wishbone_bridge_aborted = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2146$2393'.
  Set init value: \wb_sdram_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2141$2392'.
  Set init value: \wb_sdram_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2140$2391'.
  Set init value: \tag_port_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2133$2390'.
  Set init value: \tag_di_dirty = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2128$2389'.
  Set init value: \sync_rhs_self6 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2127$2388'.
  Set init value: \sync_rhs_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2126$2387'.
  Set init value: \sync_rhs_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2125$2386'.
  Set init value: \sync_rhs_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2124$2385'.
  Set init value: \sync_rhs_self2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2123$2384'.
  Set init value: \sync_rhs_self1 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2122$2383'.
  Set init value: \sync_rhs_self0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2121$2382'.
  Set init value: \sync_f_self = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2118$2380'.
  Set init value: \spiflash_phy_storage = 8'00000001
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2117$2379'.
  Set init value: \spiflash_phy_sr_out_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2116$2378'.
  Set init value: \spiflash_phy_sr_out_load = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2115$2377'.
  Set init value: \spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2114$2376'.
  Set init value: \spiflash_phy_sr_out_cnt_litespiphy_next_value0 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2113$2375'.
  Set init value: \spiflash_phy_sr_out_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2112$2374'.
  Set init value: \spiflash_phy_sr_out = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2111$2373'.
  Set init value: \spiflash_phy_sr_in_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2110$2372'.
  Set init value: \spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2109$2371'.
  Set init value: \spiflash_phy_sr_in_cnt_litespiphy_next_value1 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2108$2370'.
  Set init value: \spiflash_phy_sr_in_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2107$2369'.
  Set init value: \spiflash_phy_sr_in = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2105$2368'.
  Set init value: \spiflash_phy_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2099$2365'.
  Set init value: \spiflash_phy_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2092$2364'.
  Set init value: \spiflash_phy_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2090$2363'.
  Set init value: \spiflash_phy_posedge_reg = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2085$2361'.
  Set init value: \spiflash_phy_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2084$2360'.
  Set init value: \spiflash_phy_dq_oe_litespiphy_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2083$2359'.
  Set init value: \spiflash_phy_dq_oe_litespiphy_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2082$2358'.
  Set init value: \spiflash_phy_dq_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2081$2357'.
  Set init value: \spiflash_phy_dq_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2078$2356'.
  Set init value: \spiflash_phy_div = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2075$2355'.
  Set init value: \spiflash_phy_count = 4'1011
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2074$2354'.
  Set init value: \spiflash_phy_cnt = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2073$2353'.
  Set init value: \spiflash_phy_clk_reg = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2072$2352'.
  Set init value: \spiflash_phy_clk = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2071$2351'.
  Set init value: \spi_xfer_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2069$2350'.
  Set init value: \spi_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2068$2349'.
  Set init value: \spi_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2067$2348'.
  Set init value: \spi_start1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2064$2347'.
  Set init value: \spi_mosi_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2063$2346'.
  Set init value: \spi_mosi_sel = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2062$2345'.
  Set init value: \spi_mosi_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2061$2344'.
  Set init value: \spi_mosi_latch = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2060$2343'.
  Set init value: \spi_mosi_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2053$2342'.
  Set init value: \spi_miso_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2052$2341'.
  Set init value: \spi_miso_latch = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2051$2340'.
  Set init value: \spi_miso_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2050$2339'.
  Set init value: \spi_miso1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2049$2338'.
  Set init value: \spi_loopback_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2048$2337'.
  Set init value: \spi_loopback_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2044$2336'.
  Set init value: \spi_irq = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2042$2335'.
  Set init value: \spi_done0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2041$2334'.
  Set init value: \spi_cs_storage = 17'00000000000000001
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2040$2333'.
  Set init value: \spi_cs_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2037$2332'.
  Set init value: \spi_count_spimaster_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2036$2331'.
  Set init value: \spi_count_spimaster_next_value = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2035$2330'.
  Set init value: \spi_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2034$2329'.
  Set init value: \spi_control_storage = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2033$2328'.
  Set init value: \spi_control_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2030$2327'.
  Set init value: \spi_clk_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2029$2326'.
  Set init value: \spi_clk_divider1 = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2026$2324'.
  Set init value: \socbushandler_slaves = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2020$2323'.
  Set init value: \socbushandler_shared_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2015$2322'.
  Set init value: \socbushandler_shared_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2013$2321'.
  Set init value: \socbushandler_master = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2011$2320'.
  Set init value: \socbushandler_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2009$2319'.
  Set init value: \socbushandler_count = 20'11110100001001000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1996$2318'.
  Set init value: \sdram_wrdata_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1995$2317'.
  Set init value: \sdram_wrdata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1992$2316'.
  Set init value: \sdram_twtrcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1991$2315'.
  Set init value: \sdram_twtrcon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1989$2314'.
  Set init value: \sdram_trrdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1988$2313'.
  Set init value: \sdram_trrdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1984$2312'.
  Set init value: \sdram_timer_count1 = 10'1110101001
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1982$2311'.
  Set init value: \sdram_time1 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1981$2310'.
  Set init value: \sdram_time0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1977$2308'.
  Set init value: \sdram_tccdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1976$2307'.
  Set init value: \sdram_tccdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1975$2306'.
  Set init value: \sdram_storage = 4'0001
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1974$2305'.
  Set init value: \sdram_steerer_sel = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1966$2302'.
  Set init value: \sdram_slave_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1964$2301'.
  Set init value: \sdram_slave_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1955$2300'.
  Set init value: \sdram_sequencer_trigger = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1953$2299'.
  Set init value: \sdram_sequencer_start0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1952$2298'.
  Set init value: \sdram_sequencer_done1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1950$2297'.
  Set init value: \sdram_sequencer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1946$2296'.
  Set init value: \sdram_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1944$2295'.
  Set init value: \sdram_rddata_status = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1943$2294'.
  Set init value: \sdram_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1941$2293'.
  Set init value: \sdram_postponer_req_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1939$2292'.
  Set init value: \sdram_postponer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1933$2289'.
  Set init value: \sdram_master_p0_wrdata_mask = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1932$2288'.
  Set init value: \sdram_master_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1931$2287'.
  Set init value: \sdram_master_p0_wrdata = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1930$2286'.
  Set init value: \sdram_master_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1929$2285'.
  Set init value: \sdram_master_p0_reset_n = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1927$2284'.
  Set init value: \sdram_master_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1925$2283'.
  Set init value: \sdram_master_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1924$2282'.
  Set init value: \sdram_master_p0_odt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1923$2281'.
  Set init value: \sdram_master_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1922$2280'.
  Set init value: \sdram_master_p0_cke = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1921$2279'.
  Set init value: \sdram_master_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1920$2278'.
  Set init value: \sdram_master_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1919$2277'.
  Set init value: \sdram_master_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1918$2276'.
  Set init value: \sdram_master_p0_act_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1917$2275'.
  Set init value: \sdram_interface_wdata_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1916$2274'.
  Set init value: \sdram_interface_wdata = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1879$2267'.
  Set init value: \sdram_ext_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1877$2265'.
  Set init value: \sdram_ext_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1868$2256'.
  Set init value: \sdram_en1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1867$2255'.
  Set init value: \sdram_en0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1865$2254'.
  Set init value: \sdram_dfi_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1863$2253'.
  Set init value: \sdram_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1860$2252'.
  Set init value: \sdram_dfi_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1858$2251'.
  Set init value: \sdram_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1856$2250'.
  Set init value: \sdram_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1854$2249'.
  Set init value: \sdram_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1853$2248'.
  Set init value: \sdram_dfi_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1852$2247'.
  Set init value: \sdram_dfi_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1839$2245'.
  Set init value: \sdram_csr_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1837$2244'.
  Set init value: \sdram_csr_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1835$2243'.
  Set init value: \sdram_csr_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1834$2242'.
  Set init value: \sdram_csr_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1832$2241'.
  Set init value: \sdram_csr_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1830$2240'.
  Set init value: \sdram_csr_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1826$2238'.
  Set init value: \sdram_command_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1825$2237'.
  Set init value: \sdram_command_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1824$2236'.
  Set init value: \sdram_command_issue_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1822$2234'.
  Set init value: \sdram_command_issue_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1820$2233'.
  Set init value: \sdram_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1819$2232'.
  Set init value: \sdram_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1818$2231'.
  Set init value: \sdram_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1817$2230'.
  Set init value: \sdram_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1814$2227'.
  Set init value: \sdram_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1813$2226'.
  Set init value: \sdram_cmd_payload_ba = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1812$2225'.
  Set init value: \sdram_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1811$2224'.
  Set init value: \sdram_cmd_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1809$2223'.
  Set init value: \sdram_choose_req_want_writes = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1808$2222'.
  Set init value: \sdram_choose_req_want_reads = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1806$2221'.
  Set init value: \sdram_choose_req_want_activates = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1805$2220'.
  Set init value: \sdram_choose_req_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1803$2219'.
  Set init value: \sdram_choose_req_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1801$2218'.
  Set init value: \sdram_choose_req_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1800$2217'.
  Set init value: \sdram_choose_req_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1799$2216'.
  Set init value: \sdram_choose_req_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1795$2215'.
  Set init value: \sdram_choose_req_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1787$2210'.
  Set init value: \sdram_choose_cmd_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1785$2209'.
  Set init value: \sdram_choose_cmd_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1782$2207'.
  Set init value: \sdram_choose_cmd_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1781$2206'.
  Set init value: \sdram_choose_cmd_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1777$2205'.
  Set init value: \sdram_choose_cmd_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1769$2204'.
  Set init value: \sdram_bankmachine3_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1767$2203'.
  Set init value: \sdram_bankmachine3_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1766$2202'.
  Set init value: \sdram_bankmachine3_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1764$2201'.
  Set init value: \sdram_bankmachine3_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1763$2200'.
  Set init value: \sdram_bankmachine3_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1761$2199'.
  Set init value: \sdram_bankmachine3_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1760$2198'.
  Set init value: \sdram_bankmachine3_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1729$2195'.
  Set init value: \sdram_bankmachine3_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1728$2194'.
  Set init value: \sdram_bankmachine3_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1726$2193'.
  Set init value: \sdram_bankmachine3_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1725$2192'.
  Set init value: \sdram_bankmachine3_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1724$2191'.
  Set init value: \sdram_bankmachine3_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1722$2190'.
  Set init value: \sdram_bankmachine3_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1719$2189'.
  Set init value: \sdram_bankmachine3_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1714$2187'.
  Set init value: \sdram_bankmachine3_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1711$2186'.
  Set init value: \sdram_bankmachine3_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1710$2185'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1708$2184'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1707$2183'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1706$2182'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1705$2181'.
  Set init value: \sdram_bankmachine3_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1698$2180'.
  Set init value: \sdram_bankmachine3_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1688$2179'.
  Set init value: \sdram_bankmachine3_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1687$2178'.
  Set init value: \sdram_bankmachine3_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1686$2177'.
  Set init value: \sdram_bankmachine3_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1685$2176'.
  Set init value: \sdram_bankmachine3_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1684$2175'.
  Set init value: \sdram_bankmachine3_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1683$2174'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1682$2173'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1681$2172'.
  Set init value: \sdram_bankmachine3_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1680$2171'.
  Set init value: \sdram_bankmachine3_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1678$2170'.
  Set init value: \sdram_bankmachine3_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1677$2169'.
  Set init value: \sdram_bankmachine3_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1673$2168'.
  Set init value: \sdram_bankmachine2_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1671$2167'.
  Set init value: \sdram_bankmachine2_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1670$2166'.
  Set init value: \sdram_bankmachine2_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1668$2165'.
  Set init value: \sdram_bankmachine2_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1667$2164'.
  Set init value: \sdram_bankmachine2_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1665$2163'.
  Set init value: \sdram_bankmachine2_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1664$2162'.
  Set init value: \sdram_bankmachine2_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1633$2159'.
  Set init value: \sdram_bankmachine2_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1632$2158'.
  Set init value: \sdram_bankmachine2_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1630$2157'.
  Set init value: \sdram_bankmachine2_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1629$2156'.
  Set init value: \sdram_bankmachine2_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1628$2155'.
  Set init value: \sdram_bankmachine2_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1626$2154'.
  Set init value: \sdram_bankmachine2_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1623$2153'.
  Set init value: \sdram_bankmachine2_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1618$2151'.
  Set init value: \sdram_bankmachine2_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1615$2150'.
  Set init value: \sdram_bankmachine2_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1614$2149'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1612$2148'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1611$2147'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1610$2146'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1609$2145'.
  Set init value: \sdram_bankmachine2_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1602$2144'.
  Set init value: \sdram_bankmachine2_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1592$2143'.
  Set init value: \sdram_bankmachine2_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1591$2142'.
  Set init value: \sdram_bankmachine2_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1590$2141'.
  Set init value: \sdram_bankmachine2_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1589$2140'.
  Set init value: \sdram_bankmachine2_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1588$2139'.
  Set init value: \sdram_bankmachine2_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1587$2138'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1586$2137'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1585$2136'.
  Set init value: \sdram_bankmachine2_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1584$2135'.
  Set init value: \sdram_bankmachine2_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1582$2134'.
  Set init value: \sdram_bankmachine2_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1581$2133'.
  Set init value: \sdram_bankmachine2_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1577$2132'.
  Set init value: \sdram_bankmachine1_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1575$2131'.
  Set init value: \sdram_bankmachine1_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1574$2130'.
  Set init value: \sdram_bankmachine1_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1572$2129'.
  Set init value: \sdram_bankmachine1_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1571$2128'.
  Set init value: \sdram_bankmachine1_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1569$2127'.
  Set init value: \sdram_bankmachine1_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1568$2126'.
  Set init value: \sdram_bankmachine1_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1537$2123'.
  Set init value: \sdram_bankmachine1_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1536$2122'.
  Set init value: \sdram_bankmachine1_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1534$2121'.
  Set init value: \sdram_bankmachine1_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1533$2120'.
  Set init value: \sdram_bankmachine1_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1532$2119'.
  Set init value: \sdram_bankmachine1_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1530$2118'.
  Set init value: \sdram_bankmachine1_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1527$2117'.
  Set init value: \sdram_bankmachine1_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1522$2115'.
  Set init value: \sdram_bankmachine1_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1519$2114'.
  Set init value: \sdram_bankmachine1_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1518$2113'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1516$2112'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1515$2111'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1514$2110'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1513$2109'.
  Set init value: \sdram_bankmachine1_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1506$2108'.
  Set init value: \sdram_bankmachine1_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1496$2107'.
  Set init value: \sdram_bankmachine1_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1495$2106'.
  Set init value: \sdram_bankmachine1_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1494$2105'.
  Set init value: \sdram_bankmachine1_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1493$2104'.
  Set init value: \sdram_bankmachine1_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1492$2103'.
  Set init value: \sdram_bankmachine1_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1491$2102'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1490$2101'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1489$2100'.
  Set init value: \sdram_bankmachine1_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1488$2099'.
  Set init value: \sdram_bankmachine1_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1486$2098'.
  Set init value: \sdram_bankmachine1_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1485$2097'.
  Set init value: \sdram_bankmachine1_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1481$2096'.
  Set init value: \sdram_bankmachine0_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1479$2095'.
  Set init value: \sdram_bankmachine0_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1478$2094'.
  Set init value: \sdram_bankmachine0_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1476$2093'.
  Set init value: \sdram_bankmachine0_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1475$2092'.
  Set init value: \sdram_bankmachine0_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1473$2091'.
  Set init value: \sdram_bankmachine0_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1472$2090'.
  Set init value: \sdram_bankmachine0_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1441$2087'.
  Set init value: \sdram_bankmachine0_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1440$2086'.
  Set init value: \sdram_bankmachine0_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1438$2085'.
  Set init value: \sdram_bankmachine0_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1437$2084'.
  Set init value: \sdram_bankmachine0_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1436$2083'.
  Set init value: \sdram_bankmachine0_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1434$2082'.
  Set init value: \sdram_bankmachine0_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1431$2081'.
  Set init value: \sdram_bankmachine0_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1426$2079'.
  Set init value: \sdram_bankmachine0_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1423$2078'.
  Set init value: \sdram_bankmachine0_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1422$2077'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1420$2076'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1419$2075'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1418$2074'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1417$2073'.
  Set init value: \sdram_bankmachine0_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1410$2072'.
  Set init value: \sdram_bankmachine0_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1400$2071'.
  Set init value: \sdram_bankmachine0_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1399$2070'.
  Set init value: \sdram_bankmachine0_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1398$2069'.
  Set init value: \sdram_bankmachine0_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1397$2068'.
  Set init value: \sdram_bankmachine0_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1396$2067'.
  Set init value: \sdram_bankmachine0_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1395$2066'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1394$2065'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1393$2064'.
  Set init value: \sdram_bankmachine0_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1392$2063'.
  Set init value: \sdram_bankmachine0_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1390$2062'.
  Set init value: \sdram_bankmachine0_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1389$2061'.
  Set init value: \sdram_bankmachine0_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1388$2060'.
  Set init value: \sdram_baddress_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1387$2059'.
  Set init value: \sdram_baddress_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1386$2058'.
  Set init value: \sdram_address_storage = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1385$2057'.
  Set init value: \sdram_address_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1382$2056'.
  Set init value: \rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1380$2055'.
  Set init value: \regs1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1379$2054'.
  Set init value: \regs0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1378$2053'.
  Set init value: \rddata_en = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1313$2050'.
  Set init value: \port_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1311$2049'.
  Set init value: \port_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1310$2048'.
  Set init value: \port_cmd_payload_addr = 21'000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1309$2047'.
  Set init value: \mmap_wait = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1308$2046'.
  Set init value: \mmap_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1306$2045'.
  Set init value: \mmap_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1304$2044'.
  Set init value: \mmap_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1303$2043'.
  Set init value: \mmap_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1302$2042'.
  Set init value: \mmap_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1301$2041'.
  Set init value: \mmap_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1297$2038'.
  Set init value: \mmap_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1293$2037'.
  Set init value: \mmap_request = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1292$2036'.
  Set init value: \mmap_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1289$2034'.
  Set init value: \mmap_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1288$2033'.
  Set init value: \mmap_count = 9'100000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1287$2032'.
  Set init value: \mmap_byte_count_litespimmap_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1286$2031'.
  Set init value: \mmap_byte_count_litespimmap_next_value1 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1285$2030'.
  Set init value: \mmap_byte_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1279$2028'.
  Set init value: \mmap_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1275$2027'.
  Set init value: \mmap_bus_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1274$2026'.
  Set init value: \mmap_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1273$2025'.
  Set init value: \mmap_burst_cs_litespimmap_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1272$2024'.
  Set init value: \mmap_burst_cs_litespimmap_next_value0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1271$2023'.
  Set init value: \mmap_burst_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1270$2022'.
  Set init value: \mmap_burst_adr_litespimmap_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1269$2021'.
  Set init value: \mmap_burst_adr_litespimmap_next_value2 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1268$2020'.
  Set init value: \mmap_burst_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1249$2017'.
  Set init value: \master_tx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1247$2016'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1246$2015'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1245$2014'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1244$2013'.
  Set init value: \master_tx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1243$2012'.
  Set init value: \master_tx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1242$2011'.
  Set init value: \master_tx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1232$2010'.
  Set init value: \master_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1231$2009'.
  Set init value: \master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1217$2008'.
  Set init value: \master_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1215$2007'.
  Set init value: \master_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1202$2006'.
  Set init value: \master_rx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1200$2005'.
  Set init value: \master_rx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1199$2004'.
  Set init value: \master_rx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1198$2003'.
  Set init value: \master_rx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1192$2002'.
  Set init value: \master_phyconfig_storage = 24'000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1191$2001'.
  Set init value: \master_phyconfig_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1188$2000'.
  Set init value: \master_cs_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1187$1999'.
  Set init value: \master_cs_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1183$1998'.
  Set init value: \leds_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1182$1997'.
  Set init value: \leds_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1181$1996'.
  Set init value: \leds_mode = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1180$1995'.
  Set init value: \leds_leds = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1178$1994'.
  Set init value: \leds_count = 25'1110010011100001110000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1177$1993'.
  Set init value: \leds_chaser = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1080$1992'.
  Set init value: \interface_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1079$1991'.
  Set init value: \interface_stb = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1076$1990'.
  Set init value: \interface_dat_r = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1075$1989'.
  Set init value: \interface_cyc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1073$1988'.
  Set init value: \interface_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1067$1987'.
  Set init value: \dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1056$1986'.
  Set init value: \data_port_we = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1055$1985'.
  Set init value: \data_port_dat_w = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1044$1984'.
  Set init value: \csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1042$1983'.
  Set init value: \csr_bankarray_sel_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1037$1982'.
  Set init value: \csr_bankarray_interface6_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1032$1981'.
  Set init value: \csr_bankarray_interface5_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1027$1980'.
  Set init value: \csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1022$1979'.
  Set init value: \csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1017$1978'.
  Set init value: \csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1012$1977'.
  Set init value: \csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1007$1976'.
  Set init value: \csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1004$1975'.
  Set init value: \csr_bankarray_csrbank6_txfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1002$1974'.
  Set init value: \csr_bankarray_csrbank6_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1000$1973'.
  Set init value: \csr_bankarray_csrbank6_txempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:998$1972'.
  Set init value: \csr_bankarray_csrbank6_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:995$1971'.
  Set init value: \csr_bankarray_csrbank6_rxfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:993$1970'.
  Set init value: \csr_bankarray_csrbank6_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:991$1969'.
  Set init value: \csr_bankarray_csrbank6_rxempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:989$1968'.
  Set init value: \csr_bankarray_csrbank6_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:987$1967'.
  Set init value: \csr_bankarray_csrbank6_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:985$1966'.
  Set init value: \csr_bankarray_csrbank6_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:983$1965'.
  Set init value: \csr_bankarray_csrbank6_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:981$1964'.
  Set init value: \csr_bankarray_csrbank6_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:979$1963'.
  Set init value: \csr_bankarray_csrbank6_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:977$1962'.
  Set init value: \csr_bankarray_csrbank6_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:975$1961'.
  Set init value: \csr_bankarray_csrbank5_value_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:973$1960'.
  Set init value: \csr_bankarray_csrbank5_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:971$1959'.
  Set init value: \csr_bankarray_csrbank5_update_value0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:969$1958'.
  Set init value: \csr_bankarray_csrbank5_update_value0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:966$1957'.
  Set init value: \csr_bankarray_csrbank5_reload0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:964$1956'.
  Set init value: \csr_bankarray_csrbank5_reload0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:962$1955'.
  Set init value: \csr_bankarray_csrbank5_load0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:960$1954'.
  Set init value: \csr_bankarray_csrbank5_load0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:958$1953'.
  Set init value: \csr_bankarray_csrbank5_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:956$1952'.
  Set init value: \csr_bankarray_csrbank5_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:954$1951'.
  Set init value: \csr_bankarray_csrbank5_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:952$1950'.
  Set init value: \csr_bankarray_csrbank5_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:950$1949'.
  Set init value: \csr_bankarray_csrbank5_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:948$1948'.
  Set init value: \csr_bankarray_csrbank5_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:946$1947'.
  Set init value: \csr_bankarray_csrbank5_en0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:944$1946'.
  Set init value: \csr_bankarray_csrbank5_en0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:941$1945'.
  Set init value: \csr_bankarray_csrbank4_phy_clk_divisor0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:939$1944'.
  Set init value: \csr_bankarray_csrbank4_phy_clk_divisor0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:937$1943'.
  Set init value: \csr_bankarray_csrbank4_mmap_dummy_bits0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:935$1942'.
  Set init value: \csr_bankarray_csrbank4_mmap_dummy_bits0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:933$1941'.
  Set init value: \csr_bankarray_csrbank4_master_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:931$1940'.
  Set init value: \csr_bankarray_csrbank4_master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:929$1939'.
  Set init value: \csr_bankarray_csrbank4_master_phyconfig0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:927$1938'.
  Set init value: \csr_bankarray_csrbank4_master_phyconfig0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:925$1937'.
  Set init value: \csr_bankarray_csrbank4_master_cs0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:923$1936'.
  Set init value: \csr_bankarray_csrbank4_master_cs0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:921$1935'.
  Set init value: \csr_bankarray_csrbank3_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:919$1934'.
  Set init value: \csr_bankarray_csrbank3_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:916$1933'.
  Set init value: \csr_bankarray_csrbank3_mosi0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:914$1932'.
  Set init value: \csr_bankarray_csrbank3_mosi0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:912$1931'.
  Set init value: \csr_bankarray_csrbank3_miso_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:910$1930'.
  Set init value: \csr_bankarray_csrbank3_miso_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:908$1929'.
  Set init value: \csr_bankarray_csrbank3_loopback0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:906$1928'.
  Set init value: \csr_bankarray_csrbank3_loopback0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:904$1927'.
  Set init value: \csr_bankarray_csrbank3_cs0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:902$1926'.
  Set init value: \csr_bankarray_csrbank3_cs0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:900$1925'.
  Set init value: \csr_bankarray_csrbank3_control0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:898$1924'.
  Set init value: \csr_bankarray_csrbank3_control0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:895$1923'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_wrdata0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:893$1922'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_wrdata0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:891$1921'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_rddata_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:889$1920'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:887$1919'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_command0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:885$1918'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_command0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:883$1917'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_baddress0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:881$1916'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_baddress0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:879$1915'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_address0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:877$1914'.
  Set init value: \csr_bankarray_csrbank2_dfii_pi0_address0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:875$1913'.
  Set init value: \csr_bankarray_csrbank2_dfii_control0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:873$1912'.
  Set init value: \csr_bankarray_csrbank2_dfii_control0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:870$1911'.
  Set init value: \csr_bankarray_csrbank1_out0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:868$1910'.
  Set init value: \csr_bankarray_csrbank1_out0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:865$1909'.
  Set init value: \csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:863$1908'.
  Set init value: \csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:861$1907'.
  Set init value: \csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:859$1906'.
  Set init value: \csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:857$1905'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:855$1904'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:839$1903'.
  Set init value: \crossbar_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:838$1902'.
  Set init value: \comb_t_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:837$1901'.
  Set init value: \comb_t_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:836$1900'.
  Set init value: \comb_t_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:835$1899'.
  Set init value: \comb_t_self2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:834$1898'.
  Set init value: \comb_t_self1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:833$1897'.
  Set init value: \comb_t_self0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:832$1896'.
  Set init value: \comb_rhs_self9 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:831$1895'.
  Set init value: \comb_rhs_self8 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:830$1894'.
  Set init value: \comb_rhs_self7 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:829$1893'.
  Set init value: \comb_rhs_self6 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:828$1892'.
  Set init value: \comb_rhs_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:827$1891'.
  Set init value: \comb_rhs_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:826$1890'.
  Set init value: \comb_rhs_self31 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:825$1889'.
  Set init value: \comb_rhs_self30 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:824$1888'.
  Set init value: \comb_rhs_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:823$1887'.
  Set init value: \comb_rhs_self29 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:822$1886'.
  Set init value: \comb_rhs_self28 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:821$1885'.
  Set init value: \comb_rhs_self27 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:820$1884'.
  Set init value: \comb_rhs_self26 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:819$1883'.
  Set init value: \comb_rhs_self25 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:818$1882'.
  Set init value: \comb_rhs_self24 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:817$1881'.
  Set init value: \comb_rhs_self23 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:816$1880'.
  Set init value: \comb_rhs_self22 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:815$1879'.
  Set init value: \comb_rhs_self21 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:814$1878'.
  Set init value: \comb_rhs_self20 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:813$1877'.
  Set init value: \comb_rhs_self2 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:812$1876'.
  Set init value: \comb_rhs_self19 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:811$1875'.
  Set init value: \comb_rhs_self18 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:810$1874'.
  Set init value: \comb_rhs_self17 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:809$1873'.
  Set init value: \comb_rhs_self16 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:808$1872'.
  Set init value: \comb_rhs_self15 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:807$1871'.
  Set init value: \comb_rhs_self14 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:806$1870'.
  Set init value: \comb_rhs_self13 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:805$1869'.
  Set init value: \comb_rhs_self12 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:804$1868'.
  Set init value: \comb_rhs_self11 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:803$1867'.
  Set init value: \comb_rhs_self10 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:802$1866'.
  Set init value: \comb_rhs_self1 = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:801$1865'.
  Set init value: \comb_rhs_self0 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:797$1864'.
  Set init value: \basesoc_wishbone2csr_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:796$1863'.
  Set init value: \basesoc_wishbone2csr_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:783$1862'.
  Set init value: \basesoc_uart_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:780$1861'.
  Set init value: \basesoc_uart_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:773$1860'.
  Set init value: \basesoc_uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:755$1856'.
  Set init value: \basesoc_uart_tx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:750$1855'.
  Set init value: \basesoc_uart_tx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:748$1854'.
  Set init value: \basesoc_uart_tx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:740$1853'.
  Set init value: \basesoc_uart_tx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:739$1852'.
  Set init value: \basesoc_uart_tx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:734$1851'.
  Set init value: \basesoc_uart_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:733$1850'.
  Set init value: \basesoc_uart_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:732$1849'.
  Set init value: \basesoc_uart_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:730$1848'.
  Set init value: \basesoc_uart_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:726$1847'.
  Set init value: \basesoc_uart_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:723$1846'.
  Set init value: \basesoc_uart_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:716$1845'.
  Set init value: \basesoc_uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:698$1843'.
  Set init value: \basesoc_uart_rx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:693$1842'.
  Set init value: \basesoc_uart_rx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:691$1841'.
  Set init value: \basesoc_uart_rx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:683$1840'.
  Set init value: \basesoc_uart_rx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:682$1839'.
  Set init value: \basesoc_uart_rx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:677$1838'.
  Set init value: \basesoc_uart_pending_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:676$1837'.
  Set init value: \basesoc_uart_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:675$1836'.
  Set init value: \basesoc_uart_pending_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:673$1835'.
  Set init value: \basesoc_uart_enable_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:672$1834'.
  Set init value: \basesoc_uart_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:671$1833'.
  Set init value: \basesoc_tx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:669$1832'.
  Set init value: \basesoc_tx_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:665$1831'.
  Set init value: \basesoc_tx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:664$1830'.
  Set init value: \basesoc_tx_mux_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:662$1829'.
  Set init value: \basesoc_tx_mux_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:661$1828'.
  Set init value: \basesoc_tx_mux_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:660$1827'.
  Set init value: \basesoc_tx_mux_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:659$1826'.
  Set init value: \basesoc_tx_mux_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:658$1825'.
  Set init value: \basesoc_tx_mux_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:657$1824'.
  Set init value: \basesoc_tx_mux_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:654$1823'.
  Set init value: \basesoc_tx_mux_endpoint1_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:646$1822'.
  Set init value: \basesoc_tx_mux_endpoint0_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:639$1821'.
  Set init value: \basesoc_tx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:638$1820'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:637$1819'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:636$1818'.
  Set init value: \basesoc_tx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:635$1817'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:634$1816'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:633$1815'.
  Set init value: \basesoc_tx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:632$1814'.
  Set init value: \basesoc_timer_zero_trigger_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:629$1813'.
  Set init value: \basesoc_timer_zero_pending = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:628$1812'.
  Set init value: \basesoc_timer_zero_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:623$1811'.
  Set init value: \basesoc_timer_value_status = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:622$1810'.
  Set init value: \basesoc_timer_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:621$1809'.
  Set init value: \basesoc_timer_value = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:620$1808'.
  Set init value: \basesoc_timer_update_value_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:619$1807'.
  Set init value: \basesoc_timer_update_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:616$1806'.
  Set init value: \basesoc_timer_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:615$1805'.
  Set init value: \basesoc_timer_reload_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:614$1804'.
  Set init value: \basesoc_timer_reload_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:611$1803'.
  Set init value: \basesoc_timer_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:610$1802'.
  Set init value: \basesoc_timer_pending_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:609$1801'.
  Set init value: \basesoc_timer_load_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:608$1800'.
  Set init value: \basesoc_timer_load_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:606$1799'.
  Set init value: \basesoc_timer_enable_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:605$1798'.
  Set init value: \basesoc_timer_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:604$1797'.
  Set init value: \basesoc_timer_en_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:603$1796'.
  Set init value: \basesoc_timer_en_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:602$1795'.
  Set init value: \basesoc_spimaster_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:601$1794'.
  Set init value: \basesoc_spimaster_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:600$1793'.
  Set init value: \basesoc_soc_rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:599$1792'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:598$1791'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:597$1790'.
  Set init value: \basesoc_scratch_storage = 305419896
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:596$1789'.
  Set init value: \basesoc_scratch_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:595$1788'.
  Set init value: \basesoc_rx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:594$1787'.
  Set init value: \basesoc_rx_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:592$1786'.
  Set init value: \basesoc_rx_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:589$1783'.
  Set init value: \basesoc_rx_rx_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:587$1782'.
  Set init value: \basesoc_rx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:586$1781'.
  Set init value: \basesoc_rx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:584$1780'.
  Set init value: \basesoc_rx_demux_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:579$1779'.
  Set init value: \basesoc_rx_demux_endpoint1_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:577$1778'.
  Set init value: \basesoc_rx_demux_endpoint1_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:576$1777'.
  Set init value: \basesoc_rx_demux_endpoint1_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:575$1776'.
  Set init value: \basesoc_rx_demux_endpoint1_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:574$1775'.
  Set init value: \basesoc_rx_demux_endpoint0_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:572$1774'.
  Set init value: \basesoc_rx_demux_endpoint0_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:571$1773'.
  Set init value: \basesoc_rx_demux_endpoint0_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:570$1772'.
  Set init value: \basesoc_rx_demux_endpoint0_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:569$1771'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:568$1770'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:567$1769'.
  Set init value: \basesoc_rx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:566$1768'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:565$1767'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:564$1766'.
  Set init value: \basesoc_rx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:563$1765'.
  Set init value: \basesoc_rs232phytx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:562$1764'.
  Set init value: \basesoc_rs232phytx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:561$1763'.
  Set init value: \basesoc_rs232phyrx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:560$1762'.
  Set init value: \basesoc_rs232phyrx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:559$1761'.
  Set init value: \basesoc_reset_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:558$1760'.
  Set init value: \basesoc_reset_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:556$1759'.
  Set init value: \basesoc_ram_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:543$1757'.
  Set init value: \basesoc_ram_bus_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:531$1755'.
  Set init value: \basesoc_picorv32_interrupt = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:530$1754'.
  Set init value: \basesoc_picorv32_idbus_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:528$1753'.
  Set init value: \basesoc_picorv32_idbus_sel = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:509$1752'.
  Set init value: \basesoc_litespiphy_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:508$1751'.
  Set init value: \basesoc_litespiphy_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:507$1750'.
  Set init value: \basesoc_litespimmap_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:506$1749'.
  Set init value: \basesoc_litespimmap_next_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:505$1748'.
  Set init value: \basesoc_litedramnativeportconverter_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:504$1747'.
  Set init value: \basesoc_litedramnativeportconverter_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:491$1746'.
  Set init value: \basesoc_litedramcore_refresher_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:490$1745'.
  Set init value: \basesoc_litedramcore_refresher_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:489$1744'.
  Set init value: \basesoc_litedramcore_new_master_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:488$1743'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:487$1742'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:486$1741'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:485$1740'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:484$1739'.
  Set init value: \basesoc_litedramcore_multiplexer_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:483$1738'.
  Set init value: \basesoc_litedramcore_multiplexer_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:478$1733'.
  Set init value: \basesoc_litedramcore_bankmachine3_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:477$1732'.
  Set init value: \basesoc_litedramcore_bankmachine3_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:476$1731'.
  Set init value: \basesoc_litedramcore_bankmachine2_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:475$1730'.
  Set init value: \basesoc_litedramcore_bankmachine2_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:474$1729'.
  Set init value: \basesoc_litedramcore_bankmachine1_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:473$1728'.
  Set init value: \basesoc_litedramcore_bankmachine1_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:472$1727'.
  Set init value: \basesoc_litedramcore_bankmachine0_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:471$1726'.
  Set init value: \basesoc_litedramcore_bankmachine0_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:470$1725'.
  Set init value: \basesoc_interface1_we_wishbone2csr_next_value_ce3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:469$1724'.
  Set init value: \basesoc_interface1_we_wishbone2csr_next_value3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:468$1723'.
  Set init value: \basesoc_interface1_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:467$1722'.
  Set init value: \basesoc_interface1_re_wishbone2csr_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:466$1721'.
  Set init value: \basesoc_interface1_re_wishbone2csr_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:465$1720'.
  Set init value: \basesoc_interface1_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:464$1719'.
  Set init value: \basesoc_interface1_dat_w_wishbone2csr_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:463$1718'.
  Set init value: \basesoc_interface1_dat_w_wishbone2csr_next_value0 = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:462$1717'.
  Set init value: \basesoc_interface1_dat_w = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:460$1716'.
  Set init value: \basesoc_interface1_adr_wishbone2csr_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:459$1715'.
  Set init value: \basesoc_interface1_adr_wishbone2csr_next_value1 = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:458$1714'.
  Set init value: \basesoc_interface1_adr = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:452$1712'.
  Set init value: \basesoc_interface0_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:447$1711'.
  Set init value: \basesoc_interface0_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:446$1710'.
  Set init value: \basesoc_grant = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:445$1709'.
  Set init value: \basesoc_fullmemorywe_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:444$1708'.
  Set init value: \basesoc_fullmemorywe_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:443$1707'.
  Set init value: \basesoc_fsm_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:442$1706'.
  Set init value: \basesoc_fsm_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:436$1705'.
  Set init value: \basesoc_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:435$1704'.
  Set init value: \basesoc_bus_errors = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:423$1702'.
  Set init value: \basesoc_basesoc_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:408$1700'.
  Set init value: \adr_offset_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2244$2425'.
  Set init value: \write_from_slave = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2243$2424'.
  Set init value: \word_inc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$2423'.
  Set init value: \word_clr = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2241$2422'.
  Set init value: \wishbone_bridge_wdata_valid = 1'0

4.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~735 debug messages>

4.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3226'.
     1/3: $0\pcpi_ready[0:0]
     2/3: $0\pcpi_wr[0:0]
     3/3: $0\pcpi_rd[31:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3221'.
     1/7: $0\mul_finish[0:0]
     2/7: $0\mul_waiting[0:0]
     3/7: $0\mul_counter[6:0]
     4/7: $0\rdx[63:0]
     5/7: $0\rd[63:0]
     6/7: $0\rs2[63:0]
     7/7: $0\rs1[63:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3183'.
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3177'.
     1/4: $0\instr_mulhu[0:0]
     2/4: $0\instr_mulhsu[0:0]
     3/4: $0\instr_mulh[0:0]
     4/4: $0\instr_mul[0:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3140'.
     1/9: $0\pcpi_rd[31:0]
     2/9: $0\pcpi_wr[0:0]
     3/9: $0\pcpi_ready[0:0]
     4/9: $0\outsign[0:0]
     5/9: $0\running[0:0]
     6/9: $0\quotient_msk[31:0]
     7/9: $0\quotient[31:0]
     8/9: $0\divisor[62:0]
     9/9: $0\dividend[31:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3130'.
     1/4: $0\instr_remu[0:0]
     2/4: $0\instr_rem[0:0]
     3/4: $0\instr_divu[0:0]
     4/4: $0\instr_div[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
     1/86: $23\next_irq_pending[2:2]
     2/86: $22\next_irq_pending[2:2]
     3/86: $21\next_irq_pending[2:2]
     4/86: $20\next_irq_pending[2:2]
     5/86: $19\next_irq_pending[2:2]
     6/86: $18\next_irq_pending[2:2]
     7/86: $17\next_irq_pending[2:2]
     8/86: $16\next_irq_pending[0:0]
     9/86: $15\next_irq_pending[0:0]
    10/86: $14\next_irq_pending[31:0] [0]
    11/86: $14\next_irq_pending[31:0] [31:1]
    12/86: $2\next_irq_pending[31:0] [31:2]
    13/86: $3\set_mem_do_rdata[0:0]
    14/86: $2\next_irq_pending[31:0] [1]
    15/86: $3\set_mem_do_wdata[0:0]
    16/86: $2\next_irq_pending[31:0] [0]
    17/86: $4\set_mem_do_rinst[0:0]
    18/86: $3\set_mem_do_rinst[0:0]
    19/86: $4\set_mem_do_wdata[0:0]
    20/86: $12\next_irq_pending[1:1]
    21/86: $11\next_irq_pending[1:1]
    22/86: $10\next_irq_pending[1:1]
    23/86: $4\set_mem_do_rdata[0:0]
    24/86: $8\next_irq_pending[1:1]
    25/86: $7\next_irq_pending[1:1]
    26/86: $6\next_irq_pending[1:1]
    27/86: $5\next_irq_pending[1:1]
    28/86: $4\next_irq_pending[1:1]
    29/86: $13\next_irq_pending[1:1]
    30/86: $5\set_mem_do_rinst[0:0]
    31/86: $9\next_irq_pending[1:1]
    32/86: $3\next_irq_pending[31:0]
    33/86: $3\current_pc[31:0]
    34/86: $2\current_pc[31:0]
    35/86: $2\set_mem_do_wdata[0:0]
    36/86: $2\set_mem_do_rdata[0:0]
    37/86: $2\set_mem_do_rinst[0:0]
    38/86: $1\next_irq_pending[31:0]
    39/86: $1\current_pc[31:0]
    40/86: $1\set_mem_do_wdata[0:0]
    41/86: $1\set_mem_do_rdata[0:0]
    42/86: $1\set_mem_do_rinst[0:0]
    43/86: $0\trace_data[35:0]
    44/86: $0\count_cycle[63:0]
    45/86: $0\pcpi_timeout[0:0]
    46/86: $0\trace_valid[0:0]
    47/86: $0\do_waitirq[0:0]
    48/86: $0\decoder_pseudo_trigger[0:0]
    49/86: $0\decoder_trigger[0:0]
    50/86: $0\alu_wait_2[0:0]
    51/86: $0\alu_wait[0:0]
    52/86: $0\reg_out[31:0]
    53/86: $0\reg_sh[4:0]
    54/86: $0\trap[0:0]
    55/86: $0\pcpi_timeout_counter[3:0]
    56/86: $0\latched_rd[5:0]
    57/86: $0\latched_is_lb[0:0]
    58/86: $0\latched_is_lh[0:0]
    59/86: $0\latched_is_lu[0:0]
    60/86: $0\latched_trace[0:0]
    61/86: $0\latched_compr[0:0]
    62/86: $0\latched_branch[0:0]
    63/86: $0\latched_stalu[0:0]
    64/86: $0\latched_store[0:0]
    65/86: $0\irq_state[1:0]
    66/86: $0\cpu_state[7:0]
    67/86: $0\dbg_rs2val_valid[0:0]
    68/86: $0\dbg_rs1val_valid[0:0]
    69/86: $0\dbg_rs2val[31:0]
    70/86: $0\dbg_rs1val[31:0]
    71/86: $0\mem_do_wdata[0:0]
    72/86: $0\mem_do_rdata[0:0]
    73/86: $0\mem_do_rinst[0:0]
    74/86: $0\mem_do_prefetch[0:0]
    75/86: $0\mem_wordsize[1:0]
    76/86: $0\timer[31:0]
    77/86: $0\irq_mask[31:0]
    78/86: $0\irq_active[0:0]
    79/86: $0\irq_delay[0:0]
    80/86: $0\reg_op2[31:0]
    81/86: $0\reg_op1[31:0]
    82/86: $0\reg_next_pc[31:0]
    83/86: $0\reg_pc[31:0]
    84/86: $0\count_instr[63:0]
    85/86: $0\pcpi_valid[0:0]
    86/86: $0\eoi[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$2918'.
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2909'.
     1/3: $1$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2917
     2/3: $1$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_DATA[31:0]$2916
     3/3: $1$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_ADDR[5:0]$2915
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$2897'.
     1/4: $2\cpuregs_write[0:0]
     2/4: $2\cpuregs_wrdata[31:0]
     3/4: $1\cpuregs_wrdata[31:0]
     4/4: $1\cpuregs_write[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$2892'.
     1/2: $2\clear_prefetched_high_word[0:0]
     2/2: $1\clear_prefetched_high_word[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1293$2891'.
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2869'.
     1/2: $1\alu_out[31:0]
     2/2: $1\alu_out_0[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2857'.
     1/8: $8\dbg_ascii_state[127:0]
     2/8: $7\dbg_ascii_state[127:0]
     3/8: $6\dbg_ascii_state[127:0]
     4/8: $5\dbg_ascii_state[127:0]
     5/8: $4\dbg_ascii_state[127:0]
     6/8: $3\dbg_ascii_state[127:0]
     7/8: $2\dbg_ascii_state[127:0]
     8/8: $1\dbg_ascii_state[127:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
     1/77: $0\decoded_rs1[5:0] [5]
     2/77: $0\decoded_imm_j[31:0] [10]
     3/77: $0\decoded_imm_j[31:0] [7]
     4/77: $0\decoded_imm_j[31:0] [6]
     5/77: $0\decoded_imm_j[31:0] [3:1]
     6/77: $0\decoded_imm_j[31:0] [5]
     7/77: $0\decoded_imm_j[31:0] [9:8]
     8/77: $0\decoded_imm_j[31:0] [31:20]
     9/77: $0\decoded_imm_j[31:0] [4]
    10/77: $0\decoded_imm_j[31:0] [11]
    11/77: $0\decoded_imm_j[31:0] [0]
    12/77: $0\decoded_rs1[5:0] [4:0]
    13/77: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    14/77: $0\is_alu_reg_reg[0:0]
    15/77: $0\is_alu_reg_imm[0:0]
    16/77: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    17/77: $0\is_sll_srl_sra[0:0]
    18/77: $0\is_sb_sh_sw[0:0]
    19/77: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    20/77: $0\is_slli_srli_srai[0:0]
    21/77: $0\is_lb_lh_lw_lbu_lhu[0:0]
    22/77: $0\compressed_instr[0:0]
    23/77: $0\is_compare[0:0]
    24/77: $0\decoded_imm[31:0]
    25/77: $0\decoded_rs2[4:0]
    26/77: $0\decoded_imm_j[31:0] [19:12]
    27/77: $0\decoded_rd[5:0]
    28/77: $0\instr_timer[0:0]
    29/77: $0\instr_waitirq[0:0]
    30/77: $0\instr_maskirq[0:0]
    31/77: $0\instr_retirq[0:0]
    32/77: $0\instr_setq[0:0]
    33/77: $0\instr_getq[0:0]
    34/77: $0\instr_fence[0:0]
    35/77: $0\instr_ecall_ebreak[0:0]
    36/77: $0\instr_rdinstrh[0:0]
    37/77: $0\instr_rdinstr[0:0]
    38/77: $0\instr_rdcycleh[0:0]
    39/77: $0\instr_rdcycle[0:0]
    40/77: $0\instr_and[0:0]
    41/77: $0\instr_or[0:0]
    42/77: $0\instr_sra[0:0]
    43/77: $0\instr_srl[0:0]
    44/77: $0\instr_xor[0:0]
    45/77: $0\instr_sltu[0:0]
    46/77: $0\instr_slt[0:0]
    47/77: $0\instr_sll[0:0]
    48/77: $0\instr_sub[0:0]
    49/77: $0\instr_add[0:0]
    50/77: $0\instr_srai[0:0]
    51/77: $0\instr_srli[0:0]
    52/77: $0\instr_slli[0:0]
    53/77: $0\instr_andi[0:0]
    54/77: $0\instr_ori[0:0]
    55/77: $0\instr_xori[0:0]
    56/77: $0\instr_sltiu[0:0]
    57/77: $0\instr_slti[0:0]
    58/77: $0\instr_addi[0:0]
    59/77: $0\instr_sw[0:0]
    60/77: $0\instr_sh[0:0]
    61/77: $0\instr_sb[0:0]
    62/77: $0\instr_lhu[0:0]
    63/77: $0\instr_lbu[0:0]
    64/77: $0\instr_lw[0:0]
    65/77: $0\instr_lh[0:0]
    66/77: $0\instr_lb[0:0]
    67/77: $0\instr_bgeu[0:0]
    68/77: $0\instr_bltu[0:0]
    69/77: $0\instr_bge[0:0]
    70/77: $0\instr_blt[0:0]
    71/77: $0\instr_bne[0:0]
    72/77: $0\instr_beq[0:0]
    73/77: $0\instr_jalr[0:0]
    74/77: $0\instr_jal[0:0]
    75/77: $0\instr_auipc[0:0]
    76/77: $0\instr_lui[0:0]
    77/77: $0\pcpi_insn[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2592'.
     1/13: $3\dbg_insn_opcode[31:0]
     2/13: $2\dbg_insn_rd[4:0]
     3/13: $2\dbg_insn_rs2[4:0]
     4/13: $2\dbg_insn_rs1[4:0]
     5/13: $2\dbg_insn_opcode[31:0]
     6/13: $2\dbg_insn_imm[31:0]
     7/13: $2\dbg_ascii_instr[63:0]
     8/13: $1\dbg_insn_rd[4:0]
     9/13: $1\dbg_insn_rs2[4:0]
    10/13: $1\dbg_insn_rs1[4:0]
    11/13: $1\dbg_insn_imm[31:0]
    12/13: $1\dbg_ascii_instr[63:0]
    13/13: $1\dbg_insn_opcode[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2588'.
     1/8: $0\cached_insn_rd[4:0]
     2/8: $0\cached_insn_rs2[4:0]
     3/8: $0\cached_insn_rs1[4:0]
     4/8: $0\cached_insn_opcode[31:0]
     5/8: $0\cached_insn_imm[31:0]
     6/8: $0\cached_ascii_instr[63:0]
     7/8: $0\dbg_valid_insn[0:0]
     8/8: $0\dbg_insn_addr[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2587'.
     1/48: $48\new_ascii_instr[63:0]
     2/48: $47\new_ascii_instr[63:0]
     3/48: $46\new_ascii_instr[63:0]
     4/48: $45\new_ascii_instr[63:0]
     5/48: $44\new_ascii_instr[63:0]
     6/48: $43\new_ascii_instr[63:0]
     7/48: $42\new_ascii_instr[63:0]
     8/48: $41\new_ascii_instr[63:0]
     9/48: $40\new_ascii_instr[63:0]
    10/48: $39\new_ascii_instr[63:0]
    11/48: $38\new_ascii_instr[63:0]
    12/48: $37\new_ascii_instr[63:0]
    13/48: $36\new_ascii_instr[63:0]
    14/48: $35\new_ascii_instr[63:0]
    15/48: $34\new_ascii_instr[63:0]
    16/48: $33\new_ascii_instr[63:0]
    17/48: $32\new_ascii_instr[63:0]
    18/48: $31\new_ascii_instr[63:0]
    19/48: $30\new_ascii_instr[63:0]
    20/48: $29\new_ascii_instr[63:0]
    21/48: $28\new_ascii_instr[63:0]
    22/48: $27\new_ascii_instr[63:0]
    23/48: $26\new_ascii_instr[63:0]
    24/48: $25\new_ascii_instr[63:0]
    25/48: $24\new_ascii_instr[63:0]
    26/48: $23\new_ascii_instr[63:0]
    27/48: $22\new_ascii_instr[63:0]
    28/48: $21\new_ascii_instr[63:0]
    29/48: $20\new_ascii_instr[63:0]
    30/48: $19\new_ascii_instr[63:0]
    31/48: $18\new_ascii_instr[63:0]
    32/48: $17\new_ascii_instr[63:0]
    33/48: $16\new_ascii_instr[63:0]
    34/48: $15\new_ascii_instr[63:0]
    35/48: $14\new_ascii_instr[63:0]
    36/48: $13\new_ascii_instr[63:0]
    37/48: $12\new_ascii_instr[63:0]
    38/48: $11\new_ascii_instr[63:0]
    39/48: $10\new_ascii_instr[63:0]
    40/48: $9\new_ascii_instr[63:0]
    41/48: $8\new_ascii_instr[63:0]
    42/48: $7\new_ascii_instr[63:0]
    43/48: $6\new_ascii_instr[63:0]
    44/48: $5\new_ascii_instr[63:0]
    45/48: $4\new_ascii_instr[63:0]
    46/48: $3\new_ascii_instr[63:0]
    47/48: $2\new_ascii_instr[63:0]
    48/48: $1\new_ascii_instr[63:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2563'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_wstrb[3:0]
     6/9: $0\mem_wdata[31:0]
     7/9: $0\mem_valid[0:0]
     8/9: $0\mem_instr[0:0]
     9/9: $0\mem_addr[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3115'.
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2525'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2522'.
     1/5: $3\mem_rdata_word[31:0]
     2/5: $2\mem_rdata_word[31:0]
     3/5: $1\mem_rdata_word[31:0]
     4/5: $1\mem_la_wstrb[3:0]
     5/5: $1\mem_la_wdata[31:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2517'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2443'.
     1/2: $1\pcpi_int_rd[31:0]
     2/2: $1\pcpi_int_wr[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2237$2421'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2236$2420'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2215$2419'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2210$2418'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2207$2417'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$2416'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2184$2415'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2181$2414'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2180$2413'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2179$2412'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2178$2411'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2171$2410'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2170$2409'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2168$2408'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2167$2407'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2166$2406'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2165$2405'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2164$2404'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2160$2403'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2159$2402'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2158$2401'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2157$2400'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2156$2399'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$2398'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2154$2397'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2153$2396'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2152$2395'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2148$2394'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2146$2393'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2141$2392'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2140$2391'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2133$2390'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2128$2389'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2127$2388'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2126$2387'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2125$2386'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2124$2385'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2123$2384'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2122$2383'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2121$2382'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2120$2381'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2118$2380'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2117$2379'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2116$2378'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2115$2377'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2114$2376'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2113$2375'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2112$2374'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2111$2373'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2110$2372'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2109$2371'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2108$2370'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2107$2369'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2105$2368'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2102$2367'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2101$2366'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2099$2365'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2092$2364'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2090$2363'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2086$2362'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2085$2361'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2084$2360'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2083$2359'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2082$2358'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2081$2357'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2078$2356'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2075$2355'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2074$2354'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2073$2353'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2072$2352'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2071$2351'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2069$2350'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2068$2349'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2067$2348'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2064$2347'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2063$2346'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2062$2345'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2061$2344'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2060$2343'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2053$2342'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2052$2341'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2051$2340'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2050$2339'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2049$2338'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2048$2337'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2044$2336'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2042$2335'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2041$2334'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2040$2333'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2037$2332'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2036$2331'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2035$2330'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2034$2329'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2033$2328'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2030$2327'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2029$2326'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2028$2325'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2026$2324'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2020$2323'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2015$2322'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2013$2321'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2011$2320'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2009$2319'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1996$2318'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1995$2317'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1992$2316'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1991$2315'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1989$2314'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1988$2313'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1984$2312'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1982$2311'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1981$2310'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1979$2309'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1977$2308'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1976$2307'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1975$2306'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1974$2305'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1973$2304'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1972$2303'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1966$2302'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1964$2301'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1955$2300'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1953$2299'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1952$2298'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1950$2297'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1946$2296'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1944$2295'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1943$2294'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1941$2293'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1939$2292'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1937$2291'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1936$2290'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1933$2289'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1932$2288'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1931$2287'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1930$2286'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1929$2285'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1927$2284'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1925$2283'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1924$2282'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1923$2281'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1922$2280'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1921$2279'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1920$2278'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1919$2277'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1918$2276'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1917$2275'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1916$2274'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1885$2273'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1884$2272'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1883$2271'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1882$2270'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1881$2269'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1880$2268'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1879$2267'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1878$2266'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1877$2265'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1876$2264'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1875$2263'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1874$2262'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1873$2261'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1872$2260'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1871$2259'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1870$2258'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1869$2257'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1868$2256'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1867$2255'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1865$2254'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1863$2253'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1860$2252'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1858$2251'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1856$2250'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1854$2249'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1853$2248'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1852$2247'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1851$2246'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1839$2245'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1837$2244'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1835$2243'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1834$2242'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1832$2241'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1830$2240'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1827$2239'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1826$2238'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1825$2237'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1824$2236'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1823$2235'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1822$2234'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1820$2233'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1819$2232'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1818$2231'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1817$2230'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1816$2229'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1815$2228'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1814$2227'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1813$2226'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1812$2225'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1811$2224'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1809$2223'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1808$2222'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1806$2221'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1805$2220'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1803$2219'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1801$2218'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1800$2217'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1799$2216'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1795$2215'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1791$2214'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1790$2213'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1789$2212'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1788$2211'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1787$2210'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1785$2209'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1783$2208'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1782$2207'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1781$2206'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1777$2205'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1769$2204'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1767$2203'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1766$2202'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1764$2201'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1763$2200'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1761$2199'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1760$2198'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1731$2197'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1730$2196'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1729$2195'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1728$2194'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1726$2193'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1725$2192'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1724$2191'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1722$2190'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1719$2189'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1716$2188'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1714$2187'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1711$2186'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1710$2185'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1708$2184'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1707$2183'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1706$2182'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1705$2181'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1698$2180'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1688$2179'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1687$2178'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1686$2177'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1685$2176'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1684$2175'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1683$2174'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1682$2173'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1681$2172'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1680$2171'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1678$2170'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1677$2169'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1673$2168'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1671$2167'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1670$2166'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1668$2165'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1667$2164'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1665$2163'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1664$2162'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1635$2161'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1634$2160'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1633$2159'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1632$2158'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1630$2157'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1629$2156'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1628$2155'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1626$2154'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1623$2153'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1620$2152'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1618$2151'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1615$2150'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1614$2149'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1612$2148'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1611$2147'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1610$2146'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1609$2145'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1602$2144'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1592$2143'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1591$2142'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1590$2141'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1589$2140'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1588$2139'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1587$2138'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1586$2137'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1585$2136'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1584$2135'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1582$2134'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1581$2133'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1577$2132'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1575$2131'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1574$2130'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1572$2129'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1571$2128'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1569$2127'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1568$2126'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1539$2125'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1538$2124'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1537$2123'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1536$2122'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1534$2121'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1533$2120'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1532$2119'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1530$2118'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1527$2117'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1524$2116'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1522$2115'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1519$2114'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1518$2113'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1516$2112'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1515$2111'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1514$2110'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1513$2109'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1506$2108'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1496$2107'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1495$2106'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1494$2105'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1493$2104'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1492$2103'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1491$2102'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1490$2101'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1489$2100'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1488$2099'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1486$2098'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1485$2097'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1481$2096'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1479$2095'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1478$2094'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1476$2093'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1475$2092'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1473$2091'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1472$2090'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1443$2089'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1442$2088'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1441$2087'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1440$2086'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1438$2085'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1437$2084'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1436$2083'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1434$2082'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1431$2081'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1428$2080'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1426$2079'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1423$2078'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1422$2077'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1420$2076'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1419$2075'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1418$2074'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1417$2073'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1410$2072'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1400$2071'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1399$2070'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1398$2069'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1397$2068'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1396$2067'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1395$2066'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1394$2065'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1393$2064'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1392$2063'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1390$2062'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1389$2061'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1388$2060'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1387$2059'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1386$2058'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1385$2057'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1382$2056'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1380$2055'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1379$2054'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1378$2053'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1368$2052'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1367$2051'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1313$2050'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1311$2049'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1310$2048'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1309$2047'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1308$2046'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1306$2045'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1304$2044'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1303$2043'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1302$2042'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1301$2041'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1300$2040'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1299$2039'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1297$2038'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1293$2037'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1292$2036'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1291$2035'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1289$2034'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1288$2033'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1287$2032'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1286$2031'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1285$2030'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1281$2029'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1279$2028'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1275$2027'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1274$2026'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1273$2025'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1272$2024'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1271$2023'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1270$2022'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1269$2021'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1268$2020'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1251$2019'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1250$2018'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1249$2017'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1247$2016'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1246$2015'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1245$2014'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1244$2013'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1243$2012'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1242$2011'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1232$2010'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1231$2009'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1217$2008'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1215$2007'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1202$2006'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1200$2005'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1199$2004'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1198$2003'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1192$2002'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1191$2001'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1188$2000'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1187$1999'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1183$1998'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1182$1997'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1181$1996'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1180$1995'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1178$1994'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1177$1993'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1080$1992'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1079$1991'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1076$1990'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1075$1989'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1073$1988'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1067$1987'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1056$1986'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1055$1985'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1044$1984'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1042$1983'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1037$1982'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1032$1981'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1027$1980'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1022$1979'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1017$1978'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1012$1977'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1007$1976'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1004$1975'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1002$1974'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1000$1973'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:998$1972'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:995$1971'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:993$1970'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:991$1969'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:989$1968'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:987$1967'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:985$1966'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:983$1965'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:981$1964'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:979$1963'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:977$1962'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:975$1961'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:973$1960'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:971$1959'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:969$1958'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:966$1957'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:964$1956'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:962$1955'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:960$1954'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:958$1953'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:956$1952'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:954$1951'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:952$1950'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:950$1949'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:948$1948'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:946$1947'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:944$1946'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:941$1945'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:939$1944'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:937$1943'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:935$1942'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:933$1941'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:931$1940'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:929$1939'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:927$1938'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:925$1937'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:923$1936'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:921$1935'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:919$1934'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:916$1933'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:914$1932'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:912$1931'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:910$1930'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:908$1929'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:906$1928'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:904$1927'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:902$1926'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:900$1925'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:898$1924'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:895$1923'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:893$1922'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:891$1921'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:889$1920'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:887$1919'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:885$1918'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:883$1917'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:881$1916'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:879$1915'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:877$1914'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:875$1913'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:873$1912'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:870$1911'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:868$1910'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:865$1909'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:863$1908'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:861$1907'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:859$1906'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:857$1905'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:855$1904'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:839$1903'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:838$1902'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:837$1901'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:836$1900'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:835$1899'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:834$1898'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:833$1897'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:832$1896'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:831$1895'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:830$1894'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:829$1893'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:828$1892'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:827$1891'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:826$1890'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:825$1889'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:824$1888'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:823$1887'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:822$1886'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:821$1885'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:820$1884'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:819$1883'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:818$1882'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:817$1881'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:816$1880'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:815$1879'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:814$1878'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:813$1877'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:812$1876'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:811$1875'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:810$1874'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:809$1873'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:808$1872'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:807$1871'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:806$1870'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:805$1869'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:804$1868'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:803$1867'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:802$1866'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:801$1865'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:797$1864'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:796$1863'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:783$1862'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:780$1861'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:773$1860'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:758$1859'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:757$1858'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:756$1857'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:755$1856'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:750$1855'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:748$1854'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:740$1853'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:739$1852'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:734$1851'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:733$1850'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:732$1849'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:730$1848'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:726$1847'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:723$1846'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:716$1845'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:699$1844'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:698$1843'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:693$1842'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:691$1841'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:683$1840'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:682$1839'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:677$1838'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:676$1837'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:675$1836'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:673$1835'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:672$1834'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:671$1833'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:669$1832'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:665$1831'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:664$1830'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:662$1829'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:661$1828'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:660$1827'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:659$1826'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:658$1825'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:657$1824'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:654$1823'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:646$1822'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:639$1821'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:638$1820'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:637$1819'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:636$1818'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:635$1817'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:634$1816'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:633$1815'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:632$1814'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:629$1813'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:628$1812'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:623$1811'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:622$1810'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:621$1809'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:620$1808'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:619$1807'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:616$1806'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:615$1805'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:614$1804'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:611$1803'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:610$1802'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:609$1801'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:608$1800'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:606$1799'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:605$1798'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:604$1797'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:603$1796'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:602$1795'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:601$1794'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:600$1793'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:599$1792'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:598$1791'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:597$1790'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:596$1789'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:595$1788'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:594$1787'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:592$1786'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:591$1785'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:590$1784'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:589$1783'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:587$1782'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:586$1781'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:584$1780'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:579$1779'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:577$1778'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:576$1777'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:575$1776'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:574$1775'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:572$1774'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:571$1773'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:570$1772'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:569$1771'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:568$1770'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:567$1769'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:566$1768'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:565$1767'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:564$1766'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:563$1765'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:562$1764'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:561$1763'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:560$1762'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:559$1761'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:558$1760'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:556$1759'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:550$1758'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:543$1757'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:542$1756'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:531$1755'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:530$1754'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:528$1753'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:509$1752'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:508$1751'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:507$1750'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:506$1749'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:505$1748'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:504$1747'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:491$1746'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:490$1745'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:489$1744'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:488$1743'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:487$1742'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:486$1741'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:485$1740'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:484$1739'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:483$1738'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:482$1737'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:481$1736'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:480$1735'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:479$1734'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:478$1733'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:477$1732'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:476$1731'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:475$1730'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:474$1729'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:473$1728'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:472$1727'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:471$1726'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:470$1725'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:469$1724'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:468$1723'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:467$1722'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:466$1721'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:465$1720'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:464$1719'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:463$1718'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:462$1717'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:460$1716'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:459$1715'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:458$1714'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:454$1713'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:452$1712'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:447$1711'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:446$1710'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:445$1709'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:444$1708'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:443$1707'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:442$1706'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:436$1705'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:435$1704'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:430$1703'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:423$1702'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:421$1701'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:408$1700'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7615$1654'.
     1/3: $1$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7617$256_EN[7:0]$1660
     2/3: $1$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7617$256_DATA[7:0]$1659
     3/3: $1$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7617$256_ADDR[8:0]$1658
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7601$1646'.
     1/3: $1$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7603$255_EN[7:0]$1652
     2/3: $1$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7603$255_DATA[7:0]$1651
     3/3: $1$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7603$255_ADDR[8:0]$1650
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7587$1638'.
     1/3: $1$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7589$254_EN[7:0]$1644
     2/3: $1$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7589$254_DATA[7:0]$1643
     3/3: $1$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7589$254_ADDR[8:0]$1642
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7573$1630'.
     1/3: $1$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$253_EN[7:0]$1636
     2/3: $1$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$253_DATA[7:0]$1635
     3/3: $1$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$253_ADDR[8:0]$1634
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7559$1622'.
     1/3: $1$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7561$252_EN[7:0]$1628
     2/3: $1$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7561$252_DATA[7:0]$1627
     3/3: $1$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7561$252_ADDR[8:0]$1626
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7545$1614'.
     1/3: $1$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7547$251_EN[7:0]$1620
     2/3: $1$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7547$251_DATA[7:0]$1619
     3/3: $1$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7547$251_ADDR[8:0]$1618
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7531$1606'.
     1/3: $1$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$250_EN[7:0]$1612
     2/3: $1$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$250_DATA[7:0]$1611
     3/3: $1$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$250_ADDR[8:0]$1610
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1598'.
     1/3: $1$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7519$249_EN[7:0]$1604
     2/3: $1$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7519$249_DATA[7:0]$1603
     3/3: $1$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7519$249_ADDR[8:0]$1602
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7503$1590'.
     1/3: $1$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7505$248_EN[7:0]$1596
     2/3: $1$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7505$248_DATA[7:0]$1595
     3/3: $1$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7505$248_ADDR[8:0]$1594
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7489$1582'.
     1/3: $1$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7491$247_EN[7:0]$1588
     2/3: $1$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7491$247_DATA[7:0]$1587
     3/3: $1$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7491$247_ADDR[8:0]$1586
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7475$1574'.
     1/3: $1$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$246_EN[7:0]$1580
     2/3: $1$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$246_DATA[7:0]$1579
     3/3: $1$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$246_ADDR[8:0]$1578
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7461$1566'.
     1/3: $1$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7463$245_EN[7:0]$1572
     2/3: $1$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7463$245_DATA[7:0]$1571
     3/3: $1$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7463$245_ADDR[8:0]$1570
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7447$1558'.
     1/3: $1$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7449$244_EN[7:0]$1564
     2/3: $1$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7449$244_DATA[7:0]$1563
     3/3: $1$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7449$244_ADDR[8:0]$1562
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7433$1550'.
     1/3: $1$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7435$243_EN[7:0]$1556
     2/3: $1$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7435$243_DATA[7:0]$1555
     3/3: $1$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7435$243_ADDR[8:0]$1554
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7419$1542'.
     1/3: $1$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$242_EN[7:0]$1548
     2/3: $1$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$242_DATA[7:0]$1547
     3/3: $1$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$242_ADDR[8:0]$1546
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7405$1534'.
     1/3: $1$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7407$241_EN[7:0]$1540
     2/3: $1$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7407$241_DATA[7:0]$1539
     3/3: $1$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7407$241_ADDR[8:0]$1538
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7298$1524'.
     1/3: $1$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1530
     2/3: $1$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_DATA[21:0]$1529
     3/3: $1$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_ADDR[8:0]$1528
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2244$2425'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7281$1514'.
     1/3: $1$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1520
     2/3: $1$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_DATA[21:0]$1519
     3/3: $1$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_ADDR[2:0]$1518
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2243$2424'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7263$1504'.
     1/3: $1$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1510
     2/3: $1$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_DATA[21:0]$1509
     3/3: $1$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_ADDR[2:0]$1508
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$2423'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7245$1494'.
     1/3: $1$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1500
     2/3: $1$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_DATA[21:0]$1499
     3/3: $1$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_ADDR[2:0]$1498
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2241$2422'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7227$1484'.
     1/3: $1$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1490
     2/3: $1$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_DATA[21:0]$1489
     3/3: $1$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_ADDR[2:0]$1488
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7203$1482'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$1474'.
     1/3: $1$memwr$\storage_1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$235_EN[9:0]$1480
     2/3: $1$memwr$\storage_1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$235_DATA[9:0]$1479
     3/3: $1$memwr$\storage_1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$235_ADDR[3:0]$1478
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7182$1472'.
     1/1: $0\storage_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7177$1464'.
     1/3: $1$memwr$\storage$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7179$234_EN[9:0]$1470
     2/3: $1$memwr$\storage$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7179$234_DATA[9:0]$1469
     3/3: $1$memwr$\storage$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7179$234_ADDR[3:0]$1468
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7163$1462'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$1436'.
     1/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$233_EN[31:0]$1460
     2/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$233_DATA[31:0]$1459
     3/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$233_ADDR[10:0]$1458
     4/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$232_EN[31:0]$1457
     5/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$232_DATA[31:0]$1456
     6/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$232_ADDR[10:0]$1455
     7/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$231_EN[31:0]$1454
     8/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$231_DATA[31:0]$1453
     9/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$231_ADDR[10:0]$1452
    10/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$230_EN[31:0]$1451
    11/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$230_DATA[31:0]$1450
    12/12: $1$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$230_ADDR[10:0]$1449
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7129$1434'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
     1/268: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [127:96]
     2/268: $0\basesoc_rx_phase[31:0]
     3/268: $0\basesoc_tx_phase[31:0]
     4/268: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [63:32]
     5/268: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [31:0]
     6/268: $0\basesoc_rx_tick[0:0]
     7/268: $0\spiflash_phy_cnt[7:0]
     8/268: $0\basesoc_timer_value[31:0]
     9/268: $0\basesoc_uart_rxfull_re[0:0]
    10/268: $0\basesoc_uart_txempty_re[0:0]
    11/268: $0\basesoc_uart_enable_re[0:0]
    12/268: $0\basesoc_uart_pending_re[0:0]
    13/268: $0\basesoc_uart_status_re[0:0]
    14/268: $0\basesoc_uart_rxempty_re[0:0]
    15/268: $0\basesoc_uart_txfull_re[0:0]
    16/268: $0\csr_bankarray_interface6_bank_bus_dat_r[31:0]
    17/268: $0\basesoc_timer_enable_re[0:0]
    18/268: $0\basesoc_timer_pending_re[0:0]
    19/268: $0\basesoc_timer_status_re[0:0]
    20/268: $0\basesoc_timer_value_re[0:0]
    21/268: $0\basesoc_timer_update_value_re[0:0]
    22/268: $0\basesoc_timer_en_re[0:0]
    23/268: $0\basesoc_timer_reload_re[0:0]
    24/268: $0\basesoc_timer_load_re[0:0]
    25/268: $0\csr_bankarray_interface5_bank_bus_dat_r[31:0]
    26/268: $0\master_status_re[0:0]
    27/268: $0\master_phyconfig_re[0:0]
    28/268: $0\master_cs_re[0:0]
    29/268: $0\mmap_re[0:0]
    30/268: $0\spiflash_phy_re[0:0]
    31/268: $0\csr_bankarray_interface4_bank_bus_dat_r[31:0]
    32/268: $0\spi_loopback_re[0:0]
    33/268: $0\spi_cs_re[0:0]
    34/268: $0\spi_miso_re[0:0]
    35/268: $0\spi_mosi_re[0:0]
    36/268: $0\spi_status_re[0:0]
    37/268: $0\spi_control_re[0:0]
    38/268: $0\csr_bankarray_interface3_bank_bus_dat_r[31:0]
    39/268: $0\sdram_rddata_re[0:0]
    40/268: $0\sdram_wrdata_re[0:0]
    41/268: $0\sdram_baddress_re[0:0]
    42/268: $0\sdram_address_re[0:0]
    43/268: $0\sdram_command_re[0:0]
    44/268: $0\sdram_re[0:0]
    45/268: $0\csr_bankarray_interface2_bank_bus_dat_r[31:0]
    46/268: $0\leds_re[0:0]
    47/268: $0\csr_bankarray_interface1_bank_bus_dat_r[31:0]
    48/268: $0\csr_bankarray_sel_r[0:0]
    49/268: $0\basesoc_bus_errors_re[0:0]
    50/268: $0\basesoc_scratch_re[0:0]
    51/268: $0\basesoc_reset_re[0:0]
    52/268: $0\csr_bankarray_interface0_bank_bus_dat_r[31:0]
    53/268: $0\basesoc_wishbone2csr_state[1:0]
    54/268: $0\basesoc_spimaster_state[1:0]
    55/268: $0\spi_cs_n[0:0]
    56/268: $0\spi_clk_divider1[15:0]
    57/268: $0\basesoc_fsm_state[1:0]
    58/268: $0\basesoc_litedramnativeportconverter_state[0:0]
    59/268: $0\basesoc_fullmemorywe_state[1:0]
    60/268: $0\basesoc_litedramcore_new_master_rdata_valid3[0:0]
    61/268: $0\basesoc_litedramcore_new_master_rdata_valid2[0:0]
    62/268: $0\basesoc_litedramcore_new_master_rdata_valid1[0:0]
    63/268: $0\basesoc_litedramcore_new_master_rdata_valid0[0:0]
    64/268: $0\basesoc_litedramcore_new_master_wdata_ready[0:0]
    65/268: $0\basesoc_litedramcore_multiplexer_state[2:0]
    66/268: $0\sdram_dfi_p0_wrdata_en[0:0]
    67/268: $0\sdram_dfi_p0_rddata_en[0:0]
    68/268: $0\sdram_dfi_p0_we_n[0:0]
    69/268: $0\sdram_dfi_p0_ras_n[0:0]
    70/268: $0\sdram_dfi_p0_cas_n[0:0]
    71/268: $0\sdram_dfi_p0_address[10:0]
    72/268: $0\sdram_dfi_p0_bank[1:0]
    73/268: $0\sdram_dfi_p0_cs_n[0:0]
    74/268: $0\basesoc_litedramcore_bankmachine3_state[2:0]
    75/268: $0\basesoc_litedramcore_bankmachine2_state[2:0]
    76/268: $0\basesoc_litedramcore_bankmachine1_state[2:0]
    77/268: $0\basesoc_litedramcore_bankmachine0_state[2:0]
    78/268: $0\basesoc_litedramcore_refresher_state[1:0]
    79/268: $0\sdram_sequencer_done1[0:0]
    80/268: $0\sdram_cmd_payload_we[0:0]
    81/268: $0\sdram_cmd_payload_ras[0:0]
    82/268: $0\sdram_cmd_payload_cas[0:0]
    83/268: $0\sdram_cmd_payload_ba[1:0]
    84/268: $0\sdram_cmd_payload_a[10:0]
    85/268: $0\sdram_postponer_req_o[0:0]
    86/268: $0\dfi_p0_rddata_valid[0:0]
    87/268: $0\rddata_en[2:0]
    88/268: $0\basesoc_litespiphy_state[1:0]
    89/268: $0\spiflash_phy_clk_reg[0:0]
    90/268: $0\spiflash_phy_posedge_reg[1:0]
    91/268: $0\basesoc_litespimmap_state[3:0]
    92/268: $0\basesoc_timer_zero_trigger_d[0:0]
    93/268: $0\basesoc_rs232phyrx_state[0:0]
    94/268: $0\basesoc_tx_tick[0:0]
    95/268: $0\basesoc_rx_rx_d[0:0]
    96/268: $0\basesoc_rs232phytx_state[0:0]
    97/268: $0\wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [95:64]
    98/268: $0\basesoc_ram_bus_ram_bus_ack[0:0]
    99/268: $0\basesoc_basesoc_ram_bus_ack[0:0]
   100/268: $0\socbushandler_slaves[4:0]
   101/268: $0\wishbone_bridge_wdata_converter_converter_mux[1:0]
   102/268: $0\wishbone_bridge_rdata_converter_converter_strobe_all[0:0]
   103/268: $0\wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count[2:0]
   104/268: $0\sdram_timer_count1[9:0]
   105/268: $0\wishbone_bridge_rdata_converter_converter_source_last[0:0]
   106/268: $0\wishbone_bridge_rdata_converter_converter_source_first[0:0]
   107/268: $0\wishbone_bridge_rdata_converter_converter_demux[1:0]
   108/268: $0\wishbone_bridge_cmd_we[0:0]
   109/268: $0\wishbone_bridge_cmd_count[1:0]
   110/268: $0\wishbone_bridge_cmd_addr[18:0]
   111/268: $0\wishbone_bridge_aborted[0:0]
   112/268: $0\spiflash_phy_storage[7:0]
   113/268: $0\spiflash_phy_sr_out_cnt[5:0]
   114/268: $0\spiflash_phy_sr_out[31:0]
   115/268: $0\spiflash_phy_sr_in_cnt[5:0]
   116/268: $0\spiflash_phy_sr_in[31:0]
   117/268: $0\spiflash_phy_dq_oe[0:0]
   118/268: $0\spiflash_phy_div[7:0]
   119/268: $0\spiflash_phy_count[3:0]
   120/268: $0\spiflash_phy_clk[0:0]
   121/268: $0\spi_mosi_storage[7:0]
   122/268: $0\spi_mosi_sel[2:0]
   123/268: $0\spi_mosi_data[7:0]
   124/268: $0\spi_miso_data[7:0]
   125/268: $0\spi_miso1[7:0]
   126/268: $0\spi_loopback_storage[0:0]
   127/268: $0\spi_cs_storage[16:0]
   128/268: $0\spi_count[2:0]
   129/268: $0\spi_control_storage[15:0]
   130/268: $0\socbushandler_count[19:0]
   131/268: $0\sdram_wrdata_storage[31:0]
   132/268: $0\sdram_twtrcon_ready[0:0]
   133/268: $0\sdram_twtrcon_count[2:0]
   134/268: $0\sdram_trrdcon_ready[0:0]
   135/268: $0\sdram_trrdcon_count[0:0]
   136/268: $0\sdram_time1[3:0]
   137/268: $0\sdram_time0[4:0]
   138/268: $0\sdram_tccdcon_ready[0:0]
   139/268: $0\sdram_tccdcon_count[0:0]
   140/268: $0\sdram_storage[3:0]
   141/268: $0\sdram_sequencer_trigger[2:0]
   142/268: $0\sdram_sequencer_count[0:0]
   143/268: $0\sdram_rddata_status[31:0]
   144/268: $0\sdram_postponer_count[0:0]
   145/268: $0\sdram_command_storage[7:0]
   146/268: $0\sdram_choose_req_grant[1:0]
   147/268: $0\sdram_choose_cmd_grant[1:0]
   148/268: $0\sdram_bankmachine3_twtpcon_ready[0:0]
   149/268: $0\sdram_bankmachine3_twtpcon_count[1:0]
   150/268: $0\sdram_bankmachine3_trccon_ready[0:0]
   151/268: $0\sdram_bankmachine3_trccon_count[1:0]
   152/268: $0\sdram_bankmachine3_trascon_ready[0:0]
   153/268: $0\sdram_bankmachine3_trascon_count[1:0]
   154/268: $0\sdram_bankmachine3_row_opened[0:0]
   155/268: $0\sdram_bankmachine3_row[10:0]
   156/268: $0\sdram_bankmachine3_produce[2:0]
   157/268: $0\sdram_bankmachine3_pipe_valid_source_valid[0:0]
   158/268: $0\sdram_bankmachine3_pipe_valid_source_payload_we[0:0]
   159/268: $0\sdram_bankmachine3_pipe_valid_source_payload_addr[18:0]
   160/268: $0\sdram_bankmachine3_pipe_valid_source_last[0:0]
   161/268: $0\sdram_bankmachine3_pipe_valid_source_first[0:0]
   162/268: $0\sdram_bankmachine3_level[3:0]
   163/268: $0\sdram_bankmachine3_consume[2:0]
   164/268: $0\sdram_bankmachine2_twtpcon_ready[0:0]
   165/268: $0\sdram_bankmachine2_twtpcon_count[1:0]
   166/268: $0\sdram_bankmachine2_trccon_ready[0:0]
   167/268: $0\sdram_bankmachine2_trccon_count[1:0]
   168/268: $0\sdram_bankmachine2_trascon_ready[0:0]
   169/268: $0\sdram_bankmachine2_trascon_count[1:0]
   170/268: $0\sdram_bankmachine2_row_opened[0:0]
   171/268: $0\sdram_bankmachine2_row[10:0]
   172/268: $0\sdram_bankmachine2_produce[2:0]
   173/268: $0\sdram_bankmachine2_pipe_valid_source_valid[0:0]
   174/268: $0\sdram_bankmachine2_pipe_valid_source_payload_we[0:0]
   175/268: $0\sdram_bankmachine2_pipe_valid_source_payload_addr[18:0]
   176/268: $0\sdram_bankmachine2_pipe_valid_source_last[0:0]
   177/268: $0\sdram_bankmachine2_pipe_valid_source_first[0:0]
   178/268: $0\sdram_bankmachine2_level[3:0]
   179/268: $0\sdram_bankmachine2_consume[2:0]
   180/268: $0\sdram_bankmachine1_twtpcon_ready[0:0]
   181/268: $0\sdram_bankmachine1_twtpcon_count[1:0]
   182/268: $0\sdram_bankmachine1_trccon_ready[0:0]
   183/268: $0\sdram_bankmachine1_trccon_count[1:0]
   184/268: $0\sdram_bankmachine1_trascon_ready[0:0]
   185/268: $0\sdram_bankmachine1_trascon_count[1:0]
   186/268: $0\sdram_bankmachine1_row_opened[0:0]
   187/268: $0\sdram_bankmachine1_row[10:0]
   188/268: $0\sdram_bankmachine1_produce[2:0]
   189/268: $0\sdram_bankmachine1_pipe_valid_source_valid[0:0]
   190/268: $0\sdram_bankmachine1_pipe_valid_source_payload_we[0:0]
   191/268: $0\sdram_bankmachine1_pipe_valid_source_payload_addr[18:0]
   192/268: $0\sdram_bankmachine1_pipe_valid_source_last[0:0]
   193/268: $0\sdram_bankmachine1_pipe_valid_source_first[0:0]
   194/268: $0\sdram_bankmachine1_level[3:0]
   195/268: $0\sdram_bankmachine1_consume[2:0]
   196/268: $0\sdram_bankmachine0_twtpcon_ready[0:0]
   197/268: $0\sdram_bankmachine0_twtpcon_count[1:0]
   198/268: $0\sdram_bankmachine0_trccon_ready[0:0]
   199/268: $0\sdram_bankmachine0_trccon_count[1:0]
   200/268: $0\sdram_bankmachine0_trascon_ready[0:0]
   201/268: $0\sdram_bankmachine0_trascon_count[1:0]
   202/268: $0\sdram_bankmachine0_row_opened[0:0]
   203/268: $0\sdram_bankmachine0_row[10:0]
   204/268: $0\sdram_bankmachine0_produce[2:0]
   205/268: $0\sdram_bankmachine0_pipe_valid_source_valid[0:0]
   206/268: $0\sdram_bankmachine0_pipe_valid_source_payload_we[0:0]
   207/268: $0\sdram_bankmachine0_pipe_valid_source_payload_addr[18:0]
   208/268: $0\sdram_bankmachine0_pipe_valid_source_last[0:0]
   209/268: $0\sdram_bankmachine0_pipe_valid_source_first[0:0]
   210/268: $0\sdram_bankmachine0_level[3:0]
   211/268: $0\sdram_bankmachine0_consume[2:0]
   212/268: $0\sdram_baddress_storage[1:0]
   213/268: $0\sdram_address_storage[10:0]
   214/268: $0\mmap_storage[7:0]
   215/268: $0\mmap_count[8:0]
   216/268: $0\mmap_byte_count[1:0]
   217/268: $0\mmap_burst_cs[0:0]
   218/268: $0\mmap_burst_adr[29:0]
   219/268: $0\master_tx_fifo_pipe_valid_source_valid[0:0]
   220/268: $0\master_tx_fifo_pipe_valid_source_payload_width[3:0]
   221/268: $0\master_tx_fifo_pipe_valid_source_payload_mask[7:0]
   222/268: $0\master_tx_fifo_pipe_valid_source_payload_len[5:0]
   223/268: $0\master_tx_fifo_pipe_valid_source_payload_data[31:0]
   224/268: $0\master_tx_fifo_pipe_valid_source_last[0:0]
   225/268: $0\master_tx_fifo_pipe_valid_source_first[0:0]
   226/268: $0\master_rx_fifo_pipe_valid_source_valid[0:0]
   227/268: $0\master_rx_fifo_pipe_valid_source_payload_data[31:0]
   228/268: $0\master_rx_fifo_pipe_valid_source_last[0:0]
   229/268: $0\master_rx_fifo_pipe_valid_source_first[0:0]
   230/268: $0\master_phyconfig_storage[23:0]
   231/268: $0\master_cs_storage[0:0]
   232/268: $0\leds_storage[0:0]
   233/268: $0\leds_mode[0:0]
   234/268: $0\leds_count[24:0]
   235/268: $0\leds_chaser[0:0]
   236/268: $0\basesoc_uart_tx_fifo_readable[0:0]
   237/268: $0\basesoc_uart_tx_fifo_produce[3:0]
   238/268: $0\basesoc_uart_tx_fifo_level0[4:0]
   239/268: $0\basesoc_uart_tx_fifo_consume[3:0]
   240/268: $0\basesoc_uart_rx_fifo_readable[0:0]
   241/268: $0\basesoc_uart_rx_fifo_produce[3:0]
   242/268: $0\basesoc_uart_rx_fifo_level0[4:0]
   243/268: $0\basesoc_uart_rx_fifo_consume[3:0]
   244/268: $0\basesoc_uart_pending_r[1:0]
   245/268: $0\basesoc_uart_enable_storage[1:0]
   246/268: $0\basesoc_tx_data[7:0]
   247/268: $0\basesoc_tx_count[3:0]
   248/268: $0\basesoc_timer_zero_pending[0:0]
   249/268: $0\basesoc_timer_value_status[31:0]
   250/268: $0\basesoc_timer_update_value_storage[0:0]
   251/268: $0\basesoc_timer_reload_storage[31:0]
   252/268: $0\basesoc_timer_pending_r[0:0]
   253/268: $0\basesoc_timer_load_storage[31:0]
   254/268: $0\basesoc_timer_enable_storage[0:0]
   255/268: $0\basesoc_timer_en_storage[0:0]
   256/268: $0\basesoc_scratch_storage[31:0]
   257/268: $0\basesoc_rx_data[7:0]
   258/268: $0\basesoc_rx_count[3:0]
   259/268: $0\basesoc_reset_storage[1:0]
   260/268: $0\basesoc_interface1_we[0:0]
   261/268: $0\basesoc_interface1_re[0:0]
   262/268: $0\basesoc_interface1_dat_w[31:0]
   263/268: $0\basesoc_interface1_adr[13:0]
   264/268: $0\basesoc_grant[0:0]
   265/268: $0\basesoc_bus_errors[31:0]
   266/268: $0\spi_mosi[0:0]
   267/268: $0\spi_clk[0:0]
   268/268: $0\serial_tx[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5685$1210'.
     1/1: $0\sync_f_self[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1203'.
     1/1: $0\sync_rhs_self6[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5651$1196'.
     1/1: $0\sync_rhs_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5634$1189'.
     1/1: $0\sync_rhs_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5617$1182'.
     1/1: $0\sync_rhs_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5600$1175'.
     1/1: $0\sync_rhs_self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5583$1174'.
     1/1: $0\sync_rhs_self1[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5566$1173'.
     1/1: $0\sync_rhs_self0[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5558$1159'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5550$1158'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5534$1143'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5526$1142'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5510$1127'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5502$1126'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5486$1111'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5478$1110'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5453$1108'.
     1/1: $0\comb_t_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5436$1107'.
     1/1: $0\comb_t_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5419$1106'.
     1/1: $0\comb_t_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1105'.
     1/1: $0\comb_rhs_self19[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5385$1104'.
     1/1: $0\comb_rhs_self18[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5368$1103'.
     1/1: $0\comb_rhs_self17[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5351$1102'.
     1/1: $0\comb_rhs_self16[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1101'.
     1/1: $0\comb_rhs_self15[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5317$1100'.
     1/1: $0\comb_rhs_self14[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5300$1099'.
     1/1: $0\comb_t_self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5283$1098'.
     1/1: $0\comb_t_self1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5266$1097'.
     1/1: $0\comb_t_self0[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$1096'.
     1/1: $0\comb_rhs_self13[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5232$1095'.
     1/1: $0\comb_rhs_self12[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5215$1094'.
     1/1: $0\comb_rhs_self11[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5198$1093'.
     1/1: $0\comb_rhs_self10[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5181$1092'.
     1/1: $0\comb_rhs_self9[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5164$1091'.
     1/1: $0\comb_rhs_self8[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5156$1090'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5148$1089'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5140$1088'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5132$1087'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5124$1086'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1085'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5048$1075'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5041$1074'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5029$1071'.
     1/2: $0\csr_bankarray_csrbank6_rxfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_rxfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5020$1068'.
     1/2: $0\csr_bankarray_csrbank6_txempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_txempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5011$1065'.
     1/2: $0\csr_bankarray_csrbank6_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5002$1062'.
     1/2: $0\csr_bankarray_csrbank6_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1059'.
     1/2: $0\csr_bankarray_csrbank6_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1056'.
     1/2: $0\csr_bankarray_csrbank6_rxempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_rxempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4975$1053'.
     1/2: $0\csr_bankarray_csrbank6_txfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_txfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4966$1050'.
     1/2: $0\basesoc_uart_rxtx_we[0:0]
     2/2: $0\basesoc_uart_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4942$1046'.
     1/2: $0\csr_bankarray_csrbank5_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1043'.
     1/2: $0\csr_bankarray_csrbank5_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4924$1040'.
     1/2: $0\csr_bankarray_csrbank5_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4915$1037'.
     1/2: $0\csr_bankarray_csrbank5_value_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_value_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4906$1034'.
     1/2: $0\csr_bankarray_csrbank5_update_value0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_update_value0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4897$1031'.
     1/2: $0\csr_bankarray_csrbank5_en0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_en0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4888$1028'.
     1/2: $0\csr_bankarray_csrbank5_reload0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_reload0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4879$1025'.
     1/2: $0\csr_bankarray_csrbank5_load0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_load0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4870$1023'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4855$1020'.
     1/2: $0\csr_bankarray_csrbank4_master_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_master_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4846$1017'.
     1/2: $0\master_rxtx_we[0:0]
     2/2: $0\master_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4837$1014'.
     1/2: $0\csr_bankarray_csrbank4_master_phyconfig0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_master_phyconfig0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1011'.
     1/2: $0\csr_bankarray_csrbank4_master_cs0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_master_cs0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4819$1008'.
     1/2: $0\csr_bankarray_csrbank4_mmap_dummy_bits0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_mmap_dummy_bits0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4810$1005'.
     1/2: $0\csr_bankarray_csrbank4_phy_clk_divisor0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_phy_clk_divisor0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4793$1003'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4785$1002'.
     1/1: $0\spi_start1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4777$999'.
     1/2: $0\csr_bankarray_csrbank3_loopback0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_loopback0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4768$996'.
     1/2: $0\csr_bankarray_csrbank3_cs0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_cs0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4759$993'.
     1/2: $0\csr_bankarray_csrbank3_miso_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_miso_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4750$990'.
     1/2: $0\csr_bankarray_csrbank3_mosi0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_mosi0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4741$987'.
     1/2: $0\csr_bankarray_csrbank3_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4732$984'.
     1/2: $0\csr_bankarray_csrbank3_control0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_control0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4703$980'.
     1/2: $0\csr_bankarray_csrbank2_dfii_pi0_rddata_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dfii_pi0_rddata_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4694$977'.
     1/2: $0\csr_bankarray_csrbank2_dfii_pi0_wrdata0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dfii_pi0_wrdata0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$974'.
     1/2: $0\csr_bankarray_csrbank2_dfii_pi0_baddress0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dfii_pi0_baddress0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4676$971'.
     1/2: $0\csr_bankarray_csrbank2_dfii_pi0_address0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dfii_pi0_address0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4667$968'.
     1/2: $0\sdram_command_issue_we[0:0]
     2/2: $0\sdram_command_issue_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4658$965'.
     1/2: $0\csr_bankarray_csrbank2_dfii_pi0_command0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dfii_pi0_command0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4649$962'.
     1/2: $0\csr_bankarray_csrbank2_dfii_control0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dfii_control0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4638$958'.
     1/2: $0\csr_bankarray_csrbank1_out0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_out0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956'.
     1/1: $0\csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4617$954'.
     1/1: $0\basesoc_soc_rst[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4609$951'.
     1/2: $0\csr_bankarray_csrbank0_bus_errors_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_bus_errors_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4600$948'.
     1/2: $0\csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4591$945'.
     1/2: $0\csr_bankarray_csrbank0_reset0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_reset0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937'.
     1/11: $0\basesoc_wishbone2csr_next_state[1:0]
     2/11: $0\basesoc_interface1_we_wishbone2csr_next_value_ce3[0:0]
     3/11: $0\basesoc_interface1_we_wishbone2csr_next_value3[0:0]
     4/11: $0\basesoc_interface1_re_wishbone2csr_next_value_ce2[0:0]
     5/11: $0\basesoc_interface1_re_wishbone2csr_next_value2[0:0]
     6/11: $0\basesoc_interface1_dat_w_wishbone2csr_next_value_ce0[0:0]
     7/11: $0\basesoc_interface1_dat_w_wishbone2csr_next_value0[31:0]
     8/11: $0\basesoc_interface1_adr_wishbone2csr_next_value_ce1[0:0]
     9/11: $0\basesoc_interface1_adr_wishbone2csr_next_value1[13:0]
    10/11: $0\basesoc_interface0_dat_r[31:0]
    11/11: $0\basesoc_interface0_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933'.
     1/9: $0\basesoc_spimaster_next_state[1:0]
     2/9: $0\spi_xfer_enable[0:0]
     3/9: $0\spi_mosi_latch[0:0]
     4/9: $0\spi_miso_latch[0:0]
     5/9: $0\spi_irq[0:0]
     6/9: $0\spi_done0[0:0]
     7/9: $0\spi_count_spimaster_next_value_ce[0:0]
     8/9: $0\spi_count_spimaster_next_value[2:0]
     9/9: $0\spi_clk_enable[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913'.
     1/7: $0\wishbone_bridge_aborted_fsm_next_value_ce[0:0]
     2/7: $0\wishbone_bridge_aborted_fsm_next_value[0:0]
     3/7: $0\basesoc_fsm_next_state[1:0]
     4/7: $0\wishbone_bridge_is_ongoing[0:0]
     5/7: $0\wishbone_bridge_cmd_valid[0:0]
     6/7: $0\interface_dat_r[127:0]
     7/7: $0\interface_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908'.
     1/1: $0\wishbone_bridge_wdata_converter_converter_source_payload_data[35:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897'.
     1/11: $0\basesoc_litedramnativeportconverter_next_state[0:0]
     2/11: $0\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2[0:0]
     3/11: $0\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2[0:0]
     4/11: $0\wishbone_bridge_cmd_ready[0:0]
     5/11: $0\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0[0:0]
     6/11: $0\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0[1:0]
     7/11: $0\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1[0:0]
     8/11: $0\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[18:0]
     9/11: $0\port_cmd_valid[0:0]
    10/11: $0\port_cmd_payload_we[0:0]
    11/11: $0\port_cmd_payload_addr[20:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4298$895'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889'.
     1/10: $0\basesoc_fullmemorywe_next_state[1:0]
     2/10: $0\write_from_slave[0:0]
     3/10: $0\word_inc[0:0]
     4/10: $0\word_clr[0:0]
     5/10: $0\wb_sdram_ack[0:0]
     6/10: $0\tag_port_we[0:0]
     7/10: $0\tag_di_dirty[0:0]
     8/10: $0\interface_we[0:0]
     9/10: $0\interface_stb[0:0]
    10/10: $0\interface_cyc[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888'.
     1/1: $0\wb_sdram_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876'.
     1/2: $0\data_port_dat_w[127:0]
     2/2: $0\data_port_we[15:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875'.
     1/2: $0\sdram_interface_wdata_we[3:0]
     2/2: $0\sdram_interface_wdata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728'.
     1/8: $0\basesoc_litedramcore_multiplexer_next_state[2:0]
     2/8: $0\sdram_steerer_sel[1:0]
     3/8: $0\sdram_en1[0:0]
     4/8: $0\sdram_en0[0:0]
     5/8: $0\sdram_cmd_ready[0:0]
     6/8: $0\sdram_choose_req_want_writes[0:0]
     7/8: $0\sdram_choose_req_want_reads[0:0]
     8/8: $0\sdram_choose_req_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4050$719'.
     1/1: $0\sdram_bankmachine3_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4041$712'.
     1/1: $0\sdram_bankmachine2_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4032$705'.
     1/1: $0\sdram_bankmachine1_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4023$698'.
     1/1: $0\sdram_bankmachine0_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4017$697'.
     1/1: $0\sdram_choose_req_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4011$696'.
     1/1: $0\sdram_choose_req_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4005$695'.
     1/1: $0\sdram_choose_req_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3991$642'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3984$639'.
     1/1: $0\sdram_choose_cmd_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3978$638'.
     1/1: $0\sdram_choose_cmd_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3972$637'.
     1/1: $0\sdram_choose_cmd_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3958$584'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541'.
     1/14: $0\basesoc_litedramcore_bankmachine3_next_state[2:0]
     2/14: $0\sdram_bankmachine3_row_open[0:0]
     3/14: $0\sdram_bankmachine3_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine3_row_close[0:0]
     5/14: $0\sdram_bankmachine3_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine3_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine3_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine3_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine3_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine3_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine3_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine3_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine3_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine3_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3823$532'.
     1/1: $0\sdram_bankmachine3_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3801$528'.
     1/1: $0\sdram_bankmachine3_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$519'.
     1/1: $0\sdram_bankmachine3_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511'.
     1/14: $0\basesoc_litedramcore_bankmachine2_next_state[2:0]
     2/14: $0\sdram_bankmachine2_row_open[0:0]
     3/14: $0\sdram_bankmachine2_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine2_row_close[0:0]
     5/14: $0\sdram_bankmachine2_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine2_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine2_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine2_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine2_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine2_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine2_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine2_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine2_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine2_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3660$502'.
     1/1: $0\sdram_bankmachine2_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3638$498'.
     1/1: $0\sdram_bankmachine2_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$489'.
     1/1: $0\sdram_bankmachine2_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481'.
     1/14: $0\basesoc_litedramcore_bankmachine1_next_state[2:0]
     2/14: $0\sdram_bankmachine1_row_open[0:0]
     3/14: $0\sdram_bankmachine1_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine1_row_close[0:0]
     5/14: $0\sdram_bankmachine1_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine1_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine1_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine1_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine1_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine1_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine1_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine1_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine1_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine1_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3497$472'.
     1/1: $0\sdram_bankmachine1_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3475$468'.
     1/1: $0\sdram_bankmachine1_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$459'.
     1/1: $0\sdram_bankmachine1_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451'.
     1/14: $0\basesoc_litedramcore_bankmachine0_next_state[2:0]
     2/14: $0\sdram_bankmachine0_row_open[0:0]
     3/14: $0\sdram_bankmachine0_row_col_n_addr_sel[0:0]
     4/14: $0\sdram_bankmachine0_row_close[0:0]
     5/14: $0\sdram_bankmachine0_req_wdata_ready[0:0]
     6/14: $0\sdram_bankmachine0_req_rdata_valid[0:0]
     7/14: $0\sdram_bankmachine0_refresh_gnt[0:0]
     8/14: $0\sdram_bankmachine0_cmd_valid[0:0]
     9/14: $0\sdram_bankmachine0_cmd_payload_we[0:0]
    10/14: $0\sdram_bankmachine0_cmd_payload_ras[0:0]
    11/14: $0\sdram_bankmachine0_cmd_payload_is_write[0:0]
    12/14: $0\sdram_bankmachine0_cmd_payload_is_read[0:0]
    13/14: $0\sdram_bankmachine0_cmd_payload_is_cmd[0:0]
    14/14: $0\sdram_bankmachine0_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3334$442'.
     1/1: $0\sdram_bankmachine0_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3312$438'.
     1/1: $0\sdram_bankmachine0_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3301$429'.
     1/1: $0\sdram_bankmachine0_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$425'.
     1/4: $0\basesoc_litedramcore_refresher_next_state[1:0]
     2/4: $0\sdram_sequencer_start0[0:0]
     3/4: $0\sdram_cmd_valid[0:0]
     4/4: $0\sdram_cmd_last[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3189$412'.
     1/4: $0\sdram_csr_dfi_p0_cs_n[0:0]
     2/4: $0\sdram_csr_dfi_p0_ras_n[0:0]
     3/4: $0\sdram_csr_dfi_p0_cas_n[0:0]
     4/4: $0\sdram_csr_dfi_p0_we_n[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
     1/20: $0\sdram_master_p0_rddata_en[0:0]
     2/20: $0\sdram_master_p0_wrdata_mask[3:0]
     3/20: $0\sdram_master_p0_wrdata_en[0:0]
     4/20: $0\sdram_master_p0_wrdata[31:0]
     5/20: $0\sdram_master_p0_act_n[0:0]
     6/20: $0\sdram_master_p0_reset_n[0:0]
     7/20: $0\sdram_master_p0_odt[0:0]
     8/20: $0\sdram_master_p0_cke[0:0]
     9/20: $0\sdram_master_p0_we_n[0:0]
    10/20: $0\sdram_master_p0_ras_n[0:0]
    11/20: $0\sdram_master_p0_cs_n[0:0]
    12/20: $0\sdram_master_p0_cas_n[0:0]
    13/20: $0\sdram_master_p0_bank[1:0]
    14/20: $0\sdram_master_p0_address[10:0]
    15/20: $0\sdram_slave_p0_rddata_valid[0:0]
    16/20: $0\sdram_slave_p0_rddata[31:0]
    17/20: $0\sdram_ext_dfi_p0_rddata_valid[0:0]
    18/20: $0\sdram_ext_dfi_p0_rddata[31:0]
    19/20: $0\sdram_csr_dfi_p0_rddata_valid[0:0]
    20/20: $0\sdram_csr_dfi_p0_rddata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402'.
     1/13: $0\basesoc_litespiphy_next_state[1:0]
     2/13: $0\spiflash_phy_sr_out_shift[0:0]
     3/13: $0\spiflash_phy_sr_out_load[0:0]
     4/13: $0\spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0[0:0]
     5/13: $0\spiflash_phy_sr_out_cnt_litespiphy_next_value0[5:0]
     6/13: $0\spiflash_phy_sr_in_shift[0:0]
     7/13: $0\spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1[0:0]
     8/13: $0\spiflash_phy_sr_in_cnt_litespiphy_next_value1[5:0]
     9/13: $0\spiflash_phy_source_valid[0:0]
    10/13: $0\spiflash_phy_sink_ready[0:0]
    11/13: $0\spiflash_phy_en[0:0]
    12/13: $0\spiflash_phy_dq_oe_litespiphy_next_value_ce2[0:0]
    13/13: $0\spiflash_phy_dq_oe_litespiphy_next_value2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2975$390'.
     1/1: $0\spiflash_phy_dq_o[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
     1/17: $0\mmap_request[0:0]
     2/17: $0\basesoc_litespimmap_next_state[3:0]
     3/17: $0\mmap_wait[0:0]
     4/17: $0\mmap_source_valid[0:0]
     5/17: $0\mmap_source_payload_width[3:0]
     6/17: $0\mmap_source_payload_mask[7:0]
     7/17: $0\mmap_source_payload_len[5:0]
     8/17: $0\mmap_source_payload_data[31:0]
     9/17: $0\mmap_sink_ready[0:0]
    10/17: $0\mmap_byte_count_litespimmap_next_value_ce1[0:0]
    11/17: $0\mmap_byte_count_litespimmap_next_value1[1:0]
    12/17: $0\mmap_bus_dat_r[31:0]
    13/17: $0\mmap_bus_ack[0:0]
    14/17: $0\mmap_burst_cs_litespimmap_next_value_ce0[0:0]
    15/17: $0\mmap_burst_cs_litespimmap_next_value0[0:0]
    16/17: $0\mmap_burst_adr_litespimmap_next_value_ce2[0:0]
    17/17: $0\mmap_burst_adr_litespimmap_next_value2[29:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2792$374'.
     1/1: $0\mmap_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373'.
     1/9: $0\basesoc_rx_demux_sink_ready[0:0]
     2/9: $0\basesoc_rx_demux_endpoint1_source_valid[0:0]
     3/9: $0\basesoc_rx_demux_endpoint1_source_payload_data[31:0]
     4/9: $0\basesoc_rx_demux_endpoint1_source_last[0:0]
     5/9: $0\basesoc_rx_demux_endpoint1_source_first[0:0]
     6/9: $0\basesoc_rx_demux_endpoint0_source_valid[0:0]
     7/9: $0\basesoc_rx_demux_endpoint0_source_payload_data[31:0]
     8/9: $0\basesoc_rx_demux_endpoint0_source_last[0:0]
     9/9: $0\basesoc_rx_demux_endpoint0_source_first[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372'.
     1/9: $0\basesoc_tx_mux_source_payload_mask[7:0]
     2/9: $0\basesoc_tx_mux_source_payload_width[3:0]
     3/9: $0\basesoc_tx_mux_source_payload_len[5:0]
     4/9: $0\basesoc_tx_mux_source_payload_data[31:0]
     5/9: $0\basesoc_tx_mux_source_last[0:0]
     6/9: $0\basesoc_tx_mux_source_first[0:0]
     7/9: $0\basesoc_tx_mux_source_valid[0:0]
     8/9: $0\basesoc_tx_mux_endpoint1_sink_ready[0:0]
     9/9: $0\basesoc_tx_mux_endpoint0_sink_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2720$371'.
     1/1: $0\crossbar_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2601$366'.
     1/1: $0\leds_leds[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2592$362'.
     1/1: $0\basesoc_timer_zero_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2573$354'.
     1/1: $0\basesoc_uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2543$343'.
     1/1: $0\basesoc_uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2518$334'.
     1/1: $0\basesoc_uart_rx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2510$332'.
     1/1: $0\basesoc_uart_tx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321'.
     1/8: $0\basesoc_rs232phyrx_next_state[0:0]
     2/8: $0\basesoc_rx_source_valid[0:0]
     3/8: $0\basesoc_rx_source_payload_data[7:0]
     4/8: $0\basesoc_rx_enable[0:0]
     5/8: $0\basesoc_rx_data_rs232phyrx_next_value_ce1[0:0]
     6/8: $0\basesoc_rx_data_rs232phyrx_next_value1[7:0]
     7/8: $0\basesoc_rx_count_rs232phyrx_next_value_ce0[0:0]
     8/8: $0\basesoc_rx_count_rs232phyrx_next_value0[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318'.
     1/9: $0\basesoc_rs232phytx_next_state[0:0]
     2/9: $0\basesoc_tx_sink_ready[0:0]
     3/9: $0\basesoc_tx_enable[0:0]
     4/9: $0\basesoc_tx_data_rs232phytx_next_value_ce2[0:0]
     5/9: $0\basesoc_tx_data_rs232phytx_next_value2[7:0]
     6/9: $0\basesoc_tx_count_rs232phytx_next_value_ce0[0:0]
     7/9: $0\basesoc_tx_count_rs232phytx_next_value0[3:0]
     8/9: $0\basesoc_serial_tx_rs232phytx_next_value_ce1[0:0]
     9/9: $0\basesoc_serial_tx_rs232phytx_next_value1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2392$305'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2373$303'.
     1/2: $0\basesoc_picorv32_idbus_sel[3:0]
     2/2: $0\basesoc_picorv32_idbus_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288'.
     1/3: $0\socbushandler_shared_dat_r[31:0]
     2/3: $0\socbushandler_shared_ack[0:0]
     3/3: $0\socbushandler_error[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2307$270'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2251$258'.
     1/1: $0\rst[0:0]

4.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\picorv32_pcpi_mul.\i' from process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3183'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs1' from process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3183'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs2' from process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3183'.
No latch inferred for signal `\picorv32_pcpi_mul.\this_rs2' from process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3183'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rd' from process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3183'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdx' from process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3183'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdt' from process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3183'.
No latch inferred for signal `\picorv32_pcpi_mul.\j' from process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3183'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_rs1' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$2918'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_rs2' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$2918'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rs' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$2918'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_write' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$2897'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpuregs_wrdata' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$2897'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\clear_prefetched_high_word' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$2892'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2869'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out_0' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2869'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_ascii_state' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2857'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_opcode' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2592'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_ascii_instr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2592'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_imm' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2592'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_rs1' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2592'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_rs2' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2592'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_rd' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2592'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\new_ascii_instr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2587'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_add_sub' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3115'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_shl' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3115'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_shr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3115'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_eq' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3115'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_ltu' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3115'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_lts' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3115'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_wdata' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2522'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_wstrb' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2522'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_rdata_word' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2522'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_wr' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2443'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_rd' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2443'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_wait' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2443'.
No latch inferred for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_int_ready' from process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2443'.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2237$2421'.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2236$2420'.
No latch inferred for signal `\colorlight_i5.\wb_sdram_err' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2148$2394'.
No latch inferred for signal `\colorlight_i5.\stdby' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2120$2381'.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_source_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2102$2367'.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2101$2366'.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_en_int' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2086$2362'.
No latch inferred for signal `\colorlight_i5.\spi_clk_divider0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2028$2325'.
No latch inferred for signal `\colorlight_i5.\sdram_tfawcon_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1979$2309'.
No latch inferred for signal `\colorlight_i5.\sdram_steerer1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1973$2304'.
No latch inferred for signal `\colorlight_i5.\sdram_steerer0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1972$2303'.
No latch inferred for signal `\colorlight_i5.\sdram_nop_ba' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1937$2291'.
No latch inferred for signal `\colorlight_i5.\sdram_nop_a' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1936$2290'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_sel' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1885$2273'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1884$2272'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1883$2271'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_wrdata' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1882$2270'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1881$2269'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_reset_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1880$2268'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_rddata_en' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1878$2266'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1876$2264'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_odt' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1875$2263'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1874$2262'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_cke' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1873$2261'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1872$2260'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_bank' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1871$2259'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_address' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1870$2258'.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1869$2257'.
No latch inferred for signal `\colorlight_i5.\sdram_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1851$2246'.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1827$2239'.
No latch inferred for signal `\colorlight_i5.\sdram_command_issue_w' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1823$2235'.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1816$2229'.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1815$2228'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_writes' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1791$2214'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_reads' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1790$2213'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_cmds' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1789$2212'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_want_activates' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1788$2211'.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1783$2208'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1731$2197'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1730$2196'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_replace' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1716$2188'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1635$2161'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1634$2160'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_replace' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1620$2152'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1539$2125'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1538$2124'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_replace' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1524$2116'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1443$2089'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1442$2088'.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_replace' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1428$2080'.
No latch inferred for signal `\colorlight_i5.\port_rdata_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1368$2052'.
No latch inferred for signal `\colorlight_i5.\port_rdata_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1367$2051'.
No latch inferred for signal `\colorlight_i5.\mmap_source_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1300$2040'.
No latch inferred for signal `\colorlight_i5.\mmap_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1299$2039'.
No latch inferred for signal `\colorlight_i5.\mmap_dummy' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1291$2035'.
No latch inferred for signal `\colorlight_i5.\mmap_bus_err' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1281$2029'.
No latch inferred for signal `\colorlight_i5.\master_tx_fifo_sink_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1251$2019'.
No latch inferred for signal `\colorlight_i5.\master_tx_fifo_sink_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1250$2018'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:758$1859'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:757$1858'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_replace' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:756$1857'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_replace' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:699$1844'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:591$1785'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:590$1784'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_err' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:550$1758'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_adr_burst' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:542$1756'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked3' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:482$1737'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:481$1736'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:480$1735'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:479$1734'.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_err' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:454$1713'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_err' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:430$1703'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_adr_burst' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:421$1701'.
No latch inferred for signal `\colorlight_i5.\sync_f_self' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5685$1210'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_f_self` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5685$1210`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self6' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1203'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self6` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1203`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self5' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5651$1196'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self5` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5651$1196`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self4' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5634$1189'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self4` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5634$1189`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self3' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5617$1182'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self3` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5617$1182`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5600$1175'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5600$1175`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5583$1174'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5583$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5583$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5583$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5583$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5583$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5583$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5583$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5583$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5583$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5583$1174`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self1 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5583$1174`.
No latch inferred for signal `\colorlight_i5.\sync_rhs_self0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5566$1173'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5566$1173`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sync_rhs_self0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5566$1173`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self31' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5558$1159'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self31` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5558$1159`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self30' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5550$1158'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self30` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5550$1158`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self29' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self29 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self28' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5534$1143'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self28` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5534$1143`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self27' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5526$1142'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self27` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5526$1142`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self26' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self26 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self25' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5510$1127'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self25` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5510$1127`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self24' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5502$1126'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self24` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5502$1126`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self23' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self23 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self22' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5486$1111'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self22` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5486$1111`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self21' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5478$1110'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self21` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5478$1110`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self20' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self20 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109`.
No latch inferred for signal `\colorlight_i5.\comb_t_self5' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5453$1108'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self5` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5453$1108`.
No latch inferred for signal `\colorlight_i5.\comb_t_self4' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5436$1107'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self4` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5436$1107`.
No latch inferred for signal `\colorlight_i5.\comb_t_self3' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5419$1106'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self3` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5419$1106`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self19' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1105'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self19` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1105`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self18' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5385$1104'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self18` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5385$1104`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self17' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5368$1103'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self17` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5368$1103`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self16' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5351$1102'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self16 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5351$1102`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self16 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5351$1102`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self15' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1101'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1101`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1101`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1101`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1101`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1101`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1101`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1101`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1101`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1101`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1101`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self15 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1101`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self14' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5317$1100'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self14` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5317$1100`.
No latch inferred for signal `\colorlight_i5.\comb_t_self2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5300$1099'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5300$1099`.
No latch inferred for signal `\colorlight_i5.\comb_t_self1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5283$1098'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5283$1098`.
No latch inferred for signal `\colorlight_i5.\comb_t_self0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5266$1097'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_t_self0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5266$1097`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self13' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$1096'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self13` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$1096`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self12' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5232$1095'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self12` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5232$1095`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self11' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5215$1094'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self11` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5215$1094`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self10' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5198$1093'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self10 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5198$1093`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self10 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5198$1093`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self9' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5181$1092'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5181$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5181$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5181$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5181$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5181$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5181$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5181$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5181$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5181$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5181$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self9 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5181$1092`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self8' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5164$1091'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self8` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5164$1091`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self7' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5156$1090'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self7 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5156$1090`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self7 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5156$1090`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self6' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5148$1089'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self6 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5148$1089`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self6 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5148$1089`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self6 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5148$1089`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self5' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5140$1088'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self5` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5140$1088`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self4' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5132$1087'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self4` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5132$1087`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self3' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5124$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self3` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5124$1086`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1085'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1085`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1085`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1085`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self2 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1085`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self1 [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084`.
No latch inferred for signal `\colorlight_i5.\comb_rhs_self0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\comb_rhs_self0 [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_pending_status' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5048$1075'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5048$1075`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5048$1075`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_status_status' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5041$1074'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5041$1074`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5041$1074`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_rxfull_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5029$1071'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_rxfull_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5029$1071`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_rxfull_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5029$1071'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_rxfull_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5029$1071`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_txempty_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5020$1068'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_txempty_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5020$1068`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_txempty_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5020$1068'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_txempty_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5020$1068`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_enable0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5011$1065'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_enable0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5011$1065`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_enable0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5011$1065'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_enable0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5011$1065`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_pending_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5002$1062'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_pending_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5002$1062`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_pending_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5002$1062'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_pending_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5002$1062`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_status_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1059'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_status_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1059`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_status_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1059'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_status_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1059`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_rxempty_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1056'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_rxempty_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1056`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_rxempty_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1056'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_rxempty_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1056`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_txfull_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4975$1053'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_txfull_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4975$1053`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_txfull_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4975$1053'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_txfull_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4975$1053`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4966$1050'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4966$1050`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4966$1050'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4966$1050`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4942$1046'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4942$1046`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4942$1046'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4942$1046`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1043'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1043`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1043'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1043`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4924$1040'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4924$1040`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4924$1040'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4924$1040`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_value_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4915$1037'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_value_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4915$1037`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_value_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4915$1037'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_value_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4915$1037`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_update_value0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4906$1034'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_update_value0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4906$1034`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_update_value0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4906$1034'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_update_value0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4906$1034`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_en0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4897$1031'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_en0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4897$1031`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_en0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4897$1031'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_en0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4897$1031`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_reload0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4888$1028'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_reload0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4888$1028`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_reload0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4888$1028'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_reload0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4888$1028`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_load0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4879$1025'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_load0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4879$1025`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_load0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4879$1025'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_load0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4879$1025`.
No latch inferred for signal `\colorlight_i5.\master_status_status' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4870$1023'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_status_status [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4870$1023`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_status_status [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4870$1023`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_status_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4855$1020'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_status_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4855$1020`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_status_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4855$1020'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_status_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4855$1020`.
No latch inferred for signal `\colorlight_i5.\master_rxtx_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4846$1017'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_rxtx_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4846$1017`.
No latch inferred for signal `\colorlight_i5.\master_rxtx_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4846$1017'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\master_rxtx_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4846$1017`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_phyconfig0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4837$1014'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_phyconfig0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4837$1014`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_phyconfig0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4837$1014'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_phyconfig0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4837$1014`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_cs0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1011'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_cs0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1011`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_cs0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1011'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_cs0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1011`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_mmap_dummy_bits0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4819$1008'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_mmap_dummy_bits0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4819$1008`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_mmap_dummy_bits0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4819$1008'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_mmap_dummy_bits0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4819$1008`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_phy_clk_divisor0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4810$1005'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_phy_clk_divisor0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4810$1005`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_phy_clk_divisor0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4810$1005'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_phy_clk_divisor0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4810$1005`.
No latch inferred for signal `\colorlight_i5.\spi_status_status' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4793$1003'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_status_status [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4793$1003`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_status_status [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4793$1003`.
No latch inferred for signal `\colorlight_i5.\spi_start1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4785$1002'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_start1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4785$1002`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_loopback0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4777$999'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_loopback0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4777$999`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_loopback0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4777$999'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_loopback0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4777$999`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_cs0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4768$996'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_cs0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4768$996`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_cs0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4768$996'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_cs0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4768$996`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_miso_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4759$993'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_miso_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4759$993`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_miso_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4759$993'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_miso_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4759$993`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_mosi0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4750$990'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_mosi0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4750$990`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_mosi0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4750$990'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_mosi0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4750$990`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_status_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4741$987'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_status_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4741$987`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_status_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4741$987'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_status_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4741$987`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_control0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4732$984'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_control0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4732$984`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_control0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4732$984'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_control0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4732$984`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_rddata_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4703$980'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_rddata_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4703$980`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_rddata_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4703$980'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_rddata_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4703$980`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_wrdata0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4694$977'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_wrdata0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4694$977`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_wrdata0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4694$977'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_wrdata0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4694$977`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_baddress0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$974'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_baddress0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$974`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_baddress0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$974'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_baddress0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$974`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_address0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4676$971'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_address0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4676$971`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_address0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4676$971'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_address0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4676$971`.
No latch inferred for signal `\colorlight_i5.\sdram_command_issue_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4667$968'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_command_issue_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4667$968`.
No latch inferred for signal `\colorlight_i5.\sdram_command_issue_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4667$968'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_command_issue_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4667$968`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_command0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4658$965'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_command0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4658$965`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_command0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4658$965'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_pi0_command0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4658$965`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_control0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4649$962'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_control0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4649$962`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_control0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4649$962'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_dfii_control0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4649$962`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_out0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4638$958'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_out0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4638$958`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_out0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4638$958'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_out0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4638$958`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956`.
No latch inferred for signal `\colorlight_i5.\basesoc_soc_rst' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4617$954'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_soc_rst` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4617$954`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4609$951'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4609$951`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4609$951'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4609$951`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4600$948'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4600$948`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4600$948'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4600$948`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4591$945'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4591$945`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4591$945'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4591$945`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_ack' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_ack` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_dat_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value1 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_wishbone2csr_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value0 [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_wishbone2csr_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value_ce2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_wishbone2csr_next_value_ce2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value3' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value3` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value_ce3' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_wishbone2csr_next_value_ce3` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone2csr_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937`.
No latch inferred for signal `\colorlight_i5.\basesoc_spimaster_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spimaster_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spimaster_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933`.
No latch inferred for signal `\colorlight_i5.\spi_clk_enable' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_clk_enable` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933`.
No latch inferred for signal `\colorlight_i5.\spi_count_spimaster_next_value' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_count_spimaster_next_value [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_count_spimaster_next_value [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_count_spimaster_next_value [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933`.
No latch inferred for signal `\colorlight_i5.\spi_count_spimaster_next_value_ce' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_count_spimaster_next_value_ce` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933`.
No latch inferred for signal `\colorlight_i5.\spi_done0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_done0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933`.
No latch inferred for signal `\colorlight_i5.\spi_irq' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_irq` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933`.
No latch inferred for signal `\colorlight_i5.\spi_miso_latch' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_miso_latch` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933`.
No latch inferred for signal `\colorlight_i5.\spi_mosi_latch' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_mosi_latch` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933`.
No latch inferred for signal `\colorlight_i5.\spi_xfer_enable' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spi_xfer_enable` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933`.
No latch inferred for signal `\colorlight_i5.\basesoc_fsm_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fsm_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fsm_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
No latch inferred for signal `\colorlight_i5.\interface_ack' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_ack` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
No latch inferred for signal `\colorlight_i5.\interface_dat_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [32]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [33]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [34]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [35]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [36]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [37]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [38]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [39]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [40]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [41]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [42]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [43]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [44]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [45]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [46]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [47]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [48]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [49]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [50]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [51]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [52]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [53]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [54]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [55]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [56]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [57]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [58]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [59]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [60]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [61]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [62]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [63]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [64]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [65]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [66]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [67]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [68]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [69]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [70]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [71]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [72]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [73]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [74]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [75]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [76]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [77]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [78]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [79]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [80]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [81]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [82]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [83]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [84]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [85]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [86]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [87]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [88]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [89]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [90]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [91]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [92]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [93]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [94]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [95]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [96]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [97]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [98]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [99]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [100]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [101]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [102]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [103]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [104]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [105]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [106]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [107]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [108]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [109]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [110]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [111]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [112]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [113]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [114]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [115]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [116]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [117]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [118]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [119]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [120]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [121]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [122]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [123]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [124]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [125]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [126]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_dat_r [127]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_aborted_fsm_next_value' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_aborted_fsm_next_value` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_aborted_fsm_next_value_ce' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_aborted_fsm_next_value_ce` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_is_ongoing' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_is_ongoing` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [36]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [37]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [38]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [39]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [40]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [41]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [42]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [43]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [44]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [45]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [46]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [47]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [48]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [49]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [50]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [51]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [52]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [53]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [54]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [55]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [56]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [57]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [58]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [59]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [60]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [61]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [62]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [63]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [64]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [65]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [66]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [67]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [68]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [69]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [70]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [71]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [72]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [73]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [74]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [75]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [76]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [77]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [78]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [79]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [80]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [81]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [82]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [83]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [84]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [85]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [86]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [87]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [88]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [89]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [90]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [91]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [92]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [93]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [94]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [95]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [96]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [97]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [98]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [99]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [100]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [101]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [102]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [103]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [104]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [105]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [106]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [107]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [108]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [109]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [110]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [111]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [112]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [113]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [114]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [115]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [116]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [117]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [118]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [119]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [120]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [121]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [122]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [123]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [124]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [125]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [126]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_rdata_converter_source_payload_data [127]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [32]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [33]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [34]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [35]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [36]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [37]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [38]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [39]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [40]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [41]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [42]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [43]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [44]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [45]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [46]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [47]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [48]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [49]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [50]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [51]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [52]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [53]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [54]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [55]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [56]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [57]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [58]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [59]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [60]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [61]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [62]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [63]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [64]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [65]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [66]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [67]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [68]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [69]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [70]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [71]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [72]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [73]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [74]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [75]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [76]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [77]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [78]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [79]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [80]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [81]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [82]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [83]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [84]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [85]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [86]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [87]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [88]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [89]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [90]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [91]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [92]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [93]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [94]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [95]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [96]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [97]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [98]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [99]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [100]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [101]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [102]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [103]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [104]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [105]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [106]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [107]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [108]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [109]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [110]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [111]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [112]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [113]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [114]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [115]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [116]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [117]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [118]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [119]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [120]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [121]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [122]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [123]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [124]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [125]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [126]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [127]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [128]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [129]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [130]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [131]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [132]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [133]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [134]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [135]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [136]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [137]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [138]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [139]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [140]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [141]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [142]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_sink_payload_data [143]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramnativeportconverter_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramnativeportconverter_next_state` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
No latch inferred for signal `\colorlight_i5.\port_cmd_payload_addr' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_addr [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
No latch inferred for signal `\colorlight_i5.\port_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
No latch inferred for signal `\colorlight_i5.\port_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\port_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897`.
No latch inferred for signal `\colorlight_i5.\wishbone_bridge_wdata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4298$895'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wishbone_bridge_wdata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4298$895`.
No latch inferred for signal `\colorlight_i5.\basesoc_fullmemorywe_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889`.
No latch inferred for signal `\colorlight_i5.\interface_cyc' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_cyc` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889`.
No latch inferred for signal `\colorlight_i5.\interface_stb' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_stb` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889`.
No latch inferred for signal `\colorlight_i5.\interface_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\interface_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889`.
No latch inferred for signal `\colorlight_i5.\tag_di_dirty' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\tag_di_dirty` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889`.
No latch inferred for signal `\colorlight_i5.\tag_port_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\tag_port_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889`.
No latch inferred for signal `\colorlight_i5.\wb_sdram_ack' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_ack` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889`.
No latch inferred for signal `\colorlight_i5.\word_clr' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\word_clr` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889`.
No latch inferred for signal `\colorlight_i5.\word_inc' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\word_inc` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889`.
No latch inferred for signal `\colorlight_i5.\write_from_slave' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\write_from_slave` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889`.
No latch inferred for signal `\colorlight_i5.\wb_sdram_dat_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\wb_sdram_dat_r [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888`.
No latch inferred for signal `\colorlight_i5.\data_port_dat_w' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [32]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [33]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [34]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [35]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [36]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [37]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [38]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [39]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [40]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [41]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [42]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [43]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [44]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [45]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [46]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [47]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [48]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [49]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [50]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [51]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [52]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [53]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [54]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [55]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [56]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [57]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [58]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [59]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [60]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [61]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [62]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [63]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [64]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [65]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [66]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [67]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [68]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [69]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [70]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [71]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [72]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [73]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [74]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [75]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [76]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [77]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [78]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [79]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [80]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [81]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [82]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [83]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [84]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [85]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [86]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [87]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [88]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [89]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [90]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [91]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [92]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [93]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [94]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [95]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [96]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [97]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [98]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [99]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [100]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [101]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [102]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [103]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [104]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [105]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [106]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [107]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [108]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [109]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [110]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [111]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [112]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [113]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [114]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [115]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [116]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [117]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [118]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [119]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [120]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [121]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [122]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [123]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [124]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [125]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [126]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_dat_w [127]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
No latch inferred for signal `\colorlight_i5.\data_port_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\data_port_we [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876`.
No latch inferred for signal `\colorlight_i5.\sdram_interface_wdata' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
No latch inferred for signal `\colorlight_i5.\sdram_interface_wdata_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_interface_wdata_we [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_want_activates' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_want_activates` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_want_reads' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_want_reads` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_want_writes' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_want_writes` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728`.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728`.
No latch inferred for signal `\colorlight_i5.\sdram_en0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_en0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728`.
No latch inferred for signal `\colorlight_i5.\sdram_en1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_en1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728`.
No latch inferred for signal `\colorlight_i5.\sdram_steerer_sel' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_steerer_sel [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_steerer_sel [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4050$719'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4050$719`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4041$712'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4041$712`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4032$705'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4032$705`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4023$698'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4023$698`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4017$697'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4017$697`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4011$696'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4011$696`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4005$695'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4005$695`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_req_valids' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3991$642'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3991$642`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3991$642`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3991$642`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_req_valids [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3991$642`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3984$639'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3984$639`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3978$638'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3978$638`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3972$637'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3972$637`.
No latch inferred for signal `\colorlight_i5.\sdram_choose_cmd_valids' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3958$584'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3958$584`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3958$584`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3958$584`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_choose_cmd_valids [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3958$584`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_refresh_gnt' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_refresh_gnt` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_req_rdata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_req_rdata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_req_wdata_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_req_wdata_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_row_close' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_row_close` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_row_open' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_row_open` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_wrport_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3823$532'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3823$532`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3823$532`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3823$532`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_auto_precharge' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3801$528'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_auto_precharge` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3801$528`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$519'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$519`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine3_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$519`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_refresh_gnt' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_refresh_gnt` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_req_rdata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_req_rdata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_req_wdata_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_req_wdata_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_row_close' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_row_close` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_row_open' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_row_open` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_wrport_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3660$502'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3660$502`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3660$502`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3660$502`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_auto_precharge' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3638$498'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_auto_precharge` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3638$498`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$489'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$489`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine2_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$489`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_refresh_gnt' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_refresh_gnt` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_req_rdata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_req_rdata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_req_wdata_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_req_wdata_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_row_close' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_row_close` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_row_open' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_row_open` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_wrport_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3497$472'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3497$472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3497$472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3497$472`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_auto_precharge' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3475$468'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_auto_precharge` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3475$468`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$459'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$459`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine1_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$459`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_refresh_gnt' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_refresh_gnt` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_req_rdata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_req_rdata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_req_wdata_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_req_wdata_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_row_close' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_row_close` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_row_open' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_row_open` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_wrport_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3334$442'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3334$442`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3334$442`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3334$442`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_auto_precharge' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3312$438'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_auto_precharge` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3312$438`.
No latch inferred for signal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3301$429'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3301$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3301$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3301$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3301$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3301$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3301$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3301$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3301$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3301$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3301$429`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_bankmachine0_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3301$429`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$425'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$425`.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$425'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_cmd_last` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$425`.
No latch inferred for signal `\colorlight_i5.\sdram_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$425'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$425`.
No latch inferred for signal `\colorlight_i5.\sdram_sequencer_start0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$425'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_sequencer_start0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$425`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3189$412'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_cas_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3189$412`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3189$412'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_cs_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3189$412`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3189$412'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_ras_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3189$412`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3189$412'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_we_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3189$412`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\sdram_csr_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_csr_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\sdram_ext_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_ext_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_act_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_act_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_address' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_address [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_bank' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_bank [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_bank [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_cas_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_cas_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_cke' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_cke` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_cs_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_cs_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_odt' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_odt` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_ras_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_ras_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_rddata_en' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_rddata_en` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_reset_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_reset_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_we_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\sdram_master_p0_we_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_wrdata' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_en` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\sdram_master_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_master_p0_wrdata_mask [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\sdram_slave_p0_rddata' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\sdram_slave_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\sdram_slave_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespiphy_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value_ce2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_dq_oe_litespiphy_next_value_ce2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_en' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_en` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sink_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sink_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_in_shift' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_in_shift` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value0 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_load' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_load` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_sr_out_shift' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_sr_out_shift` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402`.
No latch inferred for signal `\colorlight_i5.\spiflash_phy_dq_o' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2975$390'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\spiflash_phy_dq_o` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2975$390`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespimmap_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value2 [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value_ce2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_adr_litespimmap_next_value_ce2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
No latch inferred for signal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_burst_cs_litespimmap_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
No latch inferred for signal `\colorlight_i5.\mmap_bus_ack' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_ack` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
No latch inferred for signal `\colorlight_i5.\mmap_bus_dat_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
No latch inferred for signal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
No latch inferred for signal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_byte_count_litespimmap_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
No latch inferred for signal `\colorlight_i5.\mmap_request' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_request` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
No latch inferred for signal `\colorlight_i5.\mmap_sink_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_sink_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_len' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_mask' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
No latch inferred for signal `\colorlight_i5.\mmap_source_payload_width' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
No latch inferred for signal `\colorlight_i5.\mmap_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
No latch inferred for signal `\colorlight_i5.\mmap_wait' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_wait` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376`.
No latch inferred for signal `\colorlight_i5.\mmap_cs' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2792$374'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_cs` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2792$374`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_sink_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_sink_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_first` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_last` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_len' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_width' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372`.
No latch inferred for signal `\colorlight_i5.\crossbar_cs' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2720$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\crossbar_cs` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2720$371`.
No latch inferred for signal `\colorlight_i5.\leds_leds' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2601$366'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\leds_leds` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2601$366`.
No latch inferred for signal `\colorlight_i5.\basesoc_timer_zero_clear' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2592$362'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_timer_zero_clear` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2592$362`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2573$354'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2573$354`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2573$354`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2573$354`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2573$354`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2543$343'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2543$343`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2543$343`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2543$343`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2543$343`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_clear' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2518$334'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_clear` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2518$334`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_clear' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2510$332'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_clear` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2510$332`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phyrx_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phyrx_next_state` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_enable' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_enable` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phytx_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phytx_next_state` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_enable' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_enable` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_sink_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_sink_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318`.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2392$305'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2392$305`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2392$305`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2392$305`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2392$305`.
No latch inferred for signal `\colorlight_i5.\basesoc_picorv32_idbus_sel' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2373$303'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_sel [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2373$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_sel [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2373$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_sel [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2373$303`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_sel [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2373$303`.
No latch inferred for signal `\colorlight_i5.\basesoc_picorv32_idbus_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2373$303'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_idbus_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2373$303`.
No latch inferred for signal `\colorlight_i5.\socbushandler_error' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_error` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_ack' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_ack` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_dat_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288`.
No latch inferred for signal `\colorlight_i5.\socbushandler_master' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2307$270'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2307$270`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2307$270`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2307$270`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2307$270`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2307$270`.
No latch inferred for signal `\colorlight_i5.\mmap_bus_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\mmap_bus_adr [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264`.
No latch inferred for signal `\colorlight_i5.\basesoc_picorv32_interrupt' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_picorv32_interrupt [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259`.
No latch inferred for signal `\colorlight_i5.\rst' from process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2251$258'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rst` in process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2251$258`.

4.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\picorv32_pcpi_mul.\pcpi_rd' using process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3226'.
  created $dff cell `$procdff$10053' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_ready' using process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3226'.
  created $dff cell `$procdff$10054' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wr' using process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3226'.
  created $dff cell `$procdff$10055' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs1' using process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3221'.
  created $dff cell `$procdff$10056' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs2' using process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3221'.
  created $dff cell `$procdff$10057' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rd' using process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3221'.
  created $dff cell `$procdff$10058' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rdx' using process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3221'.
  created $dff cell `$procdff$10059' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_counter' using process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3221'.
  created $dff cell `$procdff$10060' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_waiting' using process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3221'.
  created $dff cell `$procdff$10061' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_finish' using process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3221'.
  created $dff cell `$procdff$10062' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait' using process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3177'.
  created $dff cell `$procdff$10063' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait_q' using process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3177'.
  created $dff cell `$procdff$10064' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mul' using process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3177'.
  created $dff cell `$procdff$10065' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulh' using process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3177'.
  created $dff cell `$procdff$10066' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhsu' using process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3177'.
  created $dff cell `$procdff$10067' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhu' using process `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3177'.
  created $dff cell `$procdff$10068' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_rd' using process `\picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3140'.
  created $dff cell `$procdff$10069' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_ready' using process `\picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3140'.
  created $dff cell `$procdff$10070' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wr' using process `\picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3140'.
  created $dff cell `$procdff$10071' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\dividend' using process `\picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3140'.
  created $dff cell `$procdff$10072' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\divisor' using process `\picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3140'.
  created $dff cell `$procdff$10073' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient' using process `\picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3140'.
  created $dff cell `$procdff$10074' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient_msk' using process `\picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3140'.
  created $dff cell `$procdff$10075' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\running' using process `\picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3140'.
  created $dff cell `$procdff$10076' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\outsign' using process `\picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3140'.
  created $dff cell `$procdff$10077' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait' using process `\picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3130'.
  created $dff cell `$procdff$10078' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_div' using process `\picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3130'.
  created $dff cell `$procdff$10079' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_divu' using process `\picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3130'.
  created $dff cell `$procdff$10080' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_rem' using process `\picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3130'.
  created $dff cell `$procdff$10081' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_remu' using process `\picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3130'.
  created $dff cell `$procdff$10082' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait_q' using process `\picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3130'.
  created $dff cell `$procdff$10083' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\eoi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10084' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10085' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\trap' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10086' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\trace_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10087' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\trace_data' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10088' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\count_cycle' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10089' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\count_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10090' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_pc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10091' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_next_pc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10092' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_op1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10093' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_op2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10094' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_out' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10095' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\reg_sh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10096' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_delay' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10097' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_active' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10098' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_mask' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10099' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_pending' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10100' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\timer' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10101' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_wordsize' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10102' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_prefetch' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10103' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_rinst' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10104' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_rdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10105' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_do_wdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10106' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_trigger' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10107' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_trigger_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10108' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_pseudo_trigger' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10109' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoder_pseudo_trigger_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10110' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs1val' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10111' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs2val' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10112' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs1val_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10113' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_rs2val_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10114' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cpu_state' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10115' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\irq_state' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10116' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\set_mem_do_rinst' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10117' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\set_mem_do_rdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10118' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\set_mem_do_wdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10119' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_store' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10120' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_stalu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10121' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_branch' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10122' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_compr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10123' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_trace' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10124' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_is_lu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10125' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_is_lh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10126' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_is_lb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10127' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\latched_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10128' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\current_pc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10129' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_timeout_counter' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10130' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_timeout' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10131' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\next_irq_pending' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10132' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\do_waitirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10133' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10134' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_out_0_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10135' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_wait' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10136' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\alu_wait_2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
  created $dff cell `$procdff$10137' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_ADDR' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2909'.
  created $dff cell `$procdff$10138' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_DATA' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2909'.
  created $dff cell `$procdff$10139' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2909'.
  created $dff cell `$procdff$10140' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\clear_prefetched_high_word_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1293$2891'.
  created $dff cell `$procdff$10141' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\pcpi_insn' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10142' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lui' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10143' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_auipc' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10144' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_jal' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10145' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_jalr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10146' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_beq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10147' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bne' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10148' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_blt' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10149' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bge' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10150' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bltu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10151' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_bgeu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10152' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10153' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10154' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10155' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lbu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10156' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_lhu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10157' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10158' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10159' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10160' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_addi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10161' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_slti' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10162' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sltiu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10163' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_xori' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10164' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_ori' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10165' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_andi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10166' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_slli' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10167' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_srli' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10168' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_srai' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10169' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_add' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10170' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sub' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10171' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sll' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10172' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_slt' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10173' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sltu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10174' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_xor' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10175' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_srl' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10176' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_sra' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10177' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_or' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10178' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_and' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10179' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdcycle' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10180' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdcycleh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10181' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdinstr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10182' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_rdinstrh' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10183' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_ecall_ebreak' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10184' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_fence' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10185' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_getq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10186' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_setq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10187' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_retirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10188' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_maskirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10189' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_waitirq' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10190' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\instr_timer' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10191' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10192' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rs1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10193' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_rs2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10194' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10195' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\decoded_imm_j' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10196' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\compressed_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10197' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lui_auipc_jal' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10198' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lb_lh_lw_lbu_lhu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10199' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_slli_srli_srai' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10200' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10201' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_sb_sh_sw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10202' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_sll_srl_sra' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10203' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10204' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_slti_blt_slt' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10205' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_sltiu_bltu_sltu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10206' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10207' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_lbu_lhu_lw' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10208' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_alu_reg_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10209' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_alu_reg_reg' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10210' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\is_compare' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
  created $dff cell `$procdff$10211' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_insn_addr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2588'.
  created $dff cell `$procdff$10212' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_ascii_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2588'.
  created $dff cell `$procdff$10213' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2588'.
  created $dff cell `$procdff$10214' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_opcode' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2588'.
  created $dff cell `$procdff$10215' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_rs1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2588'.
  created $dff cell `$procdff$10216' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_rs2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2588'.
  created $dff cell `$procdff$10217' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\q_insn_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2588'.
  created $dff cell `$procdff$10218' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_next' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2588'.
  created $dff cell `$procdff$10219' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\dbg_valid_insn' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2588'.
  created $dff cell `$procdff$10220' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_ascii_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2588'.
  created $dff cell `$procdff$10221' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_imm' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2588'.
  created $dff cell `$procdff$10222' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_opcode' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2588'.
  created $dff cell `$procdff$10223' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_rs1' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2588'.
  created $dff cell `$procdff$10224' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_rs2' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2588'.
  created $dff cell `$procdff$10225' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\cached_insn_rd' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2588'.
  created $dff cell `$procdff$10226' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_addr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2563'.
  created $dff cell `$procdff$10227' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_instr' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2563'.
  created $dff cell `$procdff$10228' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2563'.
  created $dff cell `$procdff$10229' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_wdata' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2563'.
  created $dff cell `$procdff$10230' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_wstrb' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2563'.
  created $dff cell `$procdff$10231' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_state' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2563'.
  created $dff cell `$procdff$10232' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_secondword' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2563'.
  created $dff cell `$procdff$10233' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\prefetched_high_word' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2563'.
  created $dff cell `$procdff$10234' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_16bit_buffer' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2563'.
  created $dff cell `$procdff$10235' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\next_insn_opcode' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2525'.
  created $dff cell `$procdff$10236' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_rdata_q' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2525'.
  created $dff cell `$procdff$10237' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\mem_la_firstword_reg' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2517'.
  created $dff cell `$procdff$10238' with positive edge clock.
Creating register for signal `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.\last_mem_valid' using process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2517'.
  created $dff cell `$procdff$10239' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain15_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7615$1654'.
  created $dff cell `$procdff$10240' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7617$256_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7615$1654'.
  created $dff cell `$procdff$10241' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7617$256_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7615$1654'.
  created $dff cell `$procdff$10242' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7617$256_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7615$1654'.
  created $dff cell `$procdff$10243' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain14_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7601$1646'.
  created $dff cell `$procdff$10244' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7603$255_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7601$1646'.
  created $dff cell `$procdff$10245' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7603$255_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7601$1646'.
  created $dff cell `$procdff$10246' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7603$255_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7601$1646'.
  created $dff cell `$procdff$10247' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain13_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7587$1638'.
  created $dff cell `$procdff$10248' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7589$254_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7587$1638'.
  created $dff cell `$procdff$10249' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7589$254_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7587$1638'.
  created $dff cell `$procdff$10250' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7589$254_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7587$1638'.
  created $dff cell `$procdff$10251' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain12_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7573$1630'.
  created $dff cell `$procdff$10252' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$253_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7573$1630'.
  created $dff cell `$procdff$10253' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$253_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7573$1630'.
  created $dff cell `$procdff$10254' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$253_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7573$1630'.
  created $dff cell `$procdff$10255' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain11_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7559$1622'.
  created $dff cell `$procdff$10256' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7561$252_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7559$1622'.
  created $dff cell `$procdff$10257' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7561$252_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7559$1622'.
  created $dff cell `$procdff$10258' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7561$252_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7559$1622'.
  created $dff cell `$procdff$10259' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain10_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7545$1614'.
  created $dff cell `$procdff$10260' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7547$251_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7545$1614'.
  created $dff cell `$procdff$10261' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7547$251_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7545$1614'.
  created $dff cell `$procdff$10262' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7547$251_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7545$1614'.
  created $dff cell `$procdff$10263' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain9_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7531$1606'.
  created $dff cell `$procdff$10264' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$250_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7531$1606'.
  created $dff cell `$procdff$10265' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$250_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7531$1606'.
  created $dff cell `$procdff$10266' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$250_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7531$1606'.
  created $dff cell `$procdff$10267' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain8_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1598'.
  created $dff cell `$procdff$10268' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7519$249_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1598'.
  created $dff cell `$procdff$10269' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7519$249_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1598'.
  created $dff cell `$procdff$10270' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7519$249_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1598'.
  created $dff cell `$procdff$10271' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain7_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7503$1590'.
  created $dff cell `$procdff$10272' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7505$248_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7503$1590'.
  created $dff cell `$procdff$10273' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7505$248_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7503$1590'.
  created $dff cell `$procdff$10274' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7505$248_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7503$1590'.
  created $dff cell `$procdff$10275' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain6_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7489$1582'.
  created $dff cell `$procdff$10276' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7491$247_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7489$1582'.
  created $dff cell `$procdff$10277' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7491$247_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7489$1582'.
  created $dff cell `$procdff$10278' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7491$247_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7489$1582'.
  created $dff cell `$procdff$10279' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain5_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7475$1574'.
  created $dff cell `$procdff$10280' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$246_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7475$1574'.
  created $dff cell `$procdff$10281' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$246_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7475$1574'.
  created $dff cell `$procdff$10282' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$246_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7475$1574'.
  created $dff cell `$procdff$10283' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain4_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7461$1566'.
  created $dff cell `$procdff$10284' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7463$245_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7461$1566'.
  created $dff cell `$procdff$10285' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7463$245_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7461$1566'.
  created $dff cell `$procdff$10286' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7463$245_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7461$1566'.
  created $dff cell `$procdff$10287' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain3_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7447$1558'.
  created $dff cell `$procdff$10288' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7449$244_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7447$1558'.
  created $dff cell `$procdff$10289' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7449$244_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7447$1558'.
  created $dff cell `$procdff$10290' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7449$244_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7447$1558'.
  created $dff cell `$procdff$10291' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain2_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7433$1550'.
  created $dff cell `$procdff$10292' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7435$243_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7433$1550'.
  created $dff cell `$procdff$10293' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7435$243_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7433$1550'.
  created $dff cell `$procdff$10294' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7435$243_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7433$1550'.
  created $dff cell `$procdff$10295' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain1_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7419$1542'.
  created $dff cell `$procdff$10296' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$242_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7419$1542'.
  created $dff cell `$procdff$10297' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$242_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7419$1542'.
  created $dff cell `$procdff$10298' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$242_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7419$1542'.
  created $dff cell `$procdff$10299' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain0_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7405$1534'.
  created $dff cell `$procdff$10300' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7407$241_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7405$1534'.
  created $dff cell `$procdff$10301' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7407$241_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7405$1534'.
  created $dff cell `$procdff$10302' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7407$241_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7405$1534'.
  created $dff cell `$procdff$10303' with positive edge clock.
Creating register for signal `\colorlight_i5.\tag_mem_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7298$1524'.
  created $dff cell `$procdff$10304' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7298$1524'.
  created $dff cell `$procdff$10305' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7298$1524'.
  created $dff cell `$procdff$10306' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7298$1524'.
  created $dff cell `$procdff$10307' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_5_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7281$1514'.
  created $dff cell `$procdff$10308' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7281$1514'.
  created $dff cell `$procdff$10309' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7281$1514'.
  created $dff cell `$procdff$10310' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7281$1514'.
  created $dff cell `$procdff$10311' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_4_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7263$1504'.
  created $dff cell `$procdff$10312' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7263$1504'.
  created $dff cell `$procdff$10313' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7263$1504'.
  created $dff cell `$procdff$10314' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7263$1504'.
  created $dff cell `$procdff$10315' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_3_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7245$1494'.
  created $dff cell `$procdff$10316' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7245$1494'.
  created $dff cell `$procdff$10317' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7245$1494'.
  created $dff cell `$procdff$10318' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7245$1494'.
  created $dff cell `$procdff$10319' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_2_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7227$1484'.
  created $dff cell `$procdff$10320' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7227$1484'.
  created $dff cell `$procdff$10321' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7227$1484'.
  created $dff cell `$procdff$10322' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7227$1484'.
  created $dff cell `$procdff$10323' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7203$1482'.
  created $dff cell `$procdff$10324' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$1474'.
  created $dff cell `$procdff$10325' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$235_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$1474'.
  created $dff cell `$procdff$10326' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$235_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$1474'.
  created $dff cell `$procdff$10327' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$235_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$1474'.
  created $dff cell `$procdff$10328' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_dat1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7182$1472'.
  created $dff cell `$procdff$10329' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7177$1464'.
  created $dff cell `$procdff$10330' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7179$234_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7177$1464'.
  created $dff cell `$procdff$10331' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7179$234_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7177$1464'.
  created $dff cell `$procdff$10332' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7179$234_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7177$1464'.
  created $dff cell `$procdff$10333' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7163$1462'.
  created $dff cell `$procdff$10334' with positive edge clock.
Creating register for signal `\colorlight_i5.\sram_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$1436'.
  created $dff cell `$procdff$10335' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_write_block.we_index' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$1436'.
  created $dff cell `$procdff$10336' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$230_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$1436'.
  created $dff cell `$procdff$10337' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$230_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$1436'.
  created $dff cell `$procdff$10338' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$230_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$1436'.
  created $dff cell `$procdff$10339' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$231_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$1436'.
  created $dff cell `$procdff$10340' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$231_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$1436'.
  created $dff cell `$procdff$10341' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$231_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$1436'.
  created $dff cell `$procdff$10342' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$232_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$1436'.
  created $dff cell `$procdff$10343' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$232_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$1436'.
  created $dff cell `$procdff$10344' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$232_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$1436'.
  created $dff cell `$procdff$10345' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$233_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$1436'.
  created $dff cell `$procdff$10346' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$233_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$1436'.
  created $dff cell `$procdff$10347' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$233_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$1436'.
  created $dff cell `$procdff$10348' with positive edge clock.
Creating register for signal `\colorlight_i5.\rom_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7129$1434'.
  created $dff cell `$procdff$10349' with positive edge clock.
Creating register for signal `\colorlight_i5.\serial_tx' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10350' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_clk' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10351' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_cs_n' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10352' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10353' with positive edge clock.
Creating register for signal `\colorlight_i5.\adr_offset_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10354' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_ack' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10355' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10356' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10357' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_fsm_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10358' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_fullmemorywe_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10359' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_grant' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10360' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_adr' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10361' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_dat_w' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10362' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10363' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10364' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10365' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10366' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10367' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10368' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_multiplexer_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10369' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10370' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10371' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid2' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10372' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid3' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10373' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_wdata_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10374' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_refresher_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10375' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramnativeportconverter_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10376' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespimmap_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10377' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespiphy_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10378' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_ack' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10379' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10380' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10381' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phyrx_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10382' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phytx_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10383' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10384' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_data' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10385' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_phase' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10386' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_rx_d' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10387' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_tick' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10388' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10389' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10390' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spimaster_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10391' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10392' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10393' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10394' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10395' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10396' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10397' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10398' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10399' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10400' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10401' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_status_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10402' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10403' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10404' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10405' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10406' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_status' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10407' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_pending' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10408' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_trigger_d' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10409' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10410' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_data' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10411' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_phase' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10412' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_tick' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10413' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10414' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10415' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10416' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10417' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_consume' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10418' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_level0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10419' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_produce' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10420' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_readable' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10421' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxempty_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10422' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxfull_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10423' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_status_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10424' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_consume' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10425' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_level0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10426' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_produce' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10427' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_readable' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10428' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txempty_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10429' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txfull_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10430' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone2csr_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10431' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface0_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10432' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface1_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10433' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface2_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10434' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface3_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10435' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface4_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10436' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface5_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10437' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface6_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10438' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_sel_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10439' with positive edge clock.
Creating register for signal `\colorlight_i5.\dfi_p0_rddata_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10440' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_chaser' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10441' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10442' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_mode' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10443' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10444' with positive edge clock.
Creating register for signal `\colorlight_i5.\leds_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10445' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_cs_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10446' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_cs_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10447' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_phyconfig_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10448' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_phyconfig_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10449' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10450' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10451' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10452' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_rx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10453' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_status_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10454' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10455' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10456' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10457' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_len' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10458' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_mask' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10459' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_payload_width' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10460' with positive edge clock.
Creating register for signal `\colorlight_i5.\master_tx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10461' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_burst_adr' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10462' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_burst_cs' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10463' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_byte_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10464' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10465' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10466' with positive edge clock.
Creating register for signal `\colorlight_i5.\mmap_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10467' with positive edge clock.
Creating register for signal `\colorlight_i5.\rddata_en' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10468' with positive edge clock.
Creating register for signal `\colorlight_i5.\regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10469' with positive edge clock.
Creating register for signal `\colorlight_i5.\regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10470' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_address_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10471' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_address_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10472' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_baddress_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10473' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_baddress_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10474' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_consume' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10475' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_level' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10476' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10477' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10478' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10479' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10480' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10481' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_produce' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10482' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_row' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10483' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_row_opened' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10484' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trascon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10485' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trascon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10486' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trccon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10487' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_trccon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10488' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_twtpcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10489' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine0_twtpcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10490' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_consume' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10491' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_level' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10492' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10493' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10494' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10495' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10496' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10497' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_produce' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10498' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_row' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10499' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_row_opened' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10500' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trascon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10501' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trascon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10502' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trccon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10503' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_trccon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10504' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_twtpcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10505' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine1_twtpcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10506' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_consume' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10507' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_level' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10508' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10509' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10510' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10511' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10512' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10513' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_produce' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10514' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_row' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10515' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_row_opened' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10516' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trascon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10517' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trascon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10518' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trccon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10519' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_trccon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10520' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_twtpcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10521' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine2_twtpcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10522' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_consume' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10523' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_level' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10524' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10525' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10526' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10527' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10528' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10529' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_produce' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10530' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_row' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10531' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_row_opened' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10532' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trascon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10533' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trascon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10534' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trccon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10535' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_trccon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10536' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_twtpcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10537' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_bankmachine3_twtpcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10538' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_choose_cmd_grant' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10539' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_choose_req_grant' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10540' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_a' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10541' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_ba' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10542' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_cas' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10543' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_ras' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10544' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_cmd_payload_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10545' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_command_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10546' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_command_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10547' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_address' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10548' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_bank' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10549' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_cas_n' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10550' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_cs_n' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10551' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_ras_n' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10552' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_rddata_en' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10553' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_we_n' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10554' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_dfi_p0_wrdata_en' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10555' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_postponer_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10556' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_postponer_req_o' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10557' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_rddata_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10558' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_rddata_status' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10559' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10560' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_sequencer_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10561' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_sequencer_done1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10562' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_sequencer_trigger' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10563' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10564' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_tccdcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10565' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_tccdcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10566' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_time0' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10567' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_time1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10568' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_timer_count1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10569' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_trrdcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10570' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_trrdcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10571' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_twtrcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10572' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_twtrcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10573' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_wrdata_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10574' with positive edge clock.
Creating register for signal `\colorlight_i5.\sdram_wrdata_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10575' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10576' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_slaves' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10577' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_clk_divider1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10578' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_control_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10579' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_control_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10580' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10581' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_cs_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10582' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_cs_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10583' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_loopback_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10584' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_loopback_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10585' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_miso1' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10586' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_miso_data' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10587' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_miso_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10588' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi_data' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10589' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10590' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi_sel' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10591' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_mosi_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10592' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi_status_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10593' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_clk' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10594' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_clk_reg' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10595' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_cnt' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10596' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10597' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_div' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10598' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_dq_oe' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10599' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_posedge_reg' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10600' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10601' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_in' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10602' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_in_cnt' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10603' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_out' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10604' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_sr_out_cnt' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10605' with positive edge clock.
Creating register for signal `\colorlight_i5.\spiflash_phy_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10606' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_aborted' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10607' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_cmd_addr' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10608' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_cmd_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10609' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_cmd_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10610' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_demux' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10611' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10612' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10613' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_payload_data' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10614' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10615' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_rdata_converter_converter_strobe_all' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10616' with positive edge clock.
Creating register for signal `\colorlight_i5.\wishbone_bridge_wdata_converter_converter_mux' using process `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
  created $dff cell `$procdff$10617' with positive edge clock.

4.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3226'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2307$3226'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3221'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2273$3221'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2249$3183'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3177'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2221$3177'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3140'.
Removing empty process `picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2464$3140'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3130'.
Removing empty process `picorv32_pcpi_div.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2438$3130'.
Found and cleaned up 61 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402$2934'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1348$2918'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2909'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1337$2909'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$2897'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1309$2897'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$2892'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1295$2892'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1293$2891'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2869'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1249$2869'.
Found and cleaned up 8 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2857'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1186$2857'.
Found and cleaned up 22 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:858$2594'.
Found and cleaned up 3 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2592'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:809$2592'.
Found and cleaned up 5 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2588'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778$2588'.
Found and cleaned up 48 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2587'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:701$2587'.
Found and cleaned up 16 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2563'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:565$2563'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1239$3115'.
Found and cleaned up 19 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2525'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:430$2525'.
Found and cleaned up 3 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2522'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:401$2522'.
Found and cleaned up 2 empty switches in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2517'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:390$2517'.
Found and cleaned up 1 empty switch in `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2443'.
Removing empty process `$paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:325$2443'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2237$2421'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2236$2420'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2215$2419'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2210$2418'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2207$2417'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$2416'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2184$2415'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2181$2414'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2180$2413'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2179$2412'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2178$2411'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2171$2410'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2170$2409'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2168$2408'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2167$2407'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2166$2406'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2165$2405'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2164$2404'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2160$2403'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2159$2402'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2158$2401'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2157$2400'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2156$2399'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$2398'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2154$2397'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2153$2396'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2152$2395'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2148$2394'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2146$2393'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2141$2392'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2140$2391'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2133$2390'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2128$2389'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2127$2388'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2126$2387'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2125$2386'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2124$2385'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2123$2384'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2122$2383'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2121$2382'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2120$2381'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2118$2380'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2117$2379'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2116$2378'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2115$2377'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2114$2376'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2113$2375'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2112$2374'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2111$2373'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2110$2372'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2109$2371'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2108$2370'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2107$2369'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2105$2368'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2102$2367'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2101$2366'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2099$2365'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2092$2364'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2090$2363'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2086$2362'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2085$2361'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2084$2360'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2083$2359'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2082$2358'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2081$2357'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2078$2356'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2075$2355'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2074$2354'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2073$2353'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2072$2352'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2071$2351'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2069$2350'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2068$2349'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2067$2348'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2064$2347'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2063$2346'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2062$2345'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2061$2344'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2060$2343'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2053$2342'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2052$2341'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2051$2340'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2050$2339'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2049$2338'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2048$2337'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2044$2336'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2042$2335'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2041$2334'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2040$2333'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2037$2332'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2036$2331'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2035$2330'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2034$2329'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2033$2328'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2030$2327'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2029$2326'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2028$2325'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2026$2324'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2020$2323'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2015$2322'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2013$2321'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2011$2320'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2009$2319'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1996$2318'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1995$2317'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1992$2316'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1991$2315'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1989$2314'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1988$2313'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1984$2312'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1982$2311'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1981$2310'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1979$2309'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1977$2308'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1976$2307'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1975$2306'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1974$2305'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1973$2304'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1972$2303'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1966$2302'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1964$2301'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1955$2300'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1953$2299'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1952$2298'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1950$2297'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1946$2296'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1944$2295'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1943$2294'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1941$2293'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1939$2292'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1937$2291'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1936$2290'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1933$2289'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1932$2288'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1931$2287'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1930$2286'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1929$2285'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1927$2284'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1925$2283'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1924$2282'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1923$2281'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1922$2280'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1921$2279'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1920$2278'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1919$2277'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1918$2276'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1917$2275'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1916$2274'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1885$2273'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1884$2272'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1883$2271'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1882$2270'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1881$2269'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1880$2268'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1879$2267'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1878$2266'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1877$2265'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1876$2264'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1875$2263'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1874$2262'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1873$2261'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1872$2260'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1871$2259'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1870$2258'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1869$2257'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1868$2256'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1867$2255'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1865$2254'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1863$2253'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1860$2252'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1858$2251'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1856$2250'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1854$2249'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1853$2248'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1852$2247'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1851$2246'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1839$2245'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1837$2244'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1835$2243'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1834$2242'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1832$2241'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1830$2240'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1827$2239'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1826$2238'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1825$2237'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1824$2236'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1823$2235'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1822$2234'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1820$2233'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1819$2232'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1818$2231'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1817$2230'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1816$2229'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1815$2228'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1814$2227'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1813$2226'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1812$2225'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1811$2224'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1809$2223'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1808$2222'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1806$2221'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1805$2220'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1803$2219'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1801$2218'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1800$2217'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1799$2216'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1795$2215'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1791$2214'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1790$2213'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1789$2212'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1788$2211'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1787$2210'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1785$2209'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1783$2208'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1782$2207'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1781$2206'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1777$2205'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1769$2204'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1767$2203'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1766$2202'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1764$2201'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1763$2200'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1761$2199'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1760$2198'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1731$2197'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1730$2196'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1729$2195'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1728$2194'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1726$2193'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1725$2192'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1724$2191'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1722$2190'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1719$2189'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1716$2188'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1714$2187'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1711$2186'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1710$2185'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1708$2184'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1707$2183'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1706$2182'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1705$2181'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1698$2180'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1688$2179'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1687$2178'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1686$2177'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1685$2176'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1684$2175'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1683$2174'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1682$2173'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1681$2172'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1680$2171'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1678$2170'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1677$2169'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1673$2168'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1671$2167'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1670$2166'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1668$2165'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1667$2164'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1665$2163'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1664$2162'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1635$2161'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1634$2160'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1633$2159'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1632$2158'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1630$2157'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1629$2156'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1628$2155'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1626$2154'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1623$2153'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1620$2152'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1618$2151'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1615$2150'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1614$2149'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1612$2148'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1611$2147'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1610$2146'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1609$2145'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1602$2144'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1592$2143'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1591$2142'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1590$2141'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1589$2140'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1588$2139'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1587$2138'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1586$2137'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1585$2136'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1584$2135'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1582$2134'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1581$2133'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1577$2132'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1575$2131'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1574$2130'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1572$2129'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1571$2128'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1569$2127'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1568$2126'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1539$2125'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1538$2124'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1537$2123'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1536$2122'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1534$2121'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1533$2120'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1532$2119'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1530$2118'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1527$2117'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1524$2116'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1522$2115'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1519$2114'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1518$2113'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1516$2112'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1515$2111'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1514$2110'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1513$2109'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1506$2108'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1496$2107'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1495$2106'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1494$2105'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1493$2104'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1492$2103'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1491$2102'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1490$2101'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1489$2100'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1488$2099'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1486$2098'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1485$2097'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1481$2096'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1479$2095'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1478$2094'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1476$2093'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1475$2092'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1473$2091'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1472$2090'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1443$2089'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1442$2088'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1441$2087'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1440$2086'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1438$2085'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1437$2084'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1436$2083'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1434$2082'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1431$2081'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1428$2080'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1426$2079'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1423$2078'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1422$2077'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1420$2076'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1419$2075'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1418$2074'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1417$2073'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1410$2072'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1400$2071'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1399$2070'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1398$2069'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1397$2068'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1396$2067'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1395$2066'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1394$2065'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1393$2064'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1392$2063'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1390$2062'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1389$2061'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1388$2060'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1387$2059'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1386$2058'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1385$2057'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1382$2056'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1380$2055'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1379$2054'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1378$2053'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1368$2052'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1367$2051'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1313$2050'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1311$2049'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1310$2048'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1309$2047'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1308$2046'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1306$2045'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1304$2044'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1303$2043'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1302$2042'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1301$2041'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1300$2040'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1299$2039'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1297$2038'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1293$2037'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1292$2036'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1291$2035'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1289$2034'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1288$2033'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1287$2032'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1286$2031'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1285$2030'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1281$2029'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1279$2028'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1275$2027'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1274$2026'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1273$2025'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1272$2024'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1271$2023'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1270$2022'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1269$2021'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1268$2020'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1251$2019'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1250$2018'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1249$2017'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1247$2016'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1246$2015'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1245$2014'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1244$2013'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1243$2012'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1242$2011'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1232$2010'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1231$2009'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1217$2008'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1215$2007'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1202$2006'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1200$2005'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1199$2004'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1198$2003'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1192$2002'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1191$2001'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1188$2000'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1187$1999'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1183$1998'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1182$1997'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1181$1996'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1180$1995'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1178$1994'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1177$1993'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1080$1992'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1079$1991'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1076$1990'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1075$1989'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1073$1988'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1067$1987'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1056$1986'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1055$1985'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1044$1984'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1042$1983'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1037$1982'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1032$1981'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1027$1980'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1022$1979'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1017$1978'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1012$1977'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1007$1976'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1004$1975'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1002$1974'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:1000$1973'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:998$1972'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:995$1971'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:993$1970'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:991$1969'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:989$1968'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:987$1967'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:985$1966'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:983$1965'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:981$1964'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:979$1963'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:977$1962'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:975$1961'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:973$1960'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:971$1959'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:969$1958'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:966$1957'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:964$1956'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:962$1955'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:960$1954'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:958$1953'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:956$1952'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:954$1951'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:952$1950'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:950$1949'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:948$1948'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:946$1947'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:944$1946'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:941$1945'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:939$1944'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:937$1943'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:935$1942'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:933$1941'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:931$1940'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:929$1939'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:927$1938'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:925$1937'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:923$1936'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:921$1935'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:919$1934'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:916$1933'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:914$1932'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:912$1931'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:910$1930'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:908$1929'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:906$1928'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:904$1927'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:902$1926'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:900$1925'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:898$1924'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:895$1923'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:893$1922'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:891$1921'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:889$1920'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:887$1919'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:885$1918'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:883$1917'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:881$1916'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:879$1915'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:877$1914'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:875$1913'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:873$1912'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:870$1911'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:868$1910'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:865$1909'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:863$1908'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:861$1907'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:859$1906'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:857$1905'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:855$1904'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:839$1903'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:838$1902'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:837$1901'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:836$1900'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:835$1899'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:834$1898'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:833$1897'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:832$1896'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:831$1895'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:830$1894'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:829$1893'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:828$1892'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:827$1891'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:826$1890'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:825$1889'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:824$1888'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:823$1887'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:822$1886'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:821$1885'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:820$1884'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:819$1883'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:818$1882'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:817$1881'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:816$1880'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:815$1879'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:814$1878'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:813$1877'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:812$1876'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:811$1875'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:810$1874'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:809$1873'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:808$1872'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:807$1871'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:806$1870'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:805$1869'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:804$1868'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:803$1867'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:802$1866'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:801$1865'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:797$1864'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:796$1863'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:783$1862'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:780$1861'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:773$1860'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:758$1859'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:757$1858'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:756$1857'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:755$1856'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:750$1855'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:748$1854'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:740$1853'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:739$1852'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:734$1851'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:733$1850'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:732$1849'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:730$1848'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:726$1847'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:723$1846'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:716$1845'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:699$1844'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:698$1843'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:693$1842'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:691$1841'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:683$1840'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:682$1839'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:677$1838'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:676$1837'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:675$1836'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:673$1835'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:672$1834'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:671$1833'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:669$1832'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:665$1831'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:664$1830'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:662$1829'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:661$1828'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:660$1827'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:659$1826'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:658$1825'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:657$1824'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:654$1823'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:646$1822'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:639$1821'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:638$1820'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:637$1819'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:636$1818'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:635$1817'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:634$1816'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:633$1815'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:632$1814'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:629$1813'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:628$1812'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:623$1811'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:622$1810'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:621$1809'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:620$1808'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:619$1807'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:616$1806'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:615$1805'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:614$1804'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:611$1803'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:610$1802'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:609$1801'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:608$1800'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:606$1799'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:605$1798'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:604$1797'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:603$1796'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:602$1795'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:601$1794'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:600$1793'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:599$1792'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:598$1791'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:597$1790'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:596$1789'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:595$1788'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:594$1787'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:592$1786'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:591$1785'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:590$1784'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:589$1783'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:587$1782'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:586$1781'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:584$1780'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:579$1779'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:577$1778'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:576$1777'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:575$1776'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:574$1775'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:572$1774'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:571$1773'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:570$1772'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:569$1771'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:568$1770'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:567$1769'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:566$1768'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:565$1767'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:564$1766'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:563$1765'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:562$1764'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:561$1763'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:560$1762'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:559$1761'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:558$1760'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:556$1759'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:550$1758'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:543$1757'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:542$1756'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:531$1755'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:530$1754'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:528$1753'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:509$1752'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:508$1751'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:507$1750'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:506$1749'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:505$1748'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:504$1747'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:491$1746'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:490$1745'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:489$1744'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:488$1743'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:487$1742'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:486$1741'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:485$1740'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:484$1739'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:483$1738'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:482$1737'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:481$1736'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:480$1735'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:479$1734'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:478$1733'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:477$1732'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:476$1731'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:475$1730'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:474$1729'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:473$1728'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:472$1727'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:471$1726'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:470$1725'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:469$1724'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:468$1723'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:467$1722'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:466$1721'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:465$1720'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:464$1719'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:463$1718'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:462$1717'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:460$1716'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:459$1715'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:458$1714'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:454$1713'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:452$1712'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:447$1711'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:446$1710'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:445$1709'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:444$1708'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:443$1707'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:442$1706'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:436$1705'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:435$1704'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:430$1703'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:423$1702'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:421$1701'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:408$1700'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7615$1654'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7615$1654'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7601$1646'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7601$1646'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7587$1638'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7587$1638'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7573$1630'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7573$1630'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7559$1622'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7559$1622'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7545$1614'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7545$1614'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7531$1606'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7531$1606'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1598'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7517$1598'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7503$1590'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7503$1590'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7489$1582'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7489$1582'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7475$1574'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7475$1574'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7461$1566'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7461$1566'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7447$1558'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7447$1558'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7433$1550'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7433$1550'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7419$1542'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7419$1542'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7405$1534'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7405$1534'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7298$1524'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7298$1524'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2244$2425'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7281$1514'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7281$1514'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2243$2424'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7263$1504'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7263$1504'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$2423'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7245$1494'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7245$1494'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2241$2422'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7227$1484'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7227$1484'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7203$1482'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7203$1482'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$1474'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7198$1474'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7182$1472'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7182$1472'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7177$1464'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7177$1464'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7163$1462'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$1436'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7144$1436'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7129$1434'.
Found and cleaned up 249 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5721$1211'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5685$1210'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5685$1210'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1203'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5668$1203'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5651$1196'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5651$1196'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5634$1189'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5634$1189'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5617$1182'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5617$1182'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5600$1175'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5600$1175'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5583$1174'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5583$1174'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5566$1173'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5566$1173'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5558$1159'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5550$1158'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1157'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5534$1143'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5526$1142'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1141'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5510$1127'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5502$1126'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5494$1125'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5486$1111'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5478$1110'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5470$1109'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5453$1108'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5453$1108'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5436$1107'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5436$1107'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5419$1106'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5419$1106'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1105'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1105'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5385$1104'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5385$1104'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5368$1103'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5368$1103'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5351$1102'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5351$1102'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1101'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5334$1101'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5317$1100'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5317$1100'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5300$1099'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5300$1099'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5283$1098'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5283$1098'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5266$1097'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5266$1097'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$1096'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5249$1096'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5232$1095'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5232$1095'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5215$1094'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5215$1094'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5198$1093'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5198$1093'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5181$1092'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5181$1092'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5164$1091'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5164$1091'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5156$1090'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5148$1089'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5140$1088'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5132$1087'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5124$1086'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1085'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5108$1084'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5100$1083'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5048$1075'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5041$1074'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5029$1071'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5029$1071'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5020$1068'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5020$1068'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5011$1065'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5011$1065'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5002$1062'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5002$1062'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1059'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1059'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1056'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4984$1056'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4975$1053'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4975$1053'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4966$1050'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4966$1050'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4942$1046'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4942$1046'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1043'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4933$1043'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4924$1040'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4924$1040'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4915$1037'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4915$1037'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4906$1034'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4906$1034'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4897$1031'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4897$1031'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4888$1028'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4888$1028'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4879$1025'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4879$1025'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4870$1023'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4855$1020'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4855$1020'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4846$1017'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4846$1017'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4837$1014'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4837$1014'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1011'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4828$1011'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4819$1008'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4819$1008'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4810$1005'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4810$1005'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4793$1003'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4785$1002'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4785$1002'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4777$999'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4777$999'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4768$996'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4768$996'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4759$993'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4759$993'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4750$990'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4750$990'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4741$987'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4741$987'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4732$984'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4732$984'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4703$980'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4703$980'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4694$977'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4694$977'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$974'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4685$974'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4676$971'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4676$971'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4667$968'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4667$968'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4658$965'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4658$965'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4649$962'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4649$962'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4638$958'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4638$958'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4629$956'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4617$954'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4617$954'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4609$951'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4609$951'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4600$948'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4600$948'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4591$945'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4591$945'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4546$937'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4497$933'.
Found and cleaned up 5 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4445$913'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4420$909'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4381$908'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4354$902'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4310$897'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4298$895'.
Found and cleaned up 7 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4228$889'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4206$888'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4191$876'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4171$875'.
Found and cleaned up 9 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4063$728'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4050$719'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4050$719'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4041$712'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4041$712'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4032$705'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4032$705'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4023$698'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4023$698'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4017$697'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4017$697'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4011$696'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4011$696'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4005$695'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4005$695'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3991$642'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3984$639'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3984$639'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3978$638'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3978$638'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3972$637'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3972$637'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3958$584'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3851$541'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3823$532'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3823$532'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3801$528'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3801$528'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$519'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3790$519'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3688$511'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3660$502'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3660$502'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3638$498'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3638$498'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$489'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3627$489'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3525$481'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3497$472'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3497$472'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3475$468'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3475$468'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$459'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3464$459'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3362$451'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3334$442'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3334$442'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3312$438'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3312$438'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3301$429'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3301$429'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$425'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$425'.
Found and cleaned up 3 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3189$412'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3189$412'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3107$411'.
Found and cleaned up 11 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$402'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2975$390'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2975$390'.
Found and cleaned up 13 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2799$376'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2792$374'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2792$374'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2764$373'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2731$372'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2720$371'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2720$371'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2601$366'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2601$366'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2592$362'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2592$362'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2573$354'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2573$354'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2543$343'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2543$343'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2518$334'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2518$334'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2510$332'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2510$332'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2444$321'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2402$318'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2392$305'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2373$303'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2373$303'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2357$288'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2307$270'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2289$264'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2258$259'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2251$258'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2251$258'.
Cleaned up 735 empty switches.

4.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_pcpi_mul.
<suppressed ~14 debug messages>
Optimizing module picorv32_pcpi_div.
<suppressed ~12 debug messages>
Optimizing module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
<suppressed ~648 debug messages>
Optimizing module colorlight_i5.
<suppressed ~471 debug messages>

4.6. Executing FLATTEN pass (flatten design).
Deleting now unused module picorv32_pcpi_mul.
Deleting now unused module picorv32_pcpi_div.
Deleting now unused module $paramod$ee915965d455f77938b0f11429bcee74abc062fb\picorv32.
<suppressed ~3 debug messages>

4.7. Executing TRIBUF pass.

4.8. Executing DEMINOUT pass (demote inout ports to input or output).

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~128 debug messages>

4.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1157 unused cells and 6203 unused wires.
<suppressed ~1316 debug messages>

4.11. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Warning: Wire colorlight_i5.\spiflash_phy_dq_i [0] is used but has no driver.
Found and reported 1 problems.

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~2550 debug messages>
Removed a total of 850 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3244: \picorv32.genblk1.genblk1.pcpi_mul.mul_waiting -> 1'0
      Replacing known input bits on port A of cell $procmux$8275: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$8273: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$8270: \basesoc_litedramnativeportconverter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9942: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9940: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9937: \basesoc_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9988: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9986: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9983: \basesoc_rs232phytx_state -> 1'0
      Replacing known input bits on port B of cell $procmux$7008: \sdram_twtrcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7006: \sdram_twtrcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7024: \sdram_trrdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7022: \sdram_trrdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7054: \sdram_tccdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7052: \sdram_tccdcon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$7082: \sdram_sequencer_count -> 1'0
      Replacing known input bits on port B of cell $procmux$7189: \sdram_bankmachine3_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7187: \sdram_bankmachine3_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7205: \sdram_bankmachine3_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7203: \sdram_bankmachine3_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7221: \sdram_bankmachine3_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7219: \sdram_bankmachine3_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7284: \sdram_bankmachine2_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7282: \sdram_bankmachine2_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7300: \sdram_bankmachine2_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7298: \sdram_bankmachine2_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7316: \sdram_bankmachine2_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7314: \sdram_bankmachine2_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7379: \sdram_bankmachine1_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7377: \sdram_bankmachine1_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7395: \sdram_bankmachine1_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7393: \sdram_bankmachine1_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7411: \sdram_bankmachine1_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7409: \sdram_bankmachine1_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7474: \sdram_bankmachine0_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7472: \sdram_bankmachine0_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7490: \sdram_bankmachine0_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7488: \sdram_bankmachine0_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7506: \sdram_bankmachine0_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7504: \sdram_bankmachine0_trascon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$7775: \basesoc_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$7773: \basesoc_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$7771: \basesoc_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$7779: \basesoc_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$7777: \basesoc_grant -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3421.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3431.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3433.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3439.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3446.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3448.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3454.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3463.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3483.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3489.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3492.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3505.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3512.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3515.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3528.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3540.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3543.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3552.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3555.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3563.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3565.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3568.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3582.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3584.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3586.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3589.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3602.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3604.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3607.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3619.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3622.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3629.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3631.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3634.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3657.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3659.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3661.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3664.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3686.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3688.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3691.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3710.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3712.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3715.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3734.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3736.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3739.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3760.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3763.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3777.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3780.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3782.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3784.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3787.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3797.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3802.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3805.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3828.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3831.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3833.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3835.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3838.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$3850.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3853.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3896.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3909.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$3922.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$5079.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$5088.
    dead port 1/8 on $pmux $flatten\picorv32.$procmux$5103.
    dead port 2/8 on $pmux $flatten\picorv32.$procmux$5103.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$6232.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$6239.
    dead port 3/4 on $pmux $flatten\picorv32.$procmux$6265.
    dead port 1/2 on $mux $procmux$7643.
Removed 75 multiplexer ports.
<suppressed ~3004 debug messages>

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $flatten\picorv32.$reduce_or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:329$2451: { \picorv32.genblk2.pcpi_div.pcpi_ready \picorv32.genblk1.genblk1.pcpi_mul.pcpi_ready }
    New input vector for $reduce_or cell $flatten\picorv32.$reduce_or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:328$2447: { \picorv32.genblk2.pcpi_div.pcpi_wait \picorv32.genblk1.genblk1.pcpi_mul.pcpi_wait }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3473: { $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2898_Y $auto$opt_reduce.cc:137:opt_pmux$10650 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3495: { $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2898_Y $flatten\picorv32.$procmux$3479_CMP $flatten\picorv32.$procmux$3478_CMP $auto$opt_reduce.cc:137:opt_pmux$10652 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3518: { $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2898_Y $auto$opt_reduce.cc:137:opt_pmux$10654 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3886: { $flatten\picorv32.$procmux$3475_CMP $auto$opt_reduce.cc:137:opt_pmux$10656 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3899: { $auto$opt_reduce.cc:137:opt_pmux$10658 $flatten\picorv32.$procmux$3474_CMP }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3912: { $flatten\picorv32.$procmux$3477_CMP $auto$opt_reduce.cc:137:opt_pmux$10660 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4153: { \picorv32.instr_trap \picorv32.is_rdcycle_rdcycleh_rdinstr_rdinstrh $auto$opt_reduce.cc:137:opt_pmux$10662 \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4197: { \picorv32.is_slli_srli_srai $auto$opt_reduce.cc:137:opt_pmux$10664 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4381: { $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2898_Y $flatten\picorv32.$procmux$3479_CMP $flatten\picorv32.$procmux$3478_CMP $flatten\picorv32.$procmux$3477_CMP $auto$opt_reduce.cc:137:opt_pmux$10666 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4404: { \picorv32.instr_trap $auto$opt_reduce.cc:137:opt_pmux$10668 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4491: { \picorv32.instr_trap $auto$opt_reduce.cc:137:opt_pmux$10672 $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3020_Y \picorv32.is_slli_srli_srai $auto$opt_reduce.cc:137:opt_pmux$10670 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4665: { $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2898_Y $flatten\picorv32.$procmux$3479_CMP $flatten\picorv32.$procmux$3478_CMP $flatten\picorv32.$procmux$3476_CMP }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4691: { \picorv32.instr_trap $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3020_Y $auto$opt_reduce.cc:137:opt_pmux$10676 $auto$opt_reduce.cc:137:opt_pmux$10674 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4877: { $auto$opt_reduce.cc:137:opt_pmux$10680 $auto$opt_reduce.cc:137:opt_pmux$10678 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4929: { \picorv32.is_lui_auipc_jal $auto$opt_reduce.cc:137:opt_pmux$10682 }
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$5064:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912
      New ports: A=1'0, B=1'1, Y=$flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0]
      New connections: $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [31:1] = { $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] $flatten\picorv32.$0$memwr$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1344$2442_EN[31:0]$2912 [0] }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5074: $auto$opt_reduce.cc:137:opt_pmux$10684
    Consolidated identical input bits for $mux cell $procmux$6274:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7617$256_EN[7:0]$1657
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7617$256_EN[7:0]$1657 [0]
      New connections: $0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7617$256_EN[7:0]$1657 [7:1] = { $0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7617$256_EN[7:0]$1657 [0] $0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7617$256_EN[7:0]$1657 [0] $0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7617$256_EN[7:0]$1657 [0] $0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7617$256_EN[7:0]$1657 [0] $0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7617$256_EN[7:0]$1657 [0] $0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7617$256_EN[7:0]$1657 [0] $0$memwr$\data_mem_grain15$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7617$256_EN[7:0]$1657 [0] }
    Consolidated identical input bits for $mux cell $procmux$6283:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7603$255_EN[7:0]$1649
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7603$255_EN[7:0]$1649 [0]
      New connections: $0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7603$255_EN[7:0]$1649 [7:1] = { $0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7603$255_EN[7:0]$1649 [0] $0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7603$255_EN[7:0]$1649 [0] $0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7603$255_EN[7:0]$1649 [0] $0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7603$255_EN[7:0]$1649 [0] $0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7603$255_EN[7:0]$1649 [0] $0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7603$255_EN[7:0]$1649 [0] $0$memwr$\data_mem_grain14$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7603$255_EN[7:0]$1649 [0] }
    Consolidated identical input bits for $mux cell $procmux$6292:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7589$254_EN[7:0]$1641
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7589$254_EN[7:0]$1641 [0]
      New connections: $0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7589$254_EN[7:0]$1641 [7:1] = { $0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7589$254_EN[7:0]$1641 [0] $0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7589$254_EN[7:0]$1641 [0] $0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7589$254_EN[7:0]$1641 [0] $0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7589$254_EN[7:0]$1641 [0] $0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7589$254_EN[7:0]$1641 [0] $0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7589$254_EN[7:0]$1641 [0] $0$memwr$\data_mem_grain13$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7589$254_EN[7:0]$1641 [0] }
    Consolidated identical input bits for $mux cell $procmux$6301:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$253_EN[7:0]$1633
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$253_EN[7:0]$1633 [0]
      New connections: $0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$253_EN[7:0]$1633 [7:1] = { $0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$253_EN[7:0]$1633 [0] $0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$253_EN[7:0]$1633 [0] $0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$253_EN[7:0]$1633 [0] $0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$253_EN[7:0]$1633 [0] $0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$253_EN[7:0]$1633 [0] $0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$253_EN[7:0]$1633 [0] $0$memwr$\data_mem_grain12$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7575$253_EN[7:0]$1633 [0] }
    Consolidated identical input bits for $mux cell $procmux$6310:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7561$252_EN[7:0]$1625
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7561$252_EN[7:0]$1625 [0]
      New connections: $0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7561$252_EN[7:0]$1625 [7:1] = { $0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7561$252_EN[7:0]$1625 [0] $0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7561$252_EN[7:0]$1625 [0] $0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7561$252_EN[7:0]$1625 [0] $0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7561$252_EN[7:0]$1625 [0] $0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7561$252_EN[7:0]$1625 [0] $0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7561$252_EN[7:0]$1625 [0] $0$memwr$\data_mem_grain11$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7561$252_EN[7:0]$1625 [0] }
    Consolidated identical input bits for $mux cell $procmux$6319:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7547$251_EN[7:0]$1617
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7547$251_EN[7:0]$1617 [0]
      New connections: $0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7547$251_EN[7:0]$1617 [7:1] = { $0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7547$251_EN[7:0]$1617 [0] $0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7547$251_EN[7:0]$1617 [0] $0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7547$251_EN[7:0]$1617 [0] $0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7547$251_EN[7:0]$1617 [0] $0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7547$251_EN[7:0]$1617 [0] $0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7547$251_EN[7:0]$1617 [0] $0$memwr$\data_mem_grain10$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7547$251_EN[7:0]$1617 [0] }
    Consolidated identical input bits for $mux cell $procmux$6328:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$250_EN[7:0]$1609
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$250_EN[7:0]$1609 [0]
      New connections: $0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$250_EN[7:0]$1609 [7:1] = { $0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$250_EN[7:0]$1609 [0] $0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$250_EN[7:0]$1609 [0] $0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$250_EN[7:0]$1609 [0] $0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$250_EN[7:0]$1609 [0] $0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$250_EN[7:0]$1609 [0] $0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$250_EN[7:0]$1609 [0] $0$memwr$\data_mem_grain9$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7533$250_EN[7:0]$1609 [0] }
    Consolidated identical input bits for $mux cell $procmux$6337:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7519$249_EN[7:0]$1601
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7519$249_EN[7:0]$1601 [0]
      New connections: $0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7519$249_EN[7:0]$1601 [7:1] = { $0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7519$249_EN[7:0]$1601 [0] $0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7519$249_EN[7:0]$1601 [0] $0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7519$249_EN[7:0]$1601 [0] $0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7519$249_EN[7:0]$1601 [0] $0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7519$249_EN[7:0]$1601 [0] $0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7519$249_EN[7:0]$1601 [0] $0$memwr$\data_mem_grain8$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7519$249_EN[7:0]$1601 [0] }
    Consolidated identical input bits for $mux cell $procmux$6346:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7505$248_EN[7:0]$1593
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7505$248_EN[7:0]$1593 [0]
      New connections: $0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7505$248_EN[7:0]$1593 [7:1] = { $0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7505$248_EN[7:0]$1593 [0] $0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7505$248_EN[7:0]$1593 [0] $0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7505$248_EN[7:0]$1593 [0] $0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7505$248_EN[7:0]$1593 [0] $0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7505$248_EN[7:0]$1593 [0] $0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7505$248_EN[7:0]$1593 [0] $0$memwr$\data_mem_grain7$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7505$248_EN[7:0]$1593 [0] }
    Consolidated identical input bits for $mux cell $procmux$6355:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7491$247_EN[7:0]$1585
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7491$247_EN[7:0]$1585 [0]
      New connections: $0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7491$247_EN[7:0]$1585 [7:1] = { $0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7491$247_EN[7:0]$1585 [0] $0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7491$247_EN[7:0]$1585 [0] $0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7491$247_EN[7:0]$1585 [0] $0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7491$247_EN[7:0]$1585 [0] $0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7491$247_EN[7:0]$1585 [0] $0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7491$247_EN[7:0]$1585 [0] $0$memwr$\data_mem_grain6$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7491$247_EN[7:0]$1585 [0] }
    Consolidated identical input bits for $mux cell $procmux$6364:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$246_EN[7:0]$1577
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$246_EN[7:0]$1577 [0]
      New connections: $0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$246_EN[7:0]$1577 [7:1] = { $0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$246_EN[7:0]$1577 [0] $0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$246_EN[7:0]$1577 [0] $0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$246_EN[7:0]$1577 [0] $0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$246_EN[7:0]$1577 [0] $0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$246_EN[7:0]$1577 [0] $0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$246_EN[7:0]$1577 [0] $0$memwr$\data_mem_grain5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7477$246_EN[7:0]$1577 [0] }
    Consolidated identical input bits for $mux cell $procmux$6373:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7463$245_EN[7:0]$1569
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7463$245_EN[7:0]$1569 [0]
      New connections: $0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7463$245_EN[7:0]$1569 [7:1] = { $0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7463$245_EN[7:0]$1569 [0] $0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7463$245_EN[7:0]$1569 [0] $0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7463$245_EN[7:0]$1569 [0] $0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7463$245_EN[7:0]$1569 [0] $0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7463$245_EN[7:0]$1569 [0] $0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7463$245_EN[7:0]$1569 [0] $0$memwr$\data_mem_grain4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7463$245_EN[7:0]$1569 [0] }
    Consolidated identical input bits for $mux cell $procmux$6382:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7449$244_EN[7:0]$1561
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7449$244_EN[7:0]$1561 [0]
      New connections: $0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7449$244_EN[7:0]$1561 [7:1] = { $0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7449$244_EN[7:0]$1561 [0] $0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7449$244_EN[7:0]$1561 [0] $0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7449$244_EN[7:0]$1561 [0] $0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7449$244_EN[7:0]$1561 [0] $0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7449$244_EN[7:0]$1561 [0] $0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7449$244_EN[7:0]$1561 [0] $0$memwr$\data_mem_grain3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7449$244_EN[7:0]$1561 [0] }
    Consolidated identical input bits for $mux cell $procmux$6391:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7435$243_EN[7:0]$1553
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7435$243_EN[7:0]$1553 [0]
      New connections: $0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7435$243_EN[7:0]$1553 [7:1] = { $0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7435$243_EN[7:0]$1553 [0] $0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7435$243_EN[7:0]$1553 [0] $0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7435$243_EN[7:0]$1553 [0] $0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7435$243_EN[7:0]$1553 [0] $0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7435$243_EN[7:0]$1553 [0] $0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7435$243_EN[7:0]$1553 [0] $0$memwr$\data_mem_grain2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7435$243_EN[7:0]$1553 [0] }
    Consolidated identical input bits for $mux cell $procmux$6400:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$242_EN[7:0]$1545
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$242_EN[7:0]$1545 [0]
      New connections: $0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$242_EN[7:0]$1545 [7:1] = { $0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$242_EN[7:0]$1545 [0] $0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$242_EN[7:0]$1545 [0] $0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$242_EN[7:0]$1545 [0] $0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$242_EN[7:0]$1545 [0] $0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$242_EN[7:0]$1545 [0] $0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$242_EN[7:0]$1545 [0] $0$memwr$\data_mem_grain1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7421$242_EN[7:0]$1545 [0] }
    Consolidated identical input bits for $mux cell $procmux$6409:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7407$241_EN[7:0]$1537
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7407$241_EN[7:0]$1537 [0]
      New connections: $0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7407$241_EN[7:0]$1537 [7:1] = { $0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7407$241_EN[7:0]$1537 [0] $0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7407$241_EN[7:0]$1537 [0] $0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7407$241_EN[7:0]$1537 [0] $0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7407$241_EN[7:0]$1537 [0] $0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7407$241_EN[7:0]$1537 [0] $0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7407$241_EN[7:0]$1537 [0] $0$memwr$\data_mem_grain0$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7407$241_EN[7:0]$1537 [0] }
    Consolidated identical input bits for $mux cell $procmux$6418:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527
      New ports: A=1'0, B=1'1, Y=$0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0]
      New connections: $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [21:1] = { $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] $0$memwr$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7300$240_EN[21:0]$1527 [0] }
    Consolidated identical input bits for $mux cell $procmux$6427:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0]
      New connections: $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [21:1] = { $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] $0$memwr$\storage_5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7283$239_EN[21:0]$1517 [0] }
    Consolidated identical input bits for $mux cell $procmux$6436:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0]
      New connections: $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [21:1] = { $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] $0$memwr$\storage_4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7265$238_EN[21:0]$1507 [0] }
    Consolidated identical input bits for $mux cell $procmux$6445:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0]
      New connections: $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [21:1] = { $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] $0$memwr$\storage_3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$237_EN[21:0]$1497 [0] }
    Consolidated identical input bits for $mux cell $procmux$6454:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0]
      New connections: $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [21:1] = { $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] $0$memwr$\storage_2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7229$236_EN[21:0]$1487 [0] }
    Consolidated identical input bits for $mux cell $procmux$6465:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$235_EN[9:0]$1477
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$235_EN[9:0]$1477 [0]
      New connections: $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$235_EN[9:0]$1477 [9:1] = { $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$235_EN[9:0]$1477 [0] $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$235_EN[9:0]$1477 [0] $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$235_EN[9:0]$1477 [0] $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$235_EN[9:0]$1477 [0] $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$235_EN[9:0]$1477 [0] $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$235_EN[9:0]$1477 [0] $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$235_EN[9:0]$1477 [0] $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$235_EN[9:0]$1477 [0] $0$memwr$\storage_1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7200$235_EN[9:0]$1477 [0] }
    Consolidated identical input bits for $mux cell $procmux$6476:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7179$234_EN[9:0]$1467
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7179$234_EN[9:0]$1467 [0]
      New connections: $0$memwr$\storage$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7179$234_EN[9:0]$1467 [9:1] = { $0$memwr$\storage$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7179$234_EN[9:0]$1467 [0] $0$memwr$\storage$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7179$234_EN[9:0]$1467 [0] $0$memwr$\storage$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7179$234_EN[9:0]$1467 [0] $0$memwr$\storage$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7179$234_EN[9:0]$1467 [0] $0$memwr$\storage$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7179$234_EN[9:0]$1467 [0] $0$memwr$\storage$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7179$234_EN[9:0]$1467 [0] $0$memwr$\storage$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7179$234_EN[9:0]$1467 [0] $0$memwr$\storage$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7179$234_EN[9:0]$1467 [0] $0$memwr$\storage$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7179$234_EN[9:0]$1467 [0] }
    Consolidated identical input bits for $mux cell $procmux$6485:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$233_EN[31:0]$1448
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$233_EN[31:0]$1448 [24]
      New connections: { $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$233_EN[31:0]$1448 [31:25] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$233_EN[31:0]$1448 [23:0] } = { $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$233_EN[31:0]$1448 [24] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$233_EN[31:0]$1448 [24] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$233_EN[31:0]$1448 [24] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$233_EN[31:0]$1448 [24] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$233_EN[31:0]$1448 [24] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$233_EN[31:0]$1448 [24] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$233_EN[31:0]$1448 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$6494:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$232_EN[31:0]$1445
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$232_EN[31:0]$1445 [16]
      New connections: { $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$232_EN[31:0]$1445 [31:17] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$232_EN[31:0]$1445 [15:0] } = { 8'00000000 $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$232_EN[31:0]$1445 [16] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$232_EN[31:0]$1445 [16] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$232_EN[31:0]$1445 [16] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$232_EN[31:0]$1445 [16] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$232_EN[31:0]$1445 [16] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$232_EN[31:0]$1445 [16] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$232_EN[31:0]$1445 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$6503:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$231_EN[31:0]$1442
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$231_EN[31:0]$1442 [8]
      New connections: { $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$231_EN[31:0]$1442 [31:9] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$231_EN[31:0]$1442 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$231_EN[31:0]$1442 [8] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$231_EN[31:0]$1442 [8] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$231_EN[31:0]$1442 [8] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$231_EN[31:0]$1442 [8] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$231_EN[31:0]$1442 [8] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$231_EN[31:0]$1442 [8] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$231_EN[31:0]$1442 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$6512:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$230_EN[31:0]$1439
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$230_EN[31:0]$1439 [0]
      New connections: $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$230_EN[31:0]$1439 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$230_EN[31:0]$1439 [0] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$230_EN[31:0]$1439 [0] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$230_EN[31:0]$1439 [0] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$230_EN[31:0]$1439 [0] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$230_EN[31:0]$1439 [0] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$230_EN[31:0]$1439 [0] $0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$230_EN[31:0]$1439 [0] }
    New ctrl vector for $pmux cell $procmux$6581: { $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4594$946_Y $procmux$6588_CMP $procmux$6587_CMP $auto$opt_reduce.cc:137:opt_pmux$10686 $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP }
    New ctrl vector for $pmux cell $procmux$6671: { $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4594$946_Y $procmux$6588_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP }
    New ctrl vector for $pmux cell $procmux$6924: { $procmux$6928_CMP $auto$opt_reduce.cc:137:opt_pmux$10688 }
    New ctrl vector for $pmux cell $procmux$7820: $auto$opt_reduce.cc:137:opt_pmux$10690
    New ctrl vector for $pmux cell $procmux$7825: $auto$opt_reduce.cc:137:opt_pmux$10692
    New ctrl vector for $pmux cell $procmux$7830: { $procmux$7823_CMP $auto$opt_reduce.cc:137:opt_pmux$10694 }
    New ctrl vector for $pmux cell $procmux$7835: { $procmux$7823_CMP $auto$opt_reduce.cc:137:opt_pmux$10696 }
    New ctrl vector for $pmux cell $procmux$7840: { $procmux$7823_CMP $auto$opt_reduce.cc:137:opt_pmux$10698 }
    New ctrl vector for $pmux cell $procmux$7845: { $procmux$7823_CMP $auto$opt_reduce.cc:137:opt_pmux$10700 }
    New ctrl vector for $pmux cell $procmux$7850: { $procmux$7823_CMP $auto$opt_reduce.cc:137:opt_pmux$10702 }
    New ctrl vector for $pmux cell $procmux$8121: $auto$opt_reduce.cc:137:opt_pmux$10704
    New ctrl vector for $pmux cell $procmux$8133: $auto$opt_reduce.cc:137:opt_pmux$10706
    New ctrl vector for $pmux cell $procmux$8137: $auto$opt_reduce.cc:137:opt_pmux$10708
    New ctrl vector for $pmux cell $procmux$8141: $auto$opt_reduce.cc:137:opt_pmux$10710
    New ctrl vector for $pmux cell $procmux$8153: $auto$opt_reduce.cc:137:opt_pmux$10712
    New ctrl vector for $pmux cell $procmux$8178: { $procmux$8176_CMP $auto$opt_reduce.cc:137:opt_pmux$10714 }
    New ctrl vector for $pmux cell $procmux$8187: $auto$opt_reduce.cc:137:opt_pmux$10716
    New ctrl vector for $pmux cell $procmux$8204: $auto$opt_reduce.cc:137:opt_pmux$10718
    New ctrl vector for $pmux cell $procmux$8229: $auto$opt_reduce.cc:137:opt_pmux$10720
    New ctrl vector for $pmux cell $procmux$8249: $auto$opt_reduce.cc:137:opt_pmux$10722
    New ctrl vector for $pmux cell $procmux$8403: $auto$opt_reduce.cc:137:opt_pmux$10724
    New ctrl vector for $pmux cell $procmux$8407: $auto$opt_reduce.cc:137:opt_pmux$10726
    New ctrl vector for $pmux cell $procmux$8453: { $procmux$8444_CMP $auto$opt_reduce.cc:137:opt_pmux$10728 }
    New ctrl vector for $pmux cell $procmux$8466: $auto$opt_reduce.cc:137:opt_pmux$10730
    New ctrl vector for $pmux cell $procmux$8486: $auto$opt_reduce.cc:137:opt_pmux$10732
    New ctrl vector for $pmux cell $procmux$8493: $auto$opt_reduce.cc:137:opt_pmux$10734
    New ctrl vector for $pmux cell $procmux$8571: $auto$opt_reduce.cc:137:opt_pmux$10736
    New ctrl vector for $pmux cell $procmux$8590: $auto$opt_reduce.cc:137:opt_pmux$10738
    New ctrl vector for $pmux cell $procmux$8610: $auto$opt_reduce.cc:137:opt_pmux$10740
    New ctrl vector for $pmux cell $procmux$8632: { $procmux$8557_CMP $procmux$8549_CMP $auto$opt_reduce.cc:137:opt_pmux$10742 }
    New ctrl vector for $pmux cell $procmux$8656: { $procmux$8557_CMP $auto$opt_reduce.cc:137:opt_pmux$10744 }
    New ctrl vector for $pmux cell $procmux$8687: $auto$opt_reduce.cc:137:opt_pmux$10746
    New ctrl vector for $pmux cell $procmux$8707: $auto$opt_reduce.cc:137:opt_pmux$10748
    New ctrl vector for $pmux cell $procmux$8733: $auto$opt_reduce.cc:137:opt_pmux$10750
    New ctrl vector for $pmux cell $procmux$8792: $auto$opt_reduce.cc:137:opt_pmux$10752
    New ctrl vector for $pmux cell $procmux$8811: $auto$opt_reduce.cc:137:opt_pmux$10754
    New ctrl vector for $pmux cell $procmux$8831: $auto$opt_reduce.cc:137:opt_pmux$10756
    New ctrl vector for $pmux cell $procmux$8853: { $procmux$8778_CMP $procmux$8770_CMP $auto$opt_reduce.cc:137:opt_pmux$10758 }
    New ctrl vector for $pmux cell $procmux$8877: { $procmux$8778_CMP $auto$opt_reduce.cc:137:opt_pmux$10760 }
    New ctrl vector for $pmux cell $procmux$8908: $auto$opt_reduce.cc:137:opt_pmux$10762
    New ctrl vector for $pmux cell $procmux$8928: $auto$opt_reduce.cc:137:opt_pmux$10764
    New ctrl vector for $pmux cell $procmux$8954: $auto$opt_reduce.cc:137:opt_pmux$10766
    New ctrl vector for $pmux cell $procmux$9013: $auto$opt_reduce.cc:137:opt_pmux$10768
    New ctrl vector for $pmux cell $procmux$9032: $auto$opt_reduce.cc:137:opt_pmux$10770
    New ctrl vector for $pmux cell $procmux$9052: $auto$opt_reduce.cc:137:opt_pmux$10772
    New ctrl vector for $pmux cell $procmux$9074: { $procmux$8999_CMP $procmux$8991_CMP $auto$opt_reduce.cc:137:opt_pmux$10774 }
    New ctrl vector for $pmux cell $procmux$9098: { $procmux$8999_CMP $auto$opt_reduce.cc:137:opt_pmux$10776 }
    New ctrl vector for $pmux cell $procmux$9129: $auto$opt_reduce.cc:137:opt_pmux$10778
    New ctrl vector for $pmux cell $procmux$9149: $auto$opt_reduce.cc:137:opt_pmux$10780
    New ctrl vector for $pmux cell $procmux$9175: $auto$opt_reduce.cc:137:opt_pmux$10782
    New ctrl vector for $pmux cell $procmux$9234: $auto$opt_reduce.cc:137:opt_pmux$10784
    New ctrl vector for $pmux cell $procmux$9253: $auto$opt_reduce.cc:137:opt_pmux$10786
    New ctrl vector for $pmux cell $procmux$9273: $auto$opt_reduce.cc:137:opt_pmux$10788
    New ctrl vector for $pmux cell $procmux$9295: { $procmux$9220_CMP $procmux$9212_CMP $auto$opt_reduce.cc:137:opt_pmux$10790 }
    New ctrl vector for $pmux cell $procmux$9319: { $procmux$9220_CMP $auto$opt_reduce.cc:137:opt_pmux$10792 }
    New ctrl vector for $pmux cell $procmux$9350: $auto$opt_reduce.cc:137:opt_pmux$10794
    New ctrl vector for $pmux cell $procmux$9370: $auto$opt_reduce.cc:137:opt_pmux$10796
    New ctrl vector for $pmux cell $procmux$9396: $auto$opt_reduce.cc:137:opt_pmux$10798
    New ctrl vector for $pmux cell $procmux$9600: $auto$opt_reduce.cc:137:opt_pmux$10800
    New ctrl vector for $pmux cell $procmux$9607: { $procmux$9589_CMP $auto$opt_reduce.cc:137:opt_pmux$10802 }
    New ctrl vector for $pmux cell $procmux$9616: { $procmux$9589_CMP $auto$opt_reduce.cc:137:opt_pmux$10804 }
    New ctrl vector for $pmux cell $procmux$9706: $auto$opt_reduce.cc:137:opt_pmux$10806
    New ctrl vector for $pmux cell $procmux$9752: $auto$opt_reduce.cc:137:opt_pmux$10808
    New ctrl vector for $pmux cell $procmux$9763: $auto$opt_reduce.cc:137:opt_pmux$10810
    New ctrl vector for $pmux cell $procmux$9770: $auto$opt_reduce.cc:137:opt_pmux$10812
    New ctrl vector for $pmux cell $procmux$9800: $auto$opt_reduce.cc:137:opt_pmux$10814
    New ctrl vector for $pmux cell $procmux$9808: $auto$opt_reduce.cc:137:opt_pmux$10816
    New ctrl vector for $pmux cell $procmux$9836: $auto$opt_reduce.cc:137:opt_pmux$10818
    New ctrl vector for $pmux cell $procmux$9845: { $procmux$9712_CMP $auto$opt_reduce.cc:137:opt_pmux$10820 }
    New ctrl vector for $pmux cell $procmux$9857: { $auto$opt_reduce.cc:137:opt_pmux$10822 $procmux$9707_CMP }
    New ctrl vector for $pmux cell $procmux$9864: { $auto$opt_reduce.cc:137:opt_pmux$10824 $procmux$9707_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10663: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer \picorv32.is_lui_auipc_jal \picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3020_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10667: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10671: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10675: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer \picorv32.is_slli_srli_srai }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10679: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer \picorv32.is_slli_srli_srai $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3020_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10681: { \picorv32.instr_rdcycle \picorv32.instr_rdcycleh \picorv32.instr_rdinstr \picorv32.instr_rdinstrh \picorv32.instr_getq \picorv32.instr_setq \picorv32.instr_retirq \picorv32.instr_maskirq \picorv32.instr_timer }
  Optimizing cells in module \colorlight_i5.
Performed a total of 123 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~501 debug messages>
Removed a total of 167 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$10542 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $procdff$10542 ($dff) from module colorlight_i5.

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 3 unused cells and 1196 unused wires.
<suppressed ~142 debug messages>

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~7 debug messages>

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\picorv32.$procmux$6270: { \picorv32.genblk1.genblk1.pcpi_mul.pcpi_ready \picorv32.genblk2.pcpi_div.pcpi_ready } -> 2'11
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$8137.
    dead port 2/2 on $mux $procmux$8137.
    dead port 1/2 on $mux $procmux$8141.
    dead port 1/2 on $mux $procmux$9752.
    dead port 2/2 on $mux $procmux$9752.
    dead port 1/2 on $mux $procmux$9836.
    dead port 2/2 on $mux $procmux$9836.
    dead port 1/3 on $pmux $procmux$9845.
Removed 8 multiplexer ports.
<suppressed ~2890 debug messages>

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$3495: { $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2898_Y $auto$opt_reduce.cc:137:opt_pmux$10826 $auto$opt_reduce.cc:137:opt_pmux$10652 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4003: $auto$opt_reduce.cc:137:opt_pmux$10828
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4020: { $flatten\picorv32.$procmux$3477_CMP $auto$opt_reduce.cc:137:opt_pmux$10830 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4450: { $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2898_Y $flatten\picorv32.$procmux$3479_CMP $flatten\picorv32.$procmux$3478_CMP $flatten\picorv32.$procmux$3477_CMP $flatten\picorv32.$procmux$3476_CMP $auto$opt_reduce.cc:137:opt_pmux$10832 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5015: $auto$opt_reduce.cc:137:opt_pmux$10834
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5974: { $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:380$2492_Y $auto$opt_reduce.cc:137:opt_pmux$10836 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$6270: $auto$opt_reduce.cc:137:opt_pmux$10838
    New ctrl vector for $pmux cell $procmux$7850: $auto$opt_reduce.cc:137:opt_pmux$10690
  Optimizing cells in module \colorlight_i5.
Performed a total of 8 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.12.13. Executing OPT_DFF pass (perform DFF optimizations).

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 10 unused wires.
<suppressed ~6 debug messages>

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.16. Rerunning OPT passes. (Maybe there is more to do..)

4.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$6270.
Removed 1 multiplexer ports.
<suppressed ~2841 debug messages>

4.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.12.20. Executing OPT_DFF pass (perform DFF optimizations).

4.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.23. Rerunning OPT passes. (Maybe there is more to do..)

4.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2838 debug messages>

4.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.12.27. Executing OPT_DFF pass (perform DFF optimizations).

4.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.30. Finished fast OPT passes. (There is nothing left to do.)

4.13. Executing FSM pass (extract and optimize FSM).

4.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking colorlight_i5.basesoc_fsm_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_fullmemorywe_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine0_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine1_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine2_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine3_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_multiplexer_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_refresher_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespimmap_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespiphy_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_spimaster_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_wishbone2csr_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.mmap_byte_count as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Found FSM state register colorlight_i5.picorv32.cpu_state.
Not marking colorlight_i5.picorv32.irq_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.picorv32.mem_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register colorlight_i5.picorv32.mem_wordsize.
Not marking colorlight_i5.sdram_choose_req_grant as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.sdram_cmd_payload_a as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.sdram_dfi_p0_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

4.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\picorv32.cpu_state' from module `\colorlight_i5'.
  found $dff cell for state register: $flatten\picorv32.$procdff$10115
  root of input selection tree: $flatten\picorv32.$0\cpu_state[7:0]
  found ctrl input: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1938$3103_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1922$3085_Y
  found ctrl input: $flatten\picorv32.$logic_not$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2856_Y
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$10828
  found ctrl input: $flatten\picorv32.$procmux$3476_CMP
  found ctrl input: $flatten\picorv32.$procmux$3477_CMP
  found ctrl input: $flatten\picorv32.$procmux$3478_CMP
  found ctrl input: $flatten\picorv32.$procmux$3479_CMP
  found ctrl input: $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2898_Y
  found ctrl input: $flatten\picorv32.$logic_or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$3066_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1872$3070_Y
  found state code: 8'01000000
  found ctrl input: $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1831$3048_Y
  found ctrl input: \picorv32.is_beq_bne_blt_bge_bltu_bgeu
  found ctrl input: \picorv32.mem_done
  found ctrl input: \picorv32.is_sll_srl_sra
  found ctrl input: \picorv32.is_sb_sh_sw
  found ctrl input: \picorv32.instr_trap
  found state code: 8'00001000
  found state code: 8'00000100
  found state code: 8'00000010
  found ctrl input: \picorv32.pcpi_int_ready
  found ctrl input: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1605$3002_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1608$3006_Y
  found state code: 8'10000000
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$10670
  found ctrl input: \picorv32.is_slli_srli_srai
  found ctrl input: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3020_Y
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$10668
  found state code: 8'00000001
  found ctrl input: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1538$2981_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1548$2989_Y
  found ctrl input: \picorv32.decoder_trigger
  found ctrl input: \picorv32.instr_jal
  found state code: 8'00100000
  found ctrl input: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3095_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$3088_Y
  found ctrl input: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1925$3092_Y
  found ctrl output: $flatten\picorv32.$procmux$3481_CMP
  found ctrl output: $flatten\picorv32.$procmux$3479_CMP
  found ctrl output: $flatten\picorv32.$procmux$3478_CMP
  found ctrl output: $flatten\picorv32.$procmux$3477_CMP
  found ctrl output: $flatten\picorv32.$procmux$3476_CMP
  found ctrl output: $flatten\picorv32.$procmux$3475_CMP
  found ctrl output: $flatten\picorv32.$procmux$3474_CMP
  found ctrl output: $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2898_Y
  ctrl inputs: { $auto$opt_reduce.cc:137:opt_pmux$10670 $auto$opt_reduce.cc:137:opt_pmux$10668 \picorv32.pcpi_int_ready \picorv32.mem_done \picorv32.instr_jal \picorv32.instr_trap \picorv32.decoder_trigger \picorv32.is_slli_srli_srai \picorv32.is_sb_sh_sw \picorv32.is_sll_srl_sra \picorv32.is_beq_bne_blt_bge_bltu_bgeu $flatten\picorv32.$logic_not$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2856_Y $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1538$2981_Y $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1548$2989_Y $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1605$3002_Y $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1608$3006_Y $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3020_Y $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1831$3048_Y $flatten\picorv32.$logic_or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$3066_Y $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1872$3070_Y $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1922$3085_Y $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$3088_Y $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1925$3092_Y $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3095_Y $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1938$3103_Y $auto$opt_reduce.cc:137:opt_pmux$10828 }
  ctrl outputs: { $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2898_Y $flatten\picorv32.$0\cpu_state[7:0] $flatten\picorv32.$procmux$3474_CMP $flatten\picorv32.$procmux$3475_CMP $flatten\picorv32.$procmux$3476_CMP $flatten\picorv32.$procmux$3477_CMP $flatten\picorv32.$procmux$3478_CMP $flatten\picorv32.$procmux$3479_CMP $flatten\picorv32.$procmux$3481_CMP }
  transition: 8'10000000 26'-----------0--------0---0- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------0---0- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------10-00- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------10-00- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'--------------------11000- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------0--------11100- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------11100- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'--------------------1-010- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------0--------10110- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------10110- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------11110- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------11110- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'----------------------0-1- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------0--------0-1-1- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------10101- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------10101- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------11101- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------11101- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------10111- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------10111- -> 8'01000000 16'0010000000000001
  transition: 8'10000000 26'-----------0--------11111- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 26'-----------1--------11111- -> 8'01000000 16'0010000000000001
  transition: 8'01000000 26'------0----000------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------0---0- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------0---0- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------10-00- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------10-00- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'--------------------11000- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 26'------0----000------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------11100- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------11100- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'--------------------1-010- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 26'------0----000------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------10110- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------10110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------11110- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------11110- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----------------------0-1- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 26'------0----000------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------0-1-1- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------0-1-1- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------10101- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------10101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------11101- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------11101- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------10111- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------10111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'------0----000------11111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'----0-1----000------11111- -> 8'00100000 16'1001000000000000
  transition: 8'01000000 26'----1-1----000------11111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------001------11111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------01-------11111- -> 8'01000000 16'1010000000000000
  transition: 8'01000000 26'-----------1--------11111- -> 8'01000000 16'1010000000000000
  transition: 8'00100000 26'00---0-000-0----0---0---0- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---0---0- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---0---0- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----0---0- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----0---0- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----0---0- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------0---0- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------0---0- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---0---0- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------0---0- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------0---0- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------0---0- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---10-00- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---10-00- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---10-00- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----10-00- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----10-00- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----10-00- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------10-00- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------10-00- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---10-00- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------10-00- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------10-00- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------10-00- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--------------------11000- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'00---0-000-0----0---11100- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---11100- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---11100- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----11100- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----11100- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----11100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------11100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------11100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---11100- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------11100- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------11100- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------11100- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--------------------1-010- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'00---0-000-0----0---10110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---10110- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---10110- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----10110- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----10110- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----10110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------10110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------10110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---10110- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------10110- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------10110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------10110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---11110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---11110- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---11110- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----11110- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----11110- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----11110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------11110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------11110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---11110- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------11110- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------11110- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------11110- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'----------------------0-1- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'00---0-000-0----0---0-1-1- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---0-1-1- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---0-1-1- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----0-1-1- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----0-1-1- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----0-1-1- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------0-1-1- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------0-1-1- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---0-1-1- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------0-1-1- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------0-1-1- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---10101- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---10101- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---10101- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----10101- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----10101- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----10101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------10101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------10101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---10101- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------10101- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------10101- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------10101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---11101- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---11101- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---11101- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----11101- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----11101- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----11101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------11101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------11101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---11101- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------11101- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------11101- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------11101- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---10111- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---10111- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---10111- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----10111- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----10111- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----10111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------10111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------10111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---10111- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------10111- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------10111- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------10111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'00---0-000-0----0---11111- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'00-----01--0----0---11111- -> 8'00000010 16'0000000100000010
  transition: 8'00100000 26'00-----0-1-0----0---11111- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'--0--1-----0--0-----11111- -> 8'00100000 16'0001000000000010
  transition: 8'00100000 26'--0--1-----0--10----11111- -> 8'10000000 16'0100000000000010
  transition: 8'00100000 26'--0--1-----0--11----11111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'--1--1-----0--------11111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-1---------0--------11111- -> 8'01000000 16'0010000000000010
  transition: 8'00100000 26'-----------0----1---11111- -> 8'00000001 16'0000000010000010
  transition: 8'00100000 26'-------1---0--------11111- -> 8'00000100 16'0000001000000010
  transition: 8'00100000 26'1----------0--------11111- -> 8'00001000 16'0000010000000010
  transition: 8'00100000 26'-----------1--------11111- -> 8'01000000 16'0010000000000010
  transition: 8'00001000 26'----------00--------0---0- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------0---0- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------0---0- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------0---0- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------10-00- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------10-00- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------10-00- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------10-00- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'--------------------11000- -> 8'10000000 16'0100000000001000
  transition: 8'00001000 26'----------00--------11100- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------11100- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------11100- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------11100- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'--------------------1-010- -> 8'10000000 16'0100000000001000
  transition: 8'00001000 26'----------00--------10110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------10110- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------10110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------10110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------11110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------11110- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------11110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------11110- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------------------0-1- -> 8'10000000 16'0100000000001000
  transition: 8'00001000 26'----------00--------0-1-1- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------0-1-1- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------0-1-1- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------10101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------10101- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------10101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------10101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------11101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------11101- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------11101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------11101- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------10111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------10111- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------10111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------10111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'----------00--------11111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'---0------10--------11111- -> 8'00001000 16'0000010000001000
  transition: 8'00001000 26'---1------10--------11111- -> 8'01000000 16'0010000000001000
  transition: 8'00001000 26'-----------1--------11111- -> 8'01000000 16'0010000000001000
  transition: 8'00000100 26'-----------0-----0--0---0- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--0---0- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------0---0- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--10-00- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--10-00- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------10-00- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'--------------------11000- -> 8'10000000 16'0100000000010000
  transition: 8'00000100 26'-----------0-----0--11100- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--11100- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------11100- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'--------------------1-010- -> 8'10000000 16'0100000000010000
  transition: 8'00000100 26'-----------0-----0--10110- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--10110- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------10110- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--11110- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--11110- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------11110- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'----------------------0-1- -> 8'10000000 16'0100000000010000
  transition: 8'00000100 26'-----------0-----0--0-1-1- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--0-1-1- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--10101- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--10101- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------10101- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--11101- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--11101- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------11101- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--10111- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--10111- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------10111- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------0-----0--11111- -> 8'00000100 16'0000001000010000
  transition: 8'00000100 26'-----------0-----1--11111- -> 8'01000000 16'0010000000010000
  transition: 8'00000100 26'-----------1--------11111- -> 8'01000000 16'0010000000010000
  transition: 8'00000010 26'-----------0------0-0---0- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------100---0- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------110---0- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------0---0- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-10-00- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1010-00- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1110-00- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------10-00- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'--------------------11000- -> 8'10000000 16'0100000000100000
  transition: 8'00000010 26'-----------0------0-11100- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1011100- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1111100- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------11100- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'--------------------1-010- -> 8'10000000 16'0100000000100000
  transition: 8'00000010 26'-----------0------0-10110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1010110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1110110- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------10110- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-11110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1011110- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1111110- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------11110- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'----------------------0-1- -> 8'10000000 16'0100000000100000
  transition: 8'00000010 26'-----------0------0-0-1-1- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------100-1-1- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------110-1-1- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------0-1-1- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-10101- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1010101- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1110101- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------10101- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-11101- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1011101- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1111101- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------11101- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-10111- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1010111- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1110111- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------10111- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------0------0-11111- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1011111- -> 8'00000010 16'0000000100100000
  transition: 8'00000010 26'-----------0------1111111- -> 8'01000000 16'0010000000100000
  transition: 8'00000010 26'-----------1--------11111- -> 8'01000000 16'0010000000100000
  transition: 8'00000001 26'-----------0------0-0---0- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------100---0- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------110---0- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------0---0- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-10-00- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1010-00- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1110-00- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------10-00- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'--------------------11000- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 26'-----------0------0-11100- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1011100- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1111100- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------11100- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'--------------------1-010- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 26'-----------0------0-10110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1010110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1110110- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------10110- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-11110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1011110- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1111110- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------11110- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'----------------------0-1- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 26'-----------0------0-0-1-1- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------100-1-1- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------110-1-1- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------0-1-1- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-10101- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1010101- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1110101- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------10101- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-11101- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1011101- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1111101- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------11101- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-10111- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1010111- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1110111- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------10111- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------0------0-11111- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1011111- -> 8'00000001 16'0000000011000000
  transition: 8'00000001 26'-----------0------1111111- -> 8'01000000 16'0010000001000000
  transition: 8'00000001 26'-----------1--------11111- -> 8'01000000 16'0010000001000000
Extracting FSM `\picorv32.mem_wordsize' from module `\colorlight_i5'.
  found $dff cell for state register: $flatten\picorv32.$procdff$10102
  root of input selection tree: $flatten\picorv32.$0\mem_wordsize[1:0]
  found ctrl input: $flatten\picorv32.$logic_not$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2856_Y
  found ctrl input: $flatten\picorv32.$procmux$3474_CMP
  found ctrl input: $flatten\picorv32.$procmux$3475_CMP
  found ctrl input: $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2898_Y
  found ctrl input: $flatten\picorv32.$logic_or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$3066_Y
  found ctrl input: \picorv32.mem_do_rdata
  found ctrl input: \picorv32.instr_lw
  found ctrl input: $flatten\picorv32.$logic_or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1887$3075_Y
  found ctrl input: $flatten\picorv32.$logic_or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1886$3074_Y
  found state code: 2'00
  found state code: 2'01
  found state code: 2'10
  found ctrl input: \picorv32.mem_do_wdata
  found ctrl input: \picorv32.instr_sw
  found ctrl input: \picorv32.instr_sh
  found ctrl input: \picorv32.instr_sb
  found ctrl output: $flatten\picorv32.$procmux$6233_CMP
  found ctrl output: $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3093_Y
  found ctrl output: $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$3086_Y
  ctrl inputs: { \picorv32.mem_do_rdata \picorv32.mem_do_wdata \picorv32.instr_lw \picorv32.instr_sb \picorv32.instr_sh \picorv32.instr_sw $flatten\picorv32.$logic_not$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2856_Y $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2898_Y $flatten\picorv32.$logic_or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$3066_Y $flatten\picorv32.$logic_or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1886$3074_Y $flatten\picorv32.$logic_or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1887$3075_Y $flatten\picorv32.$procmux$3474_CMP $flatten\picorv32.$procmux$3475_CMP }
  ctrl outputs: { $flatten\picorv32.$0\mem_wordsize[1:0] $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$3086_Y $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3093_Y $flatten\picorv32.$procmux$6233_CMP }
  transition:       2'00 13'------00---00 ->       2'00 5'00100
  transition:       2'00 13'------01----- ->       2'00 5'00100
  transition:       2'00 13'------0-0---1 ->       2'00 5'00100
  transition:       2'00 13'-0-0000-1---1 ->       2'00 5'00100
  transition:       2'00 13'-0-1--0-1---1 ->       2'10 5'10100
  transition:       2'00 13'-0--1-0-1---1 ->       2'01 5'01100
  transition:       2'00 13'-0---10-1---1 ->       2'00 5'00100
  transition:       2'00 13'-1----0-1---1 ->       2'00 5'00100
  transition:       2'00 13'------0-0--1- ->       2'00 5'00100
  transition:       2'00 13'0-0---0-1001- ->       2'00 5'00100
  transition:       2'00 13'0-----0-11-1- ->       2'10 5'10100
  transition:       2'00 13'0-----0-1-11- ->       2'01 5'01100
  transition:       2'00 13'0-1---0-1--1- ->       2'00 5'00100
  transition:       2'00 13'1-----0-1--1- ->       2'00 5'00100
  transition:       2'00 13'------1------ ->       2'00 5'00100
  transition:       2'10 13'------00---00 ->       2'10 5'10001
  transition:       2'10 13'------01----- ->       2'00 5'00001
  transition:       2'10 13'------0-0---1 ->       2'10 5'10001
  transition:       2'10 13'-0-0000-1---1 ->       2'10 5'10001
  transition:       2'10 13'-0-1--0-1---1 ->       2'10 5'10001
  transition:       2'10 13'-0--1-0-1---1 ->       2'01 5'01001
  transition:       2'10 13'-0---10-1---1 ->       2'00 5'00001
  transition:       2'10 13'-1----0-1---1 ->       2'10 5'10001
  transition:       2'10 13'------0-0--1- ->       2'10 5'10001
  transition:       2'10 13'0-0---0-1001- ->       2'10 5'10001
  transition:       2'10 13'0-----0-11-1- ->       2'10 5'10001
  transition:       2'10 13'0-----0-1-11- ->       2'01 5'01001
  transition:       2'10 13'0-1---0-1--1- ->       2'00 5'00001
  transition:       2'10 13'1-----0-1--1- ->       2'10 5'10001
  transition:       2'10 13'------1------ ->       2'10 5'10001
  transition:       2'01 13'------00---00 ->       2'01 5'01010
  transition:       2'01 13'------01----- ->       2'00 5'00010
  transition:       2'01 13'------0-0---1 ->       2'01 5'01010
  transition:       2'01 13'-0-0000-1---1 ->       2'01 5'01010
  transition:       2'01 13'-0-1--0-1---1 ->       2'10 5'10010
  transition:       2'01 13'-0--1-0-1---1 ->       2'01 5'01010
  transition:       2'01 13'-0---10-1---1 ->       2'00 5'00010
  transition:       2'01 13'-1----0-1---1 ->       2'01 5'01010
  transition:       2'01 13'------0-0--1- ->       2'01 5'01010
  transition:       2'01 13'0-0---0-1001- ->       2'01 5'01010
  transition:       2'01 13'0-----0-11-1- ->       2'10 5'10010
  transition:       2'01 13'0-----0-1-11- ->       2'01 5'01010
  transition:       2'01 13'0-1---0-1--1- ->       2'00 5'00010
  transition:       2'01 13'1-----0-1--1- ->       2'01 5'01010
  transition:       2'01 13'------1------ ->       2'01 5'01010

4.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\picorv32.mem_wordsize$10849' from module `\colorlight_i5'.
Optimizing FSM `$fsm$\picorv32.cpu_state$10839' from module `\colorlight_i5'.
  Merging pattern 26'-----------0--------11100- and 26'-----------0--------11101- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------10110- and 26'-----------0--------10111- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------11110- and 26'-----------0--------11111- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------11101- and 26'-----------0--------11100- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------10111- and 26'-----------0--------10110- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------11111- and 26'-----------0--------11110- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------1110-- and 26'-----------0--------1111-- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------0--------1111-- and 26'-----------0--------1110-- from group (0 0 16'0100000000000001).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (0 1 16'0010000000000001).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (0 1 16'0010000000000001).
  Merging pattern 26'------0----000------11100- and 26'------0----000------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------11100- and 26'----1-1----000------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------11100- and 26'-----------001------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------11100- and 26'-----------01-------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------10110- and 26'------0----000------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------10110- and 26'----1-1----000------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------10110- and 26'-----------001------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------10110- and 26'-----------01-------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------11110- and 26'------0----000------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------11110- and 26'----1-1----000------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------11110- and 26'-----------001------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------11110- and 26'-----------01-------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------11101- and 26'------0----000------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------11101- and 26'----1-1----000------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------11101- and 26'-----------001------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------11101- and 26'-----------01-------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------10111- and 26'------0----000------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------10111- and 26'----1-1----000------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------10111- and 26'-----------001------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------10111- and 26'-----------01-------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------11111- and 26'------0----000------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------11111- and 26'----1-1----000------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------11111- and 26'-----------001------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------11111- and 26'-----------01-------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------1110-- and 26'------0----000------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------1110-- and 26'----1-1----000------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------1110-- and 26'-----------001------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------1110-- and 26'-----------01-------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (1 1 16'1010000000000000).
  Merging pattern 26'------0----000------1111-- and 26'------0----000------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'----1-1----000------1111-- and 26'----1-1----000------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------001------1111-- and 26'-----------001------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------01-------1111-- and 26'-----------01-------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (1 1 16'1010000000000000).
  Merging pattern 26'----0-1----000------11100- and 26'----0-1----000------11101- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------10110- and 26'----0-1----000------10111- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------11110- and 26'----0-1----000------11111- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------11101- and 26'----0-1----000------11100- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------10111- and 26'----0-1----000------10110- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------11111- and 26'----0-1----000------11110- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------1110-- and 26'----0-1----000------1111-- from group (1 2 16'1001000000000000).
  Merging pattern 26'----0-1----000------1111-- and 26'----0-1----000------1110-- from group (1 2 16'1001000000000000).
  Merging pattern 26'--0--1-----0--10----11100- and 26'--0--1-----0--10----11101- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----10110- and 26'--0--1-----0--10----10111- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----11110- and 26'--0--1-----0--10----11111- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----11101- and 26'--0--1-----0--10----11100- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----10111- and 26'--0--1-----0--10----10110- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----11111- and 26'--0--1-----0--10----11110- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----1110-- and 26'--0--1-----0--10----1111-- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--10----1111-- and 26'--0--1-----0--10----1110-- from group (2 0 16'0100000000000010).
  Merging pattern 26'--0--1-----0--11----11100- and 26'--0--1-----0--11----11101- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------11100- and 26'--1--1-----0--------11101- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------11100- and 26'-1---------0--------11101- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----10110- and 26'--0--1-----0--11----10111- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------10110- and 26'--1--1-----0--------10111- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------10110- and 26'-1---------0--------10111- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----11110- and 26'--0--1-----0--11----11111- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------11110- and 26'--1--1-----0--------11111- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------11110- and 26'-1---------0--------11111- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----11101- and 26'--0--1-----0--11----11100- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------11101- and 26'--1--1-----0--------11100- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------11101- and 26'-1---------0--------11100- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----10111- and 26'--0--1-----0--11----10110- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------10111- and 26'--1--1-----0--------10110- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------10111- and 26'-1---------0--------10110- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----11111- and 26'--0--1-----0--11----11110- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------11111- and 26'--1--1-----0--------11110- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------11111- and 26'-1---------0--------11110- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----1110-- and 26'--0--1-----0--11----1111-- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------1110-- and 26'--1--1-----0--------1111-- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------1110-- and 26'-1---------0--------1111-- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--11----1111-- and 26'--0--1-----0--11----1110-- from group (2 1 16'0010000000000010).
  Merging pattern 26'--1--1-----0--------1111-- and 26'--1--1-----0--------1110-- from group (2 1 16'0010000000000010).
  Merging pattern 26'-1---------0--------1111-- and 26'-1---------0--------1110-- from group (2 1 16'0010000000000010).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (2 1 16'0010000000000010).
  Merging pattern 26'--0--1-----0--0-----11100- and 26'--0--1-----0--0-----11101- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----10110- and 26'--0--1-----0--0-----10111- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----11110- and 26'--0--1-----0--0-----11111- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----11101- and 26'--0--1-----0--0-----11100- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----10111- and 26'--0--1-----0--0-----10110- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----11111- and 26'--0--1-----0--0-----11110- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----1110-- and 26'--0--1-----0--0-----1111-- from group (2 2 16'0001000000000010).
  Merging pattern 26'--0--1-----0--0-----1111-- and 26'--0--1-----0--0-----1110-- from group (2 2 16'0001000000000010).
  Merging pattern 26'00---0-000-0----0---11100- and 26'00---0-000-0----0---11101- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------11100- and 26'1----------0--------11101- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---10110- and 26'00---0-000-0----0---10111- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------10110- and 26'1----------0--------10111- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---11110- and 26'00---0-000-0----0---11111- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------11110- and 26'1----------0--------11111- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---11101- and 26'00---0-000-0----0---11100- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------11101- and 26'1----------0--------11100- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---10111- and 26'00---0-000-0----0---10110- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------10111- and 26'1----------0--------10110- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---11111- and 26'00---0-000-0----0---11110- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------11111- and 26'1----------0--------11110- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---1110-- and 26'00---0-000-0----0---1111-- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------1110-- and 26'1----------0--------1111-- from group (2 3 16'0000010000000010).
  Merging pattern 26'00---0-000-0----0---1111-- and 26'00---0-000-0----0---1110-- from group (2 3 16'0000010000000010).
  Merging pattern 26'1----------0--------1111-- and 26'1----------0--------1110-- from group (2 3 16'0000010000000010).
  Merging pattern 26'00-----0-1-0----0---11100- and 26'00-----0-1-0----0---11101- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------11100- and 26'-------1---0--------11101- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---10110- and 26'00-----0-1-0----0---10111- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------10110- and 26'-------1---0--------10111- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---11110- and 26'00-----0-1-0----0---11111- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------11110- and 26'-------1---0--------11111- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---11101- and 26'00-----0-1-0----0---11100- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------11101- and 26'-------1---0--------11100- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---10111- and 26'00-----0-1-0----0---10110- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------10111- and 26'-------1---0--------10110- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---11111- and 26'00-----0-1-0----0---11110- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------11111- and 26'-------1---0--------11110- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---1110-- and 26'00-----0-1-0----0---1111-- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------1110-- and 26'-------1---0--------1111-- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----0-1-0----0---1111-- and 26'00-----0-1-0----0---1110-- from group (2 4 16'0000001000000010).
  Merging pattern 26'-------1---0--------1111-- and 26'-------1---0--------1110-- from group (2 4 16'0000001000000010).
  Merging pattern 26'00-----01--0----0---11100- and 26'00-----01--0----0---11101- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---10110- and 26'00-----01--0----0---10111- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---11110- and 26'00-----01--0----0---11111- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---11101- and 26'00-----01--0----0---11100- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---10111- and 26'00-----01--0----0---10110- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---11111- and 26'00-----01--0----0---11110- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---1110-- and 26'00-----01--0----0---1111-- from group (2 5 16'0000000100000010).
  Merging pattern 26'00-----01--0----0---1111-- and 26'00-----01--0----0---1110-- from group (2 5 16'0000000100000010).
  Merging pattern 26'-----------0----1---11100- and 26'-----------0----1---11101- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---10110- and 26'-----------0----1---10111- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---11110- and 26'-----------0----1---11111- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---11101- and 26'-----------0----1---11100- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---10111- and 26'-----------0----1---10110- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---11111- and 26'-----------0----1---11110- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---1110-- and 26'-----------0----1---1111-- from group (2 6 16'0000000010000010).
  Merging pattern 26'-----------0----1---1111-- and 26'-----------0----1---1110-- from group (2 6 16'0000000010000010).
  Merging pattern 26'----------00--------11100- and 26'----------00--------11101- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------11100- and 26'---1------10--------11101- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------10110- and 26'----------00--------10111- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------10110- and 26'---1------10--------10111- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------11110- and 26'----------00--------11111- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------11110- and 26'---1------10--------11111- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------11101- and 26'----------00--------11100- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------11101- and 26'---1------10--------11100- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------10111- and 26'----------00--------10110- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------10111- and 26'---1------10--------10110- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------11111- and 26'----------00--------11110- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------11111- and 26'---1------10--------11110- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------1110-- and 26'----------00--------1111-- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------1110-- and 26'---1------10--------1111-- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (3 1 16'0010000000001000).
  Merging pattern 26'----------00--------1111-- and 26'----------00--------1110-- from group (3 1 16'0010000000001000).
  Merging pattern 26'---1------10--------1111-- and 26'---1------10--------1110-- from group (3 1 16'0010000000001000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (3 1 16'0010000000001000).
  Merging pattern 26'---0------10--------11100- and 26'---0------10--------11101- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------10110- and 26'---0------10--------10111- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------11110- and 26'---0------10--------11111- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------11101- and 26'---0------10--------11100- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------10111- and 26'---0------10--------10110- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------11111- and 26'---0------10--------11110- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------1110-- and 26'---0------10--------1111-- from group (3 3 16'0000010000001000).
  Merging pattern 26'---0------10--------1111-- and 26'---0------10--------1110-- from group (3 3 16'0000010000001000).
  Merging pattern 26'-----------0-----1--11100- and 26'-----------0-----1--11101- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--10110- and 26'-----------0-----1--10111- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--11110- and 26'-----------0-----1--11111- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--11101- and 26'-----------0-----1--11100- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--10111- and 26'-----------0-----1--10110- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--11111- and 26'-----------0-----1--11110- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--1110-- and 26'-----------0-----1--1111-- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----1--1111-- and 26'-----------0-----1--1110-- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (4 1 16'0010000000010000).
  Merging pattern 26'-----------0-----0--11100- and 26'-----------0-----0--11101- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--10110- and 26'-----------0-----0--10111- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--11110- and 26'-----------0-----0--11111- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--11101- and 26'-----------0-----0--11100- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--10111- and 26'-----------0-----0--10110- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--11111- and 26'-----------0-----0--11110- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--1110-- and 26'-----------0-----0--1111-- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0-----0--1111-- and 26'-----------0-----0--1110-- from group (4 4 16'0000001000010000).
  Merging pattern 26'-----------0------1111100- and 26'-----------0------1111101- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1110110- and 26'-----------0------1110111- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1111110- and 26'-----------0------1111111- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1111101- and 26'-----------0------1111100- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1110111- and 26'-----------0------1110110- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1111111- and 26'-----------0------1111110- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------111110-- and 26'-----------0------111111-- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------111111-- and 26'-----------0------111110-- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (5 1 16'0010000000100000).
  Merging pattern 26'-----------0------1011100- and 26'-----------0------1011101- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-11100- and 26'-----------0------0-11101- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1010110- and 26'-----------0------1010111- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-10110- and 26'-----------0------0-10111- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1011110- and 26'-----------0------1011111- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-11110- and 26'-----------0------0-11111- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1011101- and 26'-----------0------1011100- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-11101- and 26'-----------0------0-11100- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1010111- and 26'-----------0------1010110- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-10111- and 26'-----------0------0-10110- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1011111- and 26'-----------0------1011110- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-11111- and 26'-----------0------0-11110- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------101110-- and 26'-----------0------101111-- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-1110-- and 26'-----------0------0-1111-- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------101111-- and 26'-----------0------101110-- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------0-1111-- and 26'-----------0------0-1110-- from group (5 5 16'0000000100100000).
  Merging pattern 26'-----------0------1111100- and 26'-----------0------1111101- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------11100- and 26'-----------1--------11101- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1110110- and 26'-----------0------1110111- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------10110- and 26'-----------1--------10111- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1111110- and 26'-----------0------1111111- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------11110- and 26'-----------1--------11111- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1111101- and 26'-----------0------1111100- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------11101- and 26'-----------1--------11100- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1110111- and 26'-----------0------1110110- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------10111- and 26'-----------1--------10110- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1111111- and 26'-----------0------1111110- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------11111- and 26'-----------1--------11110- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------111110-- and 26'-----------0------111111-- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------1110-- and 26'-----------1--------1111-- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------111111-- and 26'-----------0------111110-- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------1--------1111-- and 26'-----------1--------1110-- from group (6 1 16'0010000001000000).
  Merging pattern 26'-----------0------1011100- and 26'-----------0------1011101- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-11100- and 26'-----------0------0-11101- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1010110- and 26'-----------0------1010111- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-10110- and 26'-----------0------0-10111- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1011110- and 26'-----------0------1011111- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-11110- and 26'-----------0------0-11111- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1011101- and 26'-----------0------1011100- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-11101- and 26'-----------0------0-11100- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1010111- and 26'-----------0------1010110- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-10111- and 26'-----------0------0-10110- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------1011111- and 26'-----------0------1011110- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-11111- and 26'-----------0------0-11110- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------101110-- and 26'-----------0------101111-- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-1110-- and 26'-----------0------0-1111-- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------101111-- and 26'-----------0------101110-- from group (6 6 16'0000000011000000).
  Merging pattern 26'-----------0------0-1111-- and 26'-----------0------0-1110-- from group (6 6 16'0000000011000000).
  Removing unused input signal $auto$opt_reduce.cc:137:opt_pmux$10828.

4.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 45 unused cells and 45 unused wires.
<suppressed ~46 debug messages>

4.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\picorv32.cpu_state$10839' from module `\colorlight_i5'.
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [0].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [1].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [2].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [3].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [4].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [5].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [6].
  Removing unused output signal $flatten\picorv32.$0\cpu_state[7:0] [7].
Optimizing FSM `$fsm$\picorv32.mem_wordsize$10849' from module `\colorlight_i5'.
  Removing unused output signal $flatten\picorv32.$0\mem_wordsize[1:0] [0].
  Removing unused output signal $flatten\picorv32.$0\mem_wordsize[1:0] [1].

4.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\picorv32.cpu_state$10839' from module `\colorlight_i5' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10000000 -> ------1
  01000000 -> -----1-
  00100000 -> ----1--
  00001000 -> ---1---
  00000100 -> --1----
  00000010 -> -1-----
  00000001 -> 1------
Recoding FSM `$fsm$\picorv32.mem_wordsize$10849' from module `\colorlight_i5' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

4.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\picorv32.cpu_state$10839' from module `colorlight_i5':
-------------------------------------

  Information on FSM $fsm$\picorv32.cpu_state$10839 (\picorv32.cpu_state):

  Number of input signals:   25
  Number of output signals:   8
  Number of state bits:       7

  Input signals:
    0: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1938$3103_Y
    1: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3095_Y
    2: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1925$3092_Y
    3: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$3088_Y
    4: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1922$3085_Y
    5: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1872$3070_Y
    6: $flatten\picorv32.$logic_or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$3066_Y
    7: $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1831$3048_Y
    8: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1696$3020_Y
    9: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1608$3006_Y
   10: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1605$3002_Y
   11: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1548$2989_Y
   12: $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1538$2981_Y
   13: $flatten\picorv32.$logic_not$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2856_Y
   14: \picorv32.is_beq_bne_blt_bge_bltu_bgeu
   15: \picorv32.is_sll_srl_sra
   16: \picorv32.is_sb_sh_sw
   17: \picorv32.is_slli_srli_srai
   18: \picorv32.decoder_trigger
   19: \picorv32.instr_trap
   20: \picorv32.instr_jal
   21: \picorv32.mem_done
   22: \picorv32.pcpi_int_ready
   23: $auto$opt_reduce.cc:137:opt_pmux$10668
   24: $auto$opt_reduce.cc:137:opt_pmux$10670

  Output signals:
    0: $flatten\picorv32.$procmux$3481_CMP
    1: $flatten\picorv32.$procmux$3479_CMP
    2: $flatten\picorv32.$procmux$3478_CMP
    3: $flatten\picorv32.$procmux$3477_CMP
    4: $flatten\picorv32.$procmux$3476_CMP
    5: $flatten\picorv32.$procmux$3475_CMP
    6: $flatten\picorv32.$procmux$3474_CMP
    7: $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2898_Y

  State encoding:
    0:  7'------1
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 25'--------------------11000   ->     0 8'00000001
      1:     0 25'-----------0--------10-00   ->     0 8'00000001
      2:     0 25'--------------------1-010   ->     0 8'00000001
      3:     0 25'-----------0--------0---0   ->     0 8'00000001
      4:     0 25'-----------0--------10101   ->     0 8'00000001
      5:     0 25'----------------------0-1   ->     0 8'00000001
      6:     0 25'-----------0--------0-1-1   ->     0 8'00000001
      7:     0 25'-----------0--------1011-   ->     0 8'00000001
      8:     0 25'-----------0--------111--   ->     0 8'00000001
      9:     0 25'-----------1--------10-00   ->     1 8'00000001
     10:     0 25'-----------1--------0---0   ->     1 8'00000001
     11:     0 25'-----------1--------10101   ->     1 8'00000001
     12:     0 25'-----------1--------0-1-1   ->     1 8'00000001
     13:     0 25'-----------1--------1011-   ->     1 8'00000001
     14:     0 25'-----------1--------111--   ->     1 8'00000001
     15:     1 25'--------------------11000   ->     0 8'10000000
     16:     1 25'--------------------1-010   ->     0 8'10000000
     17:     1 25'----------------------0-1   ->     0 8'10000000
     18:     1 25'------0----000------10-00   ->     1 8'10000000
     19:     1 25'----1-1----000------10-00   ->     1 8'10000000
     20:     1 25'-----------001------10-00   ->     1 8'10000000
     21:     1 25'-----------01-------10-00   ->     1 8'10000000
     22:     1 25'-----------1--------10-00   ->     1 8'10000000
     23:     1 25'------0----000------0---0   ->     1 8'10000000
     24:     1 25'----1-1----000------0---0   ->     1 8'10000000
     25:     1 25'-----------001------0---0   ->     1 8'10000000
     26:     1 25'-----------01-------0---0   ->     1 8'10000000
     27:     1 25'-----------1--------0---0   ->     1 8'10000000
     28:     1 25'------0----000------10101   ->     1 8'10000000
     29:     1 25'----1-1----000------10101   ->     1 8'10000000
     30:     1 25'-----------001------10101   ->     1 8'10000000
     31:     1 25'-----------01-------10101   ->     1 8'10000000
     32:     1 25'-----------1--------10101   ->     1 8'10000000
     33:     1 25'------0----000------0-1-1   ->     1 8'10000000
     34:     1 25'----1-1----000------0-1-1   ->     1 8'10000000
     35:     1 25'-----------001------0-1-1   ->     1 8'10000000
     36:     1 25'-----------01-------0-1-1   ->     1 8'10000000
     37:     1 25'-----------1--------0-1-1   ->     1 8'10000000
     38:     1 25'------0----000------1011-   ->     1 8'10000000
     39:     1 25'----1-1----000------1011-   ->     1 8'10000000
     40:     1 25'-----------001------1011-   ->     1 8'10000000
     41:     1 25'-----------01-------1011-   ->     1 8'10000000
     42:     1 25'-----------1--------1011-   ->     1 8'10000000
     43:     1 25'------0----000------111--   ->     1 8'10000000
     44:     1 25'----1-1----000------111--   ->     1 8'10000000
     45:     1 25'-----------001------111--   ->     1 8'10000000
     46:     1 25'-----------01-------111--   ->     1 8'10000000
     47:     1 25'-----------1--------111--   ->     1 8'10000000
     48:     1 25'----0-1----000------10-00   ->     2 8'10000000
     49:     1 25'----0-1----000------0---0   ->     2 8'10000000
     50:     1 25'----0-1----000------10101   ->     2 8'10000000
     51:     1 25'----0-1----000------0-1-1   ->     2 8'10000000
     52:     1 25'----0-1----000------1011-   ->     2 8'10000000
     53:     1 25'----0-1----000------111--   ->     2 8'10000000
     54:     2 25'--------------------11000   ->     0 8'00000010
     55:     2 25'--0--1-----0--10----10-00   ->     0 8'00000010
     56:     2 25'--------------------1-010   ->     0 8'00000010
     57:     2 25'--0--1-----0--10----0---0   ->     0 8'00000010
     58:     2 25'--0--1-----0--10----10101   ->     0 8'00000010
     59:     2 25'----------------------0-1   ->     0 8'00000010
     60:     2 25'--0--1-----0--10----0-1-1   ->     0 8'00000010
     61:     2 25'--0--1-----0--10----1011-   ->     0 8'00000010
     62:     2 25'--0--1-----0--10----111--   ->     0 8'00000010
     63:     2 25'--0--1-----0--11----10-00   ->     1 8'00000010
     64:     2 25'--1--1-----0--------10-00   ->     1 8'00000010
     65:     2 25'-1---------0--------10-00   ->     1 8'00000010
     66:     2 25'-----------1--------10-00   ->     1 8'00000010
     67:     2 25'--0--1-----0--11----0---0   ->     1 8'00000010
     68:     2 25'--1--1-----0--------0---0   ->     1 8'00000010
     69:     2 25'-1---------0--------0---0   ->     1 8'00000010
     70:     2 25'-----------1--------0---0   ->     1 8'00000010
     71:     2 25'--0--1-----0--11----10101   ->     1 8'00000010
     72:     2 25'--1--1-----0--------10101   ->     1 8'00000010
     73:     2 25'-1---------0--------10101   ->     1 8'00000010
     74:     2 25'-----------1--------10101   ->     1 8'00000010
     75:     2 25'--0--1-----0--11----0-1-1   ->     1 8'00000010
     76:     2 25'--1--1-----0--------0-1-1   ->     1 8'00000010
     77:     2 25'-1---------0--------0-1-1   ->     1 8'00000010
     78:     2 25'-----------1--------0-1-1   ->     1 8'00000010
     79:     2 25'--0--1-----0--11----1011-   ->     1 8'00000010
     80:     2 25'--1--1-----0--------1011-   ->     1 8'00000010
     81:     2 25'-1---------0--------1011-   ->     1 8'00000010
     82:     2 25'-----------1--------1011-   ->     1 8'00000010
     83:     2 25'--0--1-----0--11----111--   ->     1 8'00000010
     84:     2 25'--1--1-----0--------111--   ->     1 8'00000010
     85:     2 25'-1---------0--------111--   ->     1 8'00000010
     86:     2 25'-----------1--------111--   ->     1 8'00000010
     87:     2 25'--0--1-----0--0-----10-00   ->     2 8'00000010
     88:     2 25'--0--1-----0--0-----0---0   ->     2 8'00000010
     89:     2 25'--0--1-----0--0-----10101   ->     2 8'00000010
     90:     2 25'--0--1-----0--0-----0-1-1   ->     2 8'00000010
     91:     2 25'--0--1-----0--0-----1011-   ->     2 8'00000010
     92:     2 25'--0--1-----0--0-----111--   ->     2 8'00000010
     93:     2 25'00---0-000-0----0---10-00   ->     3 8'00000010
     94:     2 25'1----------0--------10-00   ->     3 8'00000010
     95:     2 25'00---0-000-0----0---0---0   ->     3 8'00000010
     96:     2 25'1----------0--------0---0   ->     3 8'00000010
     97:     2 25'00---0-000-0----0---10101   ->     3 8'00000010
     98:     2 25'1----------0--------10101   ->     3 8'00000010
     99:     2 25'00---0-000-0----0---0-1-1   ->     3 8'00000010
    100:     2 25'1----------0--------0-1-1   ->     3 8'00000010
    101:     2 25'00---0-000-0----0---1011-   ->     3 8'00000010
    102:     2 25'1----------0--------1011-   ->     3 8'00000010
    103:     2 25'00---0-000-0----0---111--   ->     3 8'00000010
    104:     2 25'1----------0--------111--   ->     3 8'00000010
    105:     2 25'00-----0-1-0----0---10-00   ->     4 8'00000010
    106:     2 25'-------1---0--------10-00   ->     4 8'00000010
    107:     2 25'00-----0-1-0----0---0---0   ->     4 8'00000010
    108:     2 25'-------1---0--------0---0   ->     4 8'00000010
    109:     2 25'00-----0-1-0----0---10101   ->     4 8'00000010
    110:     2 25'-------1---0--------10101   ->     4 8'00000010
    111:     2 25'00-----0-1-0----0---0-1-1   ->     4 8'00000010
    112:     2 25'-------1---0--------0-1-1   ->     4 8'00000010
    113:     2 25'00-----0-1-0----0---1011-   ->     4 8'00000010
    114:     2 25'-------1---0--------1011-   ->     4 8'00000010
    115:     2 25'00-----0-1-0----0---111--   ->     4 8'00000010
    116:     2 25'-------1---0--------111--   ->     4 8'00000010
    117:     2 25'00-----01--0----0---10-00   ->     5 8'00000010
    118:     2 25'00-----01--0----0---0---0   ->     5 8'00000010
    119:     2 25'00-----01--0----0---10101   ->     5 8'00000010
    120:     2 25'00-----01--0----0---0-1-1   ->     5 8'00000010
    121:     2 25'00-----01--0----0---1011-   ->     5 8'00000010
    122:     2 25'00-----01--0----0---111--   ->     5 8'00000010
    123:     2 25'-----------0----1---10-00   ->     6 8'00000010
    124:     2 25'-----------0----1---0---0   ->     6 8'00000010
    125:     2 25'-----------0----1---10101   ->     6 8'00000010
    126:     2 25'-----------0----1---0-1-1   ->     6 8'00000010
    127:     2 25'-----------0----1---1011-   ->     6 8'00000010
    128:     2 25'-----------0----1---111--   ->     6 8'00000010
    129:     3 25'--------------------11000   ->     0 8'00001000
    130:     3 25'--------------------1-010   ->     0 8'00001000
    131:     3 25'----------------------0-1   ->     0 8'00001000
    132:     3 25'----------00--------10-00   ->     1 8'00001000
    133:     3 25'---1------10--------10-00   ->     1 8'00001000
    134:     3 25'-----------1--------10-00   ->     1 8'00001000
    135:     3 25'----------00--------0---0   ->     1 8'00001000
    136:     3 25'---1------10--------0---0   ->     1 8'00001000
    137:     3 25'-----------1--------0---0   ->     1 8'00001000
    138:     3 25'----------00--------10101   ->     1 8'00001000
    139:     3 25'---1------10--------10101   ->     1 8'00001000
    140:     3 25'-----------1--------10101   ->     1 8'00001000
    141:     3 25'----------00--------0-1-1   ->     1 8'00001000
    142:     3 25'---1------10--------0-1-1   ->     1 8'00001000
    143:     3 25'-----------1--------0-1-1   ->     1 8'00001000
    144:     3 25'----------00--------1011-   ->     1 8'00001000
    145:     3 25'---1------10--------1011-   ->     1 8'00001000
    146:     3 25'-----------1--------1011-   ->     1 8'00001000
    147:     3 25'----------00--------111--   ->     1 8'00001000
    148:     3 25'---1------10--------111--   ->     1 8'00001000
    149:     3 25'-----------1--------111--   ->     1 8'00001000
    150:     3 25'---0------10--------10-00   ->     3 8'00001000
    151:     3 25'---0------10--------0---0   ->     3 8'00001000
    152:     3 25'---0------10--------10101   ->     3 8'00001000
    153:     3 25'---0------10--------0-1-1   ->     3 8'00001000
    154:     3 25'---0------10--------1011-   ->     3 8'00001000
    155:     3 25'---0------10--------111--   ->     3 8'00001000
    156:     4 25'--------------------11000   ->     0 8'00010000
    157:     4 25'--------------------1-010   ->     0 8'00010000
    158:     4 25'----------------------0-1   ->     0 8'00010000
    159:     4 25'-----------0-----1--10-00   ->     1 8'00010000
    160:     4 25'-----------1--------10-00   ->     1 8'00010000
    161:     4 25'-----------0-----1--0---0   ->     1 8'00010000
    162:     4 25'-----------1--------0---0   ->     1 8'00010000
    163:     4 25'-----------0-----1--10101   ->     1 8'00010000
    164:     4 25'-----------1--------10101   ->     1 8'00010000
    165:     4 25'-----------0-----1--0-1-1   ->     1 8'00010000
    166:     4 25'-----------1--------0-1-1   ->     1 8'00010000
    167:     4 25'-----------0-----1--1011-   ->     1 8'00010000
    168:     4 25'-----------1--------1011-   ->     1 8'00010000
    169:     4 25'-----------0-----1--111--   ->     1 8'00010000
    170:     4 25'-----------1--------111--   ->     1 8'00010000
    171:     4 25'-----------0-----0--10-00   ->     4 8'00010000
    172:     4 25'-----------0-----0--0---0   ->     4 8'00010000
    173:     4 25'-----------0-----0--10101   ->     4 8'00010000
    174:     4 25'-----------0-----0--0-1-1   ->     4 8'00010000
    175:     4 25'-----------0-----0--1011-   ->     4 8'00010000
    176:     4 25'-----------0-----0--111--   ->     4 8'00010000
    177:     5 25'--------------------11000   ->     0 8'00100000
    178:     5 25'--------------------1-010   ->     0 8'00100000
    179:     5 25'----------------------0-1   ->     0 8'00100000
    180:     5 25'-----------0------1110-00   ->     1 8'00100000
    181:     5 25'-----------1--------10-00   ->     1 8'00100000
    182:     5 25'-----------0------110---0   ->     1 8'00100000
    183:     5 25'-----------1--------0---0   ->     1 8'00100000
    184:     5 25'-----------0------1110101   ->     1 8'00100000
    185:     5 25'-----------1--------10101   ->     1 8'00100000
    186:     5 25'-----------0------110-1-1   ->     1 8'00100000
    187:     5 25'-----------1--------0-1-1   ->     1 8'00100000
    188:     5 25'-----------0------111011-   ->     1 8'00100000
    189:     5 25'-----------1--------1011-   ->     1 8'00100000
    190:     5 25'-----------0------11111--   ->     1 8'00100000
    191:     5 25'-----------1--------111--   ->     1 8'00100000
    192:     5 25'-----------0------1010-00   ->     5 8'00100000
    193:     5 25'-----------0------0-10-00   ->     5 8'00100000
    194:     5 25'-----------0------100---0   ->     5 8'00100000
    195:     5 25'-----------0------0-0---0   ->     5 8'00100000
    196:     5 25'-----------0------1010101   ->     5 8'00100000
    197:     5 25'-----------0------0-10101   ->     5 8'00100000
    198:     5 25'-----------0------100-1-1   ->     5 8'00100000
    199:     5 25'-----------0------0-0-1-1   ->     5 8'00100000
    200:     5 25'-----------0------101011-   ->     5 8'00100000
    201:     5 25'-----------0------0-1011-   ->     5 8'00100000
    202:     5 25'-----------0------10111--   ->     5 8'00100000
    203:     5 25'-----------0------0-111--   ->     5 8'00100000
    204:     6 25'--------------------11000   ->     0 8'01000000
    205:     6 25'--------------------1-010   ->     0 8'01000000
    206:     6 25'----------------------0-1   ->     0 8'01000000
    207:     6 25'-----------0------1110-00   ->     1 8'01000000
    208:     6 25'-----------1--------10-00   ->     1 8'01000000
    209:     6 25'-----------0------110---0   ->     1 8'01000000
    210:     6 25'-----------1--------0---0   ->     1 8'01000000
    211:     6 25'-----------0------1110101   ->     1 8'01000000
    212:     6 25'-----------1--------10101   ->     1 8'01000000
    213:     6 25'-----------0------110-1-1   ->     1 8'01000000
    214:     6 25'-----------1--------0-1-1   ->     1 8'01000000
    215:     6 25'-----------0------111011-   ->     1 8'01000000
    216:     6 25'-----------1--------1011-   ->     1 8'01000000
    217:     6 25'-----------0------11111--   ->     1 8'01000000
    218:     6 25'-----------1--------111--   ->     1 8'01000000
    219:     6 25'-----------0------1010-00   ->     6 8'01000000
    220:     6 25'-----------0------0-10-00   ->     6 8'01000000
    221:     6 25'-----------0------100---0   ->     6 8'01000000
    222:     6 25'-----------0------0-0---0   ->     6 8'01000000
    223:     6 25'-----------0------1010101   ->     6 8'01000000
    224:     6 25'-----------0------0-10101   ->     6 8'01000000
    225:     6 25'-----------0------100-1-1   ->     6 8'01000000
    226:     6 25'-----------0------0-0-1-1   ->     6 8'01000000
    227:     6 25'-----------0------101011-   ->     6 8'01000000
    228:     6 25'-----------0------0-1011-   ->     6 8'01000000
    229:     6 25'-----------0------10111--   ->     6 8'01000000
    230:     6 25'-----------0------0-111--   ->     6 8'01000000

-------------------------------------

FSM `$fsm$\picorv32.mem_wordsize$10849' from module `colorlight_i5':
-------------------------------------

  Information on FSM $fsm$\picorv32.mem_wordsize$10849 (\picorv32.mem_wordsize):

  Number of input signals:   13
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: $flatten\picorv32.$procmux$3475_CMP
    1: $flatten\picorv32.$procmux$3474_CMP
    2: $flatten\picorv32.$logic_or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1887$3075_Y
    3: $flatten\picorv32.$logic_or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1886$3074_Y
    4: $flatten\picorv32.$logic_or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1857$3066_Y
    5: $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1313$2898_Y
    6: $flatten\picorv32.$logic_not$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1136$2856_Y
    7: \picorv32.instr_sw
    8: \picorv32.instr_sh
    9: \picorv32.instr_sb
   10: \picorv32.instr_lw
   11: \picorv32.mem_do_wdata
   12: \picorv32.mem_do_rdata

  Output signals:
    0: $flatten\picorv32.$procmux$6233_CMP
    1: $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1930$3093_Y
    2: $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1923$3086_Y

  State encoding:
    0:      3'--1
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'------00---00   ->     0 3'100
      1:     0 13'------0-0---1   ->     0 3'100
      2:     0 13'-0-0000-1---1   ->     0 3'100
      3:     0 13'-0---10-1---1   ->     0 3'100
      4:     0 13'-1----0-1---1   ->     0 3'100
      5:     0 13'0-0---0-1001-   ->     0 3'100
      6:     0 13'------0-0--1-   ->     0 3'100
      7:     0 13'0-1---0-1--1-   ->     0 3'100
      8:     0 13'1-----0-1--1-   ->     0 3'100
      9:     0 13'------01-----   ->     0 3'100
     10:     0 13'------1------   ->     0 3'100
     11:     0 13'-0-1--0-1---1   ->     1 3'100
     12:     0 13'0-----0-11-1-   ->     1 3'100
     13:     0 13'-0--1-0-1---1   ->     2 3'100
     14:     0 13'0-----0-1-11-   ->     2 3'100
     15:     1 13'-0---10-1---1   ->     0 3'001
     16:     1 13'0-1---0-1--1-   ->     0 3'001
     17:     1 13'------01-----   ->     0 3'001
     18:     1 13'------00---00   ->     1 3'001
     19:     1 13'------0-0---1   ->     1 3'001
     20:     1 13'-0-0000-1---1   ->     1 3'001
     21:     1 13'-0-1--0-1---1   ->     1 3'001
     22:     1 13'-1----0-1---1   ->     1 3'001
     23:     1 13'0-0---0-1001-   ->     1 3'001
     24:     1 13'0-----0-11-1-   ->     1 3'001
     25:     1 13'------0-0--1-   ->     1 3'001
     26:     1 13'1-----0-1--1-   ->     1 3'001
     27:     1 13'------1------   ->     1 3'001
     28:     1 13'-0--1-0-1---1   ->     2 3'001
     29:     1 13'0-----0-1-11-   ->     2 3'001
     30:     2 13'-0---10-1---1   ->     0 3'010
     31:     2 13'0-1---0-1--1-   ->     0 3'010
     32:     2 13'------01-----   ->     0 3'010
     33:     2 13'-0-1--0-1---1   ->     1 3'010
     34:     2 13'0-----0-11-1-   ->     1 3'010
     35:     2 13'------00---00   ->     2 3'010
     36:     2 13'------0-0---1   ->     2 3'010
     37:     2 13'-0-0000-1---1   ->     2 3'010
     38:     2 13'-0--1-0-1---1   ->     2 3'010
     39:     2 13'-1----0-1---1   ->     2 3'010
     40:     2 13'0-0---0-1001-   ->     2 3'010
     41:     2 13'0-----0-1-11-   ->     2 3'010
     42:     2 13'------0-0--1-   ->     2 3'010
     43:     2 13'1-----0-1--1-   ->     2 3'010
     44:     2 13'------1------   ->     2 3'010

-------------------------------------

4.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\picorv32.cpu_state$10839' from module `\colorlight_i5'.
Mapping FSM `$fsm$\picorv32.mem_wordsize$10849' from module `\colorlight_i5'.

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~14 debug messages>

4.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~96 debug messages>
Removed a total of 32 cells.

4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 4/7 on $pmux $flatten\picorv32.$procmux$4133.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4146.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4146.
    dead port 2/4 on $pmux $flatten\picorv32.$procmux$4193.
    dead port 3/6 on $pmux $flatten\picorv32.$procmux$4381.
    dead port 1/2 on $mux $flatten\picorv32.$procmux$4397.
    dead port 2/2 on $mux $flatten\picorv32.$procmux$4397.
    dead port 2/5 on $pmux $flatten\picorv32.$procmux$4665.
    dead port 1/4 on $pmux $flatten\picorv32.$procmux$4675.
    dead port 2/4 on $pmux $flatten\picorv32.$procmux$4675.
    dead port 3/4 on $pmux $flatten\picorv32.$procmux$4675.
    dead port 4/4 on $pmux $flatten\picorv32.$procmux$4675.
    dead port 1/3 on $pmux $flatten\picorv32.$procmux$4874.
Removed 13 multiplexer ports.
<suppressed ~2482 debug messages>

4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10659: { \picorv32.cpu_state [6:4] \picorv32.cpu_state [2:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10657: \picorv32.cpu_state [5:0]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10655: { \picorv32.cpu_state [6] \picorv32.cpu_state [4:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$10653: { \picorv32.cpu_state [6:2] \picorv32.cpu_state [0] }
  Optimizing cells in module \colorlight_i5.
Performed a total of 4 changes.

4.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$10617 ($dff) from module colorlight_i5 (D = $procmux$6847_Y, Q = \wishbone_bridge_wdata_converter_converter_mux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11660 ($sdff) from module colorlight_i5 (D = $procmux$6845_Y, Q = \wishbone_bridge_wdata_converter_converter_mux).
Adding SRST signal on $procdff$10616 ($dff) from module colorlight_i5 (D = $procmux$6854_Y, Q = \wishbone_bridge_rdata_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$10614 ($dff) from module colorlight_i5 (D = { $procmux$6522_Y $procmux$6830_Y $procmux$6534_Y $procmux$6543_Y }, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11667 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [127:96]).
Adding EN signal on $auto$ff.cc:266:slice$11667 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [63:32]).
Adding EN signal on $auto$ff.cc:266:slice$11667 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$11667 ($sdff) from module colorlight_i5 (D = \sdram_slave_p0_rddata, Q = \wishbone_bridge_rdata_converter_converter_source_payload_data [95:64]).
Adding SRST signal on $procdff$10611 ($dff) from module colorlight_i5 (D = $procmux$6888_Y, Q = \wishbone_bridge_rdata_converter_converter_demux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11680 ($sdff) from module colorlight_i5 (D = $procmux$6886_Y, Q = \wishbone_bridge_rdata_converter_converter_demux).
Adding SRST signal on $procdff$10610 ($dff) from module colorlight_i5 (D = $procmux$6892_Y, Q = \wishbone_bridge_cmd_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11682 ($sdff) from module colorlight_i5 (D = \wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2, Q = \wishbone_bridge_cmd_we).
Adding SRST signal on $procdff$10609 ($dff) from module colorlight_i5 (D = $procmux$6896_Y, Q = \wishbone_bridge_cmd_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11684 ($sdff) from module colorlight_i5 (D = \wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0, Q = \wishbone_bridge_cmd_count).
Adding SRST signal on $procdff$10608 ($dff) from module colorlight_i5 (D = $procmux$6900_Y, Q = \wishbone_bridge_cmd_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11686 ($sdff) from module colorlight_i5 (D = \wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1, Q = \wishbone_bridge_cmd_addr).
Adding SRST signal on $procdff$10607 ($dff) from module colorlight_i5 (D = $or$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4457$915_Y, Q = \wishbone_bridge_aborted, rval = 1'0).
Adding SRST signal on $procdff$10606 ($dff) from module colorlight_i5 (D = $procmux$6908_Y, Q = \spiflash_phy_storage, rval = 8'00000001).
Adding EN signal on $auto$ff.cc:266:slice$11693 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \spiflash_phy_storage).
Adding EN signal on $procdff$10605 ($dff) from module colorlight_i5 (D = \spiflash_phy_sr_out_cnt_litespiphy_next_value0, Q = \spiflash_phy_sr_out_cnt).
Adding SRST signal on $procdff$10604 ($dff) from module colorlight_i5 (D = $procmux$6916_Y, Q = \spiflash_phy_sr_out, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11696 ($sdff) from module colorlight_i5 (D = $procmux$6916_Y, Q = \spiflash_phy_sr_out).
Adding EN signal on $procdff$10603 ($dff) from module colorlight_i5 (D = \spiflash_phy_sr_in_cnt_litespiphy_next_value1, Q = \spiflash_phy_sr_in_cnt).
Adding SRST signal on $procdff$10602 ($dff) from module colorlight_i5 (D = $procmux$6929_Y, Q = \spiflash_phy_sr_in, rval = 0).
Adding SRST signal on $procdff$10600 ($dff) from module colorlight_i5 (D = { \spiflash_phy_posedge \spiflash_phy_posedge_reg [1] }, Q = \spiflash_phy_posedge_reg, rval = 2'00).
Adding SRST signal on $procdff$10598 ($dff) from module colorlight_i5 (D = $procmux$6937_Y, Q = \spiflash_phy_div, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11703 ($sdff) from module colorlight_i5 (D = \spiflash_phy_storage, Q = \spiflash_phy_div).
Adding SRST signal on $procdff$10597 ($dff) from module colorlight_i5 (D = $procmux$6942_Y, Q = \spiflash_phy_count, rval = 4'1011).
Adding EN signal on $auto$ff.cc:266:slice$11705 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5934$1272_Y, Q = \spiflash_phy_count).
Adding SRST signal on $procdff$10596 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5922$1269_Y, Q = \spiflash_phy_cnt, rval = 8'00000000).
Adding SRST signal on $procdff$10595 ($dff) from module colorlight_i5 (D = \spiflash_phy_clk, Q = \spiflash_phy_clk_reg, rval = 1'0).
Adding SRST signal on $procdff$10594 ($dff) from module colorlight_i5 (D = $procmux$6950_Y, Q = \spiflash_phy_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11719 ($sdff) from module colorlight_i5 (D = $not$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2994$391_Y, Q = \spiflash_phy_clk).
Adding EN signal on $procdff$10592 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \spi_mosi_storage).
Adding SRST signal on $procdff$10591 ($dff) from module colorlight_i5 (D = $procmux$6961_Y, Q = \spi_mosi_sel, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11726 ($sdff) from module colorlight_i5 (D = $procmux$6961_Y, Q = \spi_mosi_sel).
Adding SRST signal on $procdff$10589 ($dff) from module colorlight_i5 (D = $procmux$6966_Y, Q = \spi_mosi_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11730 ($sdff) from module colorlight_i5 (D = \spi_mosi_storage, Q = \spi_mosi_data).
Adding SRST signal on $procdff$10587 ($dff) from module colorlight_i5 (D = $procmux$6973_Y, Q = \spi_miso_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11732 ($sdff) from module colorlight_i5 (D = $procmux$6971_Y, Q = \spi_miso_data).
Adding SRST signal on $procdff$10586 ($dff) from module colorlight_i5 (D = $procmux$6977_Y, Q = \spi_miso1, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11734 ($sdff) from module colorlight_i5 (D = \spi_miso_data, Q = \spi_miso1).
Adding SRST signal on $procdff$10585 ($dff) from module colorlight_i5 (D = $procmux$6981_Y, Q = \spi_loopback_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11736 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \spi_loopback_storage).
Adding SRST signal on $procdff$10583 ($dff) from module colorlight_i5 (D = $procmux$6985_Y, Q = \spi_cs_storage, rval = 17'00000000000000001).
Adding EN signal on $auto$ff.cc:266:slice$11738 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [16:0], Q = \spi_cs_storage).
Adding SRST signal on $procdff$10581 ($dff) from module colorlight_i5 (D = $procmux$6989_Y, Q = \spi_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11740 ($sdff) from module colorlight_i5 (D = \spi_count_spimaster_next_value, Q = \spi_count).
Adding SRST signal on $procdff$10580 ($dff) from module colorlight_i5 (D = $procmux$6993_Y, Q = \spi_control_storage, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11742 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [15:0], Q = \spi_control_storage).
Adding SRST signal on $procdff$10579 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank3_control0_re, Q = \spi_control_re, rval = 1'0).
Adding SRST signal on $procdff$10578 ($dff) from module colorlight_i5 (D = $procmux$6710_Y, Q = \spi_clk_divider1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$10577 ($dff) from module colorlight_i5 (D = \socbushandler_master, Q = \socbushandler_slaves, rval = 5'00000).
Adding SRST signal on $procdff$10576 ($dff) from module colorlight_i5 (D = $procmux$6998_Y, Q = \socbushandler_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$ff.cc:266:slice$11747 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5725$1213_Y, Q = \socbushandler_count).
Adding EN signal on $procdff$10575 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \sdram_wrdata_storage).
Adding SRST signal on $procdff$10573 ($dff) from module colorlight_i5 (D = $procmux$7008_Y, Q = \sdram_twtrcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10572 ($dff) from module colorlight_i5 (D = $procmux$7015_Y [1:0], Q = \sdram_twtrcon_count [1:0], rval = 2'00).
Adding SRST signal on $procdff$10572 ($dff) from module colorlight_i5 (D = $procmux$7018_Y [2], Q = \sdram_twtrcon_count [2], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11760 ($sdff) from module colorlight_i5 (D = $procmux$7018_Y [2], Q = \sdram_twtrcon_count [2]).
Adding EN signal on $auto$ff.cc:266:slice$11757 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6493$1391_Y [1:0], Q = \sdram_twtrcon_count [1:0]).
Adding SRST signal on $procdff$10571 ($dff) from module colorlight_i5 (D = $procmux$7027_Y, Q = \sdram_trrdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10570 ($dff) from module colorlight_i5 (D = $procmux$7031_Y, Q = \sdram_trrdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11766 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6463$1385_Y, Q = \sdram_trrdcon_count).
Adding SRST signal on $procdff$10569 ($dff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5955$1275_Y, Q = \sdram_timer_count1, rval = 10'1110101001).
Adding SRST signal on $procdff$10568 ($dff) from module colorlight_i5 (D = $procmux$7041_Y, Q = \sdram_time1, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11773 ($sdff) from module colorlight_i5 (D = $procmux$7041_Y, Q = \sdram_time1).
Adding SRST signal on $procdff$10567 ($dff) from module colorlight_i5 (D = $procmux$7048_Y, Q = \sdram_time0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$11777 ($sdff) from module colorlight_i5 (D = $procmux$7048_Y, Q = \sdram_time0).
Adding SRST signal on $procdff$10566 ($dff) from module colorlight_i5 (D = $procmux$7057_Y, Q = \sdram_tccdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10565 ($dff) from module colorlight_i5 (D = $procmux$7061_Y, Q = \sdram_tccdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11782 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6478$1388_Y, Q = \sdram_tccdcon_count).
Adding SRST signal on $procdff$10564 ($dff) from module colorlight_i5 (D = $procmux$7068_Y, Q = \sdram_storage, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$11786 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [3:0], Q = \sdram_storage).
Adding SRST signal on $procdff$10563 ($dff) from module colorlight_i5 (D = $procmux$7075_Y, Q = \sdram_sequencer_trigger, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11788 ($sdff) from module colorlight_i5 (D = $procmux$7075_Y, Q = \sdram_sequencer_trigger).
Adding SRST signal on $procdff$10562 ($dff) from module colorlight_i5 (D = $procmux$6758_Y, Q = \sdram_sequencer_done1, rval = 1'0).
Adding SRST signal on $procdff$10561 ($dff) from module colorlight_i5 (D = $procmux$7084_Y, Q = \sdram_sequencer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11795 ($sdff) from module colorlight_i5 (D = $procmux$7082_Y, Q = \sdram_sequencer_count).
Adding SRST signal on $procdff$10559 ($dff) from module colorlight_i5 (D = $procmux$7091_Y, Q = \sdram_rddata_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11799 ($sdff) from module colorlight_i5 (D = \sdram_csr_dfi_p0_rddata, Q = \sdram_rddata_status).
Adding SRST signal on $procdff$10557 ($dff) from module colorlight_i5 (D = $procmux$6797_Y, Q = \sdram_postponer_req_o, rval = 1'0).
Adding SRST signal on $procdff$10556 ($dff) from module colorlight_i5 (D = $procmux$7097_Y, Q = \sdram_postponer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11806 ($sdff) from module colorlight_i5 (D = $procmux$7095_Y, Q = \sdram_postponer_count).
Adding SRST signal on $procdff$10555 ($dff) from module colorlight_i5 (D = \sdram_twtrcon_valid, Q = \sdram_dfi_p0_wrdata_en, rval = 1'0).
Adding SRST signal on $procdff$10554 ($dff) from module colorlight_i5 (D = $not$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6451$1383_Y, Q = \sdram_dfi_p0_we_n, rval = 1'1).
Adding SRST signal on $procdff$10553 ($dff) from module colorlight_i5 (D = $and$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5658$1198_Y, Q = \sdram_dfi_p0_rddata_en, rval = 1'0).
Adding SRST signal on $procdff$10552 ($dff) from module colorlight_i5 (D = $not$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6450$1382_Y, Q = \sdram_dfi_p0_ras_n, rval = 1'1).
Adding SRST signal on $procdff$10550 ($dff) from module colorlight_i5 (D = $not$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6449$1381_Y, Q = \sdram_dfi_p0_cas_n, rval = 1'1).
Adding SRST signal on $procdff$10549 ($dff) from module colorlight_i5 (D = \comb_rhs_self16, Q = \sdram_dfi_p0_bank, rval = 2'00).
Adding SRST signal on $procdff$10548 ($dff) from module colorlight_i5 (D = \sync_rhs_self1, Q = \sdram_dfi_p0_address, rval = 11'00000000000).
Adding SRST signal on $procdff$10547 ($dff) from module colorlight_i5 (D = $procmux$7101_Y, Q = \sdram_command_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11827 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \sdram_command_storage).
Adding SRST signal on $procdff$10545 ($dff) from module colorlight_i5 (D = $procmux$6762_Y, Q = \sdram_cmd_payload_we, rval = 1'0).
Adding SRST signal on $procdff$10544 ($dff) from module colorlight_i5 (D = $procmux$6772_Y, Q = \sdram_cmd_payload_ras, rval = 1'0).
Adding SRST signal on $procdff$10543 ($dff) from module colorlight_i5 (D = $procmux$6779_Y, Q = \sdram_cmd_payload_cas, rval = 1'0).
Adding SRST signal on $procdff$10541 ($dff) from module colorlight_i5 (D = $procmux$6789_Y [9:0], Q = \sdram_cmd_payload_a [9:0], rval = 10'0000000000).
Adding SRST signal on $procdff$10541 ($dff) from module colorlight_i5 (D = $procmux$6791_Y [10], Q = \sdram_cmd_payload_a [10], rval = 1'0).
Adding SRST signal on $procdff$10540 ($dff) from module colorlight_i5 (D = $procmux$7142_Y, Q = \sdram_choose_req_grant, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11844 ($sdff) from module colorlight_i5 (D = $procmux$7113_Y, Q = \sdram_choose_req_grant).
Adding SRST signal on $procdff$10538 ($dff) from module colorlight_i5 (D = $procmux$7189_Y, Q = \sdram_bankmachine3_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10537 ($dff) from module colorlight_i5 (D = $procmux$7199_Y, Q = \sdram_bankmachine3_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11861 ($sdff) from module colorlight_i5 (D = $procmux$7199_Y, Q = \sdram_bankmachine3_twtpcon_count).
Adding SRST signal on $procdff$10536 ($dff) from module colorlight_i5 (D = $procmux$7205_Y, Q = \sdram_bankmachine3_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10535 ($dff) from module colorlight_i5 (D = $procmux$7215_Y, Q = \sdram_bankmachine3_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11868 ($sdff) from module colorlight_i5 (D = $procmux$7215_Y, Q = \sdram_bankmachine3_trccon_count).
Adding SRST signal on $procdff$10534 ($dff) from module colorlight_i5 (D = $procmux$7221_Y, Q = \sdram_bankmachine3_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10533 ($dff) from module colorlight_i5 (D = $procmux$7228_Y [0], Q = \sdram_bankmachine3_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10533 ($dff) from module colorlight_i5 (D = $procmux$7231_Y [1], Q = \sdram_bankmachine3_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11878 ($sdff) from module colorlight_i5 (D = $procmux$7231_Y [1], Q = \sdram_bankmachine3_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$11875 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6313$1373_Y [0], Q = \sdram_bankmachine3_trascon_count [0]).
Adding SRST signal on $procdff$10532 ($dff) from module colorlight_i5 (D = $procmux$7235_Y, Q = \sdram_bankmachine3_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11883 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine3_row_opened).
Adding SRST signal on $procdff$10531 ($dff) from module colorlight_i5 (D = $procmux$7245_Y, Q = \sdram_bankmachine3_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$11887 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine3_row).
Adding SRST signal on $procdff$10530 ($dff) from module colorlight_i5 (D = $procmux$7249_Y, Q = \sdram_bankmachine3_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11893 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6253$1356_Y, Q = \sdram_bankmachine3_produce).
Adding SRST signal on $procdff$10529 ($dff) from module colorlight_i5 (D = $procmux$7253_Y, Q = \sdram_bankmachine3_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11895 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_source_valid, Q = \sdram_bankmachine3_pipe_valid_source_valid).
Adding SRST signal on $procdff$10528 ($dff) from module colorlight_i5 (D = $procmux$7257_Y, Q = \sdram_bankmachine3_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11897 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_rdport_dat_r [0], Q = \sdram_bankmachine3_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10527 ($dff) from module colorlight_i5 (D = $procmux$7261_Y, Q = \sdram_bankmachine3_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11899 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine3_rdport_dat_r [19:1], Q = \sdram_bankmachine3_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10524 ($dff) from module colorlight_i5 (D = $procmux$7274_Y, Q = \sdram_bankmachine3_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11901 ($sdff) from module colorlight_i5 (D = $procmux$7274_Y, Q = \sdram_bankmachine3_level).
Adding SRST signal on $procdff$10523 ($dff) from module colorlight_i5 (D = $procmux$7278_Y, Q = \sdram_bankmachine3_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11909 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6256$1357_Y, Q = \sdram_bankmachine3_consume).
Adding SRST signal on $procdff$10522 ($dff) from module colorlight_i5 (D = $procmux$7284_Y, Q = \sdram_bankmachine2_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10521 ($dff) from module colorlight_i5 (D = $procmux$7294_Y, Q = \sdram_bankmachine2_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11914 ($sdff) from module colorlight_i5 (D = $procmux$7294_Y, Q = \sdram_bankmachine2_twtpcon_count).
Adding SRST signal on $procdff$10520 ($dff) from module colorlight_i5 (D = $procmux$7300_Y, Q = \sdram_bankmachine2_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10519 ($dff) from module colorlight_i5 (D = $procmux$7310_Y, Q = \sdram_bankmachine2_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11921 ($sdff) from module colorlight_i5 (D = $procmux$7310_Y, Q = \sdram_bankmachine2_trccon_count).
Adding SRST signal on $procdff$10518 ($dff) from module colorlight_i5 (D = $procmux$7316_Y, Q = \sdram_bankmachine2_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10517 ($dff) from module colorlight_i5 (D = $procmux$7323_Y [0], Q = \sdram_bankmachine2_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10517 ($dff) from module colorlight_i5 (D = $procmux$7326_Y [1], Q = \sdram_bankmachine2_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11931 ($sdff) from module colorlight_i5 (D = $procmux$7326_Y [1], Q = \sdram_bankmachine2_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$11928 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6237$1351_Y [0], Q = \sdram_bankmachine2_trascon_count [0]).
Adding SRST signal on $procdff$10516 ($dff) from module colorlight_i5 (D = $procmux$7330_Y, Q = \sdram_bankmachine2_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11936 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine2_row_opened).
Adding SRST signal on $procdff$10515 ($dff) from module colorlight_i5 (D = $procmux$7340_Y, Q = \sdram_bankmachine2_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$11940 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine2_row).
Adding SRST signal on $procdff$10514 ($dff) from module colorlight_i5 (D = $procmux$7344_Y, Q = \sdram_bankmachine2_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11946 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6177$1334_Y, Q = \sdram_bankmachine2_produce).
Adding SRST signal on $procdff$10513 ($dff) from module colorlight_i5 (D = $procmux$7348_Y, Q = \sdram_bankmachine2_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11948 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_source_valid, Q = \sdram_bankmachine2_pipe_valid_source_valid).
Adding SRST signal on $procdff$10512 ($dff) from module colorlight_i5 (D = $procmux$7352_Y, Q = \sdram_bankmachine2_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11950 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_rdport_dat_r [0], Q = \sdram_bankmachine2_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10511 ($dff) from module colorlight_i5 (D = $procmux$7356_Y, Q = \sdram_bankmachine2_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11952 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine2_rdport_dat_r [19:1], Q = \sdram_bankmachine2_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10508 ($dff) from module colorlight_i5 (D = $procmux$7369_Y, Q = \sdram_bankmachine2_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11954 ($sdff) from module colorlight_i5 (D = $procmux$7369_Y, Q = \sdram_bankmachine2_level).
Adding SRST signal on $procdff$10507 ($dff) from module colorlight_i5 (D = $procmux$7373_Y, Q = \sdram_bankmachine2_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11962 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6180$1335_Y, Q = \sdram_bankmachine2_consume).
Adding SRST signal on $procdff$10506 ($dff) from module colorlight_i5 (D = $procmux$7379_Y, Q = \sdram_bankmachine1_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10505 ($dff) from module colorlight_i5 (D = $procmux$7389_Y, Q = \sdram_bankmachine1_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11967 ($sdff) from module colorlight_i5 (D = $procmux$7389_Y, Q = \sdram_bankmachine1_twtpcon_count).
Adding SRST signal on $procdff$10504 ($dff) from module colorlight_i5 (D = $procmux$7395_Y, Q = \sdram_bankmachine1_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10503 ($dff) from module colorlight_i5 (D = $procmux$7405_Y, Q = \sdram_bankmachine1_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11974 ($sdff) from module colorlight_i5 (D = $procmux$7405_Y, Q = \sdram_bankmachine1_trccon_count).
Adding SRST signal on $procdff$10502 ($dff) from module colorlight_i5 (D = $procmux$7411_Y, Q = \sdram_bankmachine1_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10501 ($dff) from module colorlight_i5 (D = $procmux$7418_Y [0], Q = \sdram_bankmachine1_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10501 ($dff) from module colorlight_i5 (D = $procmux$7421_Y [1], Q = \sdram_bankmachine1_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11984 ($sdff) from module colorlight_i5 (D = $procmux$7421_Y [1], Q = \sdram_bankmachine1_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$11981 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6161$1329_Y [0], Q = \sdram_bankmachine1_trascon_count [0]).
Adding SRST signal on $procdff$10500 ($dff) from module colorlight_i5 (D = $procmux$7425_Y, Q = \sdram_bankmachine1_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11989 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine1_row_opened).
Adding SRST signal on $procdff$10499 ($dff) from module colorlight_i5 (D = $procmux$7435_Y, Q = \sdram_bankmachine1_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$11993 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine1_row).
Adding SRST signal on $procdff$10498 ($dff) from module colorlight_i5 (D = $procmux$7439_Y, Q = \sdram_bankmachine1_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11999 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6101$1312_Y, Q = \sdram_bankmachine1_produce).
Adding SRST signal on $procdff$10497 ($dff) from module colorlight_i5 (D = $procmux$7443_Y, Q = \sdram_bankmachine1_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12001 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_source_valid, Q = \sdram_bankmachine1_pipe_valid_source_valid).
Adding SRST signal on $procdff$10496 ($dff) from module colorlight_i5 (D = $procmux$7447_Y, Q = \sdram_bankmachine1_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12003 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_rdport_dat_r [0], Q = \sdram_bankmachine1_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10495 ($dff) from module colorlight_i5 (D = $procmux$7451_Y, Q = \sdram_bankmachine1_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12005 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine1_rdport_dat_r [19:1], Q = \sdram_bankmachine1_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10492 ($dff) from module colorlight_i5 (D = $procmux$7464_Y, Q = \sdram_bankmachine1_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12007 ($sdff) from module colorlight_i5 (D = $procmux$7464_Y, Q = \sdram_bankmachine1_level).
Adding SRST signal on $procdff$10491 ($dff) from module colorlight_i5 (D = $procmux$7468_Y, Q = \sdram_bankmachine1_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12015 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6104$1313_Y, Q = \sdram_bankmachine1_consume).
Adding SRST signal on $procdff$10490 ($dff) from module colorlight_i5 (D = $procmux$7474_Y, Q = \sdram_bankmachine0_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10489 ($dff) from module colorlight_i5 (D = $procmux$7484_Y, Q = \sdram_bankmachine0_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12020 ($sdff) from module colorlight_i5 (D = $procmux$7484_Y, Q = \sdram_bankmachine0_twtpcon_count).
Adding SRST signal on $procdff$10488 ($dff) from module colorlight_i5 (D = $procmux$7490_Y, Q = \sdram_bankmachine0_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10487 ($dff) from module colorlight_i5 (D = $procmux$7500_Y, Q = \sdram_bankmachine0_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12027 ($sdff) from module colorlight_i5 (D = $procmux$7500_Y, Q = \sdram_bankmachine0_trccon_count).
Adding SRST signal on $procdff$10486 ($dff) from module colorlight_i5 (D = $procmux$7506_Y, Q = \sdram_bankmachine0_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10485 ($dff) from module colorlight_i5 (D = $procmux$7513_Y [0], Q = \sdram_bankmachine0_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10485 ($dff) from module colorlight_i5 (D = $procmux$7516_Y [1], Q = \sdram_bankmachine0_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12037 ($sdff) from module colorlight_i5 (D = $procmux$7516_Y [1], Q = \sdram_bankmachine0_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$12034 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6085$1307_Y [0], Q = \sdram_bankmachine0_trascon_count [0]).
Adding SRST signal on $procdff$10484 ($dff) from module colorlight_i5 (D = $procmux$7520_Y, Q = \sdram_bankmachine0_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12042 ($sdff) from module colorlight_i5 (D = 1'1, Q = \sdram_bankmachine0_row_opened).
Adding SRST signal on $procdff$10483 ($dff) from module colorlight_i5 (D = $procmux$7530_Y, Q = \sdram_bankmachine0_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$12046 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_pipe_valid_source_payload_addr [18:8], Q = \sdram_bankmachine0_row).
Adding SRST signal on $procdff$10482 ($dff) from module colorlight_i5 (D = $procmux$7534_Y, Q = \sdram_bankmachine0_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12052 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6025$1290_Y, Q = \sdram_bankmachine0_produce).
Adding SRST signal on $procdff$10481 ($dff) from module colorlight_i5 (D = $procmux$7538_Y, Q = \sdram_bankmachine0_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12054 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_source_valid, Q = \sdram_bankmachine0_pipe_valid_source_valid).
Adding SRST signal on $procdff$10480 ($dff) from module colorlight_i5 (D = $procmux$7542_Y, Q = \sdram_bankmachine0_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12056 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_rdport_dat_r [0], Q = \sdram_bankmachine0_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10479 ($dff) from module colorlight_i5 (D = $procmux$7546_Y, Q = \sdram_bankmachine0_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12058 ($sdff) from module colorlight_i5 (D = \sdram_bankmachine0_rdport_dat_r [19:1], Q = \sdram_bankmachine0_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10476 ($dff) from module colorlight_i5 (D = $procmux$7559_Y, Q = \sdram_bankmachine0_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12060 ($sdff) from module colorlight_i5 (D = $procmux$7559_Y, Q = \sdram_bankmachine0_level).
Adding SRST signal on $procdff$10475 ($dff) from module colorlight_i5 (D = $procmux$7563_Y, Q = \sdram_bankmachine0_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12068 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6028$1291_Y, Q = \sdram_bankmachine0_consume).
Adding EN signal on $procdff$10474 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \sdram_baddress_storage).
Adding EN signal on $procdff$10472 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [10:0], Q = \sdram_address_storage).
Adding SRST signal on $procdff$10468 ($dff) from module colorlight_i5 (D = { \rddata_en [1:0] \sdram_master_p0_rddata_en }, Q = \rddata_en, rval = 3'000).
Adding SRST signal on $procdff$10467 ($dff) from module colorlight_i5 (D = $procmux$7571_Y, Q = \mmap_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$12073 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \mmap_storage).
Adding SRST signal on $procdff$10465 ($dff) from module colorlight_i5 (D = $procmux$7576_Y, Q = \mmap_count, rval = 9'100000000).
Adding EN signal on $auto$ff.cc:266:slice$12075 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5863$1258_Y, Q = \mmap_count).
Adding EN signal on $procdff$10464 ($dff) from module colorlight_i5 (D = 2'00, Q = \mmap_byte_count).
Adding SRST signal on $procdff$10463 ($dff) from module colorlight_i5 (D = $procmux$7584_Y, Q = \mmap_burst_cs, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12080 ($sdff) from module colorlight_i5 (D = \mmap_burst_cs_litespimmap_next_value0, Q = \mmap_burst_cs).
Adding EN signal on $procdff$10462 ($dff) from module colorlight_i5 (D = \mmap_burst_adr_litespimmap_next_value2, Q = \mmap_burst_adr).
Adding SRST signal on $procdff$10461 ($dff) from module colorlight_i5 (D = $procmux$7590_Y, Q = \master_tx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12083 ($sdff) from module colorlight_i5 (D = \master_rxtx_re, Q = \master_tx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$10460 ($dff) from module colorlight_i5 (D = $procmux$7594_Y, Q = \master_tx_fifo_pipe_valid_source_payload_width, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12085 ($sdff) from module colorlight_i5 (D = \master_phyconfig_storage [11:8], Q = \master_tx_fifo_pipe_valid_source_payload_width).
Adding SRST signal on $procdff$10458 ($dff) from module colorlight_i5 (D = $procmux$7602_Y, Q = \master_tx_fifo_pipe_valid_source_payload_len, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$12087 ($sdff) from module colorlight_i5 (D = \master_phyconfig_storage [5:0], Q = \master_tx_fifo_pipe_valid_source_payload_len).
Adding SRST signal on $procdff$10457 ($dff) from module colorlight_i5 (D = $procmux$7606_Y, Q = \master_tx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12089 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \master_tx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$10453 ($dff) from module colorlight_i5 (D = $procmux$7614_Y, Q = \master_rx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12091 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_valid, Q = \master_rx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$10452 ($dff) from module colorlight_i5 (D = $procmux$7618_Y, Q = \master_rx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12093 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_payload_data, Q = \master_rx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$10449 ($dff) from module colorlight_i5 (D = $procmux$7626_Y, Q = \master_phyconfig_storage, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12095 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [23:0], Q = \master_phyconfig_storage).
Adding SRST signal on $procdff$10447 ($dff) from module colorlight_i5 (D = $procmux$7630_Y, Q = \master_cs_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12097 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \master_cs_storage).
Adding SRST signal on $procdff$10445 ($dff) from module colorlight_i5 (D = $procmux$7634_Y, Q = \leds_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12099 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \leds_storage).
Adding SRST signal on $procdff$10444 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank1_out0_re, Q = \leds_re, rval = 1'0).
Adding SRST signal on $procdff$10443 ($dff) from module colorlight_i5 (D = $procmux$7638_Y, Q = \leds_mode, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12102 ($sdff) from module colorlight_i5 (D = 1'1, Q = \leds_mode).
Adding SRST signal on $procdff$10442 ($dff) from module colorlight_i5 (D = $procmux$7643_Y, Q = \leds_count, rval = 25'1110010011100001110000000).
Adding SRST signal on $procdff$10441 ($dff) from module colorlight_i5 (D = $procmux$7649_Y, Q = \leds_chaser, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12107 ($sdff) from module colorlight_i5 (D = $not$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5833$1252_Y, Q = \leds_chaser).
Adding SRST signal on $procdff$10440 ($dff) from module colorlight_i5 (D = \rddata_en [2], Q = \dfi_p0_rddata_valid, rval = 1'0).
Adding SRST signal on $procdff$10439 ($dff) from module colorlight_i5 (D = \csr_bankarray_sel, Q = \csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$10438 ($dff) from module colorlight_i5 (D = $procmux$6581_Y, Q = \csr_bankarray_interface6_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10437 ($dff) from module colorlight_i5 (D = $procmux$6608_Y, Q = \csr_bankarray_interface5_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10436 ($dff) from module colorlight_i5 (D = $procmux$6629_Y, Q = \csr_bankarray_interface4_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10435 ($dff) from module colorlight_i5 (D = $procmux$6650_Y, Q = \csr_bankarray_interface3_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10434 ($dff) from module colorlight_i5 (D = $procmux$6671_Y, Q = \csr_bankarray_interface2_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10433 ($dff) from module colorlight_i5 (D = $procmux$6683_Y [31:1], Q = \csr_bankarray_interface1_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$10433 ($dff) from module colorlight_i5 (D = \leds_storage, Q = \csr_bankarray_interface1_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$10432 ($dff) from module colorlight_i5 (D = $procmux$6695_Y, Q = \csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10431 ($dff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12121 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state).
Adding SRST signal on $procdff$10428 ($dff) from module colorlight_i5 (D = $procmux$7656_Y, Q = \basesoc_uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12125 ($sdff) from module colorlight_i5 (D = $procmux$7656_Y, Q = \basesoc_uart_tx_fifo_readable).
Adding SRST signal on $procdff$10427 ($dff) from module colorlight_i5 (D = $procmux$7660_Y, Q = \basesoc_uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12129 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5777$1229_Y, Q = \basesoc_uart_tx_fifo_produce).
Adding SRST signal on $procdff$10426 ($dff) from module colorlight_i5 (D = $procmux$7669_Y, Q = \basesoc_uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$12131 ($sdff) from module colorlight_i5 (D = $procmux$7669_Y, Q = \basesoc_uart_tx_fifo_level0).
Adding SRST signal on $procdff$10425 ($dff) from module colorlight_i5 (D = $procmux$7673_Y, Q = \basesoc_uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12139 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5780$1230_Y, Q = \basesoc_uart_tx_fifo_consume).
Adding SRST signal on $procdff$10421 ($dff) from module colorlight_i5 (D = $procmux$7680_Y, Q = \basesoc_uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12141 ($sdff) from module colorlight_i5 (D = $procmux$7680_Y, Q = \basesoc_uart_rx_fifo_readable).
Adding SRST signal on $procdff$10420 ($dff) from module colorlight_i5 (D = $procmux$7684_Y, Q = \basesoc_uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12145 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5799$1240_Y, Q = \basesoc_uart_rx_fifo_produce).
Adding SRST signal on $procdff$10419 ($dff) from module colorlight_i5 (D = $procmux$7693_Y, Q = \basesoc_uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$12147 ($sdff) from module colorlight_i5 (D = $procmux$7693_Y, Q = \basesoc_uart_rx_fifo_level0).
Adding SRST signal on $procdff$10418 ($dff) from module colorlight_i5 (D = $procmux$7697_Y, Q = \basesoc_uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12155 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5802$1241_Y, Q = \basesoc_uart_rx_fifo_consume).
Adding SRST signal on $procdff$10417 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank6_ev_pending_re, Q = \basesoc_uart_pending_re, rval = 1'0).
Adding SRST signal on $procdff$10416 ($dff) from module colorlight_i5 (D = $procmux$7701_Y, Q = \basesoc_uart_pending_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12158 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_pending_r).
Adding SRST signal on $procdff$10415 ($dff) from module colorlight_i5 (D = $procmux$7705_Y, Q = \basesoc_uart_enable_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12160 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_enable_storage).
Adding SRST signal on $procdff$10413 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5745$1224_Y [32], Q = \basesoc_tx_tick, rval = 1'0).
Adding SRST signal on $procdff$10412 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5745$1224_Y [31:0], Q = \basesoc_tx_phase, rval = 8246337).
Adding EN signal on $procdff$10411 ($dff) from module colorlight_i5 (D = \basesoc_tx_data_rs232phytx_next_value2, Q = \basesoc_tx_data).
Adding EN signal on $procdff$10410 ($dff) from module colorlight_i5 (D = \basesoc_tx_count_rs232phytx_next_value0, Q = \basesoc_tx_count).
Adding SRST signal on $auto$ff.cc:266:slice$12169 ($dffe) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2419$319_Y, Q = \basesoc_tx_count, rval = 4'0000).
Adding SRST signal on $procdff$10409 ($dff) from module colorlight_i5 (D = \basesoc_timer_zero_trigger, Q = \basesoc_timer_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$10408 ($dff) from module colorlight_i5 (D = $procmux$7715_Y, Q = \basesoc_timer_zero_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12174 ($sdff) from module colorlight_i5 (D = $procmux$7715_Y, Q = \basesoc_timer_zero_pending).
Adding SRST signal on $procdff$10407 ($dff) from module colorlight_i5 (D = $procmux$7719_Y, Q = \basesoc_timer_value_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12178 ($sdff) from module colorlight_i5 (D = \basesoc_timer_value, Q = \basesoc_timer_value_status).
Adding SRST signal on $procdff$10405 ($dff) from module colorlight_i5 (D = $procmux$6563_Y, Q = \basesoc_timer_value, rval = 0).
Adding SRST signal on $procdff$10404 ($dff) from module colorlight_i5 (D = $procmux$7723_Y, Q = \basesoc_timer_update_value_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12181 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_update_value_storage).
Adding SRST signal on $procdff$10403 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank5_update_value0_re, Q = \basesoc_timer_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$10401 ($dff) from module colorlight_i5 (D = $procmux$7727_Y, Q = \basesoc_timer_reload_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12184 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_reload_storage).
Adding SRST signal on $procdff$10399 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank5_ev_pending_re, Q = \basesoc_timer_pending_re, rval = 1'0).
Adding SRST signal on $procdff$10398 ($dff) from module colorlight_i5 (D = $procmux$7731_Y, Q = \basesoc_timer_pending_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12187 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_pending_r).
Adding SRST signal on $procdff$10397 ($dff) from module colorlight_i5 (D = $procmux$7735_Y, Q = \basesoc_timer_load_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12189 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_load_storage).
Adding SRST signal on $procdff$10395 ($dff) from module colorlight_i5 (D = $procmux$7739_Y, Q = \basesoc_timer_enable_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12191 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_enable_storage).
Adding SRST signal on $procdff$10393 ($dff) from module colorlight_i5 (D = $procmux$7743_Y, Q = \basesoc_timer_en_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12193 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_en_storage).
Adding SRST signal on $procdff$10391 ($dff) from module colorlight_i5 (D = \basesoc_spimaster_next_state, Q = \basesoc_spimaster_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12195 ($sdff) from module colorlight_i5 (D = \basesoc_spimaster_next_state, Q = \basesoc_spimaster_state).
Adding SRST signal on $procdff$10390 ($dff) from module colorlight_i5 (D = $procmux$7747_Y, Q = \basesoc_scratch_storage, rval = 305419896).
Adding EN signal on $auto$ff.cc:266:slice$12209 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_scratch_storage).
Adding SRST signal on $procdff$10388 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5760$1225_Y [32], Q = \basesoc_rx_tick, rval = 1'0).
Adding SRST signal on $procdff$10387 ($dff) from module colorlight_i5 (D = \regs1, Q = \basesoc_rx_rx_d, rval = 1'0).
Adding SRST signal on $procdff$10386 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5760$1225_Y [31:0], Q = \basesoc_rx_phase, rval = 32'10000000000000000000000000000000).
Adding EN signal on $procdff$10385 ($dff) from module colorlight_i5 (D = \basesoc_rx_data_rs232phyrx_next_value1, Q = \basesoc_rx_data).
Adding SRST signal on $auto$ff.cc:266:slice$12218 ($dffe) from module colorlight_i5 (D = { \regs1 \basesoc_rx_data [7:1] }, Q = \basesoc_rx_data, rval = 8'00000000).
Adding EN signal on $procdff$10384 ($dff) from module colorlight_i5 (D = \basesoc_rx_count_rs232phyrx_next_value0, Q = \basesoc_rx_count).
Adding SRST signal on $auto$ff.cc:266:slice$12222 ($dffe) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2458$322_Y, Q = \basesoc_rx_count, rval = 4'0000).
Adding SRST signal on $procdff$10383 ($dff) from module colorlight_i5 (D = \basesoc_rs232phytx_next_state, Q = \basesoc_rs232phytx_state, rval = 1'0).
Adding SRST signal on $procdff$10382 ($dff) from module colorlight_i5 (D = \basesoc_rs232phyrx_next_state, Q = \basesoc_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $procdff$10381 ($dff) from module colorlight_i5 (D = $procmux$7755_Y, Q = \basesoc_reset_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12228 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_reset_storage).
Adding SRST signal on $procdff$10380 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank0_reset0_re, Q = \basesoc_reset_re, rval = 1'0).
Adding SRST signal on $procdff$10379 ($dff) from module colorlight_i5 (D = $procmux$6834_Y, Q = \basesoc_ram_bus_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$10378 ($dff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12232 ($sdff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state).
Adding SRST signal on $procdff$10377 ($dff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12248 ($sdff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state).
Adding SRST signal on $procdff$10376 ($dff) from module colorlight_i5 (D = \basesoc_litedramnativeportconverter_next_state, Q = \basesoc_litedramnativeportconverter_state, rval = 1'0).
Adding SRST signal on $procdff$10375 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12273 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state).
Adding SRST signal on $procdff$10374 ($dff) from module colorlight_i5 (D = $or$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6500$1404_Y, Q = \basesoc_litedramcore_new_master_wdata_ready, rval = 1'0).
Adding SRST signal on $procdff$10373 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid2, Q = \basesoc_litedramcore_new_master_rdata_valid3, rval = 1'0).
Adding SRST signal on $procdff$10372 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid1, Q = \basesoc_litedramcore_new_master_rdata_valid2, rval = 1'0).
Adding SRST signal on $procdff$10371 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid0, Q = \basesoc_litedramcore_new_master_rdata_valid1, rval = 1'0).
Adding SRST signal on $procdff$10370 ($dff) from module colorlight_i5 (D = $or$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6501$1416_Y, Q = \basesoc_litedramcore_new_master_rdata_valid0, rval = 1'0).
Adding SRST signal on $procdff$10369 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12288 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state).
Adding SRST signal on $procdff$10368 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12304 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state).
Adding SRST signal on $procdff$10367 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12324 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state).
Adding SRST signal on $procdff$10366 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12344 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state).
Adding SRST signal on $procdff$10365 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12364 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state).
Adding SRST signal on $procdff$10364 ($dff) from module colorlight_i5 (D = $procmux$7759_Y, Q = \basesoc_interface1_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12384 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_we_wishbone2csr_next_value3, Q = \basesoc_interface1_we).
Adding SRST signal on $procdff$10363 ($dff) from module colorlight_i5 (D = $procmux$7763_Y, Q = \basesoc_interface1_re, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12386 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_re_wishbone2csr_next_value2, Q = \basesoc_interface1_re).
Adding EN signal on $procdff$10362 ($dff) from module colorlight_i5 (D = \picorv32.mem_wdata, Q = \basesoc_interface1_dat_w).
Adding EN signal on $procdff$10361 ($dff) from module colorlight_i5 (D = \basesoc_interface1_adr_wishbone2csr_next_value1, Q = \basesoc_interface1_adr).
Adding SRST signal on $auto$ff.cc:266:slice$12389 ($dffe) from module colorlight_i5 (D = \picorv32.mem_addr [15:2], Q = \basesoc_interface1_adr, rval = 14'00000000000000).
Adding SRST signal on $procdff$10360 ($dff) from module colorlight_i5 (D = $procmux$7775_Y, Q = \basesoc_grant, rval = 1'0).
Adding SRST signal on $procdff$10359 ($dff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12396 ($sdff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state).
Adding SRST signal on $procdff$10358 ($dff) from module colorlight_i5 (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12406 ($sdff) from module colorlight_i5 (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state).
Adding SRST signal on $procdff$10356 ($dff) from module colorlight_i5 (D = $procmux$7786_Y, Q = \basesoc_bus_errors, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12416 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5732$1215_Y, Q = \basesoc_bus_errors).
Adding SRST signal on $procdff$10355 ($dff) from module colorlight_i5 (D = $procmux$6838_Y, Q = \basesoc_basesoc_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$10353 ($dff) from module colorlight_i5 (D = $procmux$7795_Y, Q = \spi_mosi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12421 ($sdff) from module colorlight_i5 (D = \sync_f_self, Q = \spi_mosi).
Adding SRST signal on $procdff$10352 ($dff) from module colorlight_i5 (D = $not$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6581$1432_Y, Q = \spi_cs_n, rval = 1'0).
Adding SRST signal on $procdff$10351 ($dff) from module colorlight_i5 (D = $procmux$7802_Y, Q = \spi_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12428 ($sdff) from module colorlight_i5 (D = $procmux$7802_Y, Q = \spi_clk).
Adding SRST signal on $procdff$10350 ($dff) from module colorlight_i5 (D = $procmux$7806_Y, Q = \serial_tx, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$12432 ($sdff) from module colorlight_i5 (D = \basesoc_serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$10329 ($dff) from module colorlight_i5 (D = $memrd$\storage$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7184$1473_DATA, Q = \storage_dat1).
Adding EN signal on $procdff$10324 ($dff) from module colorlight_i5 (D = $memrd$\storage_1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7205$1483_DATA, Q = \storage_1_dat1).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10082 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3395_Y, Q = \picorv32.genblk2.pcpi_div.instr_remu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10081 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3400_Y, Q = \picorv32.genblk2.pcpi_div.instr_rem, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10080 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3406_Y, Q = \picorv32.genblk2.pcpi_div.instr_divu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10079 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3413_Y, Q = \picorv32.genblk2.pcpi_div.instr_div, rval = 1'0).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10077 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$logic_or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2476$3158_Y, Q = \picorv32.genblk2.pcpi_div.outsign).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10076 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3350_Y, Q = \picorv32.genblk2.pcpi_div.running, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12445 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3350_Y, Q = \picorv32.genblk2.pcpi_div.running).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10075 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3359_Y, Q = \picorv32.genblk2.pcpi_div.quotient_msk).
Adding SRST signal on $auto$ff.cc:266:slice$12449 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3356_Y, Q = \picorv32.genblk2.pcpi_div.quotient_msk, rval = 32'10000000000000000000000000000000).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10074 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3370_Y, Q = \picorv32.genblk2.pcpi_div.quotient).
Adding SRST signal on $auto$ff.cc:266:slice$12457 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3367_Y, Q = \picorv32.genblk2.pcpi_div.quotient, rval = 0).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10073 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3379_Y, Q = \picorv32.genblk2.pcpi_div.divisor).
Adding SRST signal on $auto$ff.cc:266:slice$12467 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3376_Y [30:0], Q = \picorv32.genblk2.pcpi_div.divisor [30:0], rval = 31'0000000000000000000000000000000).
Adding EN signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10072 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3390_Y, Q = \picorv32.genblk2.pcpi_div.dividend).
Adding SRST signal on $flatten\picorv32.\genblk2.pcpi_div.$procdff$10070 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$procmux$3323_Y, Q = \picorv32.genblk2.pcpi_div.pcpi_ready, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10068 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3288_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mulhu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10067 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3293_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mulhsu, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10066 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3299_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mulh, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10065 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3306_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.instr_mul, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10062 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3236_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_finish, rval = 1'0).
Adding SRST signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10061 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3247_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_waiting, rval = 1'1).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10060 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3253_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10059 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3259_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.rdx).
Adding SRST signal on $auto$ff.cc:266:slice$12497 ($dffe) from module colorlight_i5 (D = { \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [60] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [56] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [52] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [48] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [44] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [40] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [36] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [32] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [28] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [24] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [20] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [16] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [12] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [8] \picorv32.genblk1.genblk1.pcpi_mul.next_rdx [4] }, Q = { \picorv32.genblk1.genblk1.pcpi_mul.rdx [60] \picorv32.genblk1.genblk1.pcpi_mul.rdx [56] \picorv32.genblk1.genblk1.pcpi_mul.rdx [52] \picorv32.genblk1.genblk1.pcpi_mul.rdx [48] \picorv32.genblk1.genblk1.pcpi_mul.rdx [44] \picorv32.genblk1.genblk1.pcpi_mul.rdx [40] \picorv32.genblk1.genblk1.pcpi_mul.rdx [36] \picorv32.genblk1.genblk1.pcpi_mul.rdx [32] \picorv32.genblk1.genblk1.pcpi_mul.rdx [28] \picorv32.genblk1.genblk1.pcpi_mul.rdx [24] \picorv32.genblk1.genblk1.pcpi_mul.rdx [20] \picorv32.genblk1.genblk1.pcpi_mul.rdx [16] \picorv32.genblk1.genblk1.pcpi_mul.rdx [12] \picorv32.genblk1.genblk1.pcpi_mul.rdx [8] \picorv32.genblk1.genblk1.pcpi_mul.rdx [4] }, rval = 15'000000000000000).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10058 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3265_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd).
Adding SRST signal on $auto$ff.cc:266:slice$12500 ($dffe) from module colorlight_i5 (D = \picorv32.genblk1.genblk1.pcpi_mul.next_rd, Q = \picorv32.genblk1.genblk1.pcpi_mul.rd, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10057 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3274_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2).
Adding SRST signal on $auto$ff.cc:266:slice$12502 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [0], Q = \picorv32.genblk1.genblk1.pcpi_mul.rs2 [0], rval = 1'0).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10056 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3283_Y, Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1).
Adding SRST signal on $auto$ff.cc:266:slice$12505 ($dffe) from module colorlight_i5 (D = \picorv32.reg_op1 [31], Q = \picorv32.genblk1.genblk1.pcpi_mul.rs1 [63], rval = 1'0).
Adding EN signal on $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procdff$10053 ($dff) from module colorlight_i5 (D = $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2313$3229_Y [31:0], Q = \picorv32.genblk1.genblk1.pcpi_mul.pcpi_rd).
Adding EN signal on $flatten\picorv32.$procdff$10237 ($dff) from module colorlight_i5 (D = \picorv32.mem_rdata, Q = \picorv32.mem_rdata_q).
Adding EN signal on $flatten\picorv32.$procdff$10232 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$0\mem_state[1:0], Q = \picorv32.mem_state).
Adding EN signal on $flatten\picorv32.$procdff$10231 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5961_Y, Q = \picorv32.mem_wstrb).
Adding EN signal on $flatten\picorv32.$procdff$10230 ($dff) from module colorlight_i5 (D = \picorv32.mem_la_wdata, Q = \picorv32.mem_wdata).
Adding EN signal on $flatten\picorv32.$procdff$10229 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$0\mem_valid[0:0], Q = \picorv32.mem_valid).
Adding EN signal on $flatten\picorv32.$procdff$10227 ($dff) from module colorlight_i5 (D = \basesoc_picorv322, Q = \picorv32.mem_addr).
Adding SRST signal on $flatten\picorv32.$procdff$10211 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$reduce_or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:864$2600_Y, Q = \picorv32.is_compare, rval = 1'0).
Adding EN signal on $flatten\picorv32.$procdff$10210 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:878$2620_Y, Q = \picorv32.is_alu_reg_reg).
Adding EN signal on $flatten\picorv32.$procdff$10209 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:877$2619_Y, Q = \picorv32.is_alu_reg_imm).
Adding SRST signal on $flatten\picorv32.$procdff$10207 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5335_Y, Q = \picorv32.is_beq_bne_blt_bge_bltu_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12554 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:874$2616_Y, Q = \picorv32.is_beq_bne_blt_bge_bltu_bgeu).
Adding SRST signal on $flatten\picorv32.$procdff$10204 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$reduce_or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:860$2596_Y, Q = \picorv32.is_lui_auipc_jal_jalr_addi_add_sub, rval = 1'0).
Adding EN signal on $flatten\picorv32.$procdff$10203 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1110$2852_Y, Q = \picorv32.is_sll_srl_sra).
Adding EN signal on $flatten\picorv32.$procdff$10202 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:876$2618_Y, Q = \picorv32.is_sb_sh_sw).
Adding EN signal on $flatten\picorv32.$procdff$10201 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1101$2841_Y, Q = \picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi).
Adding EN signal on $flatten\picorv32.$procdff$10200 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1095$2832_Y, Q = \picorv32.is_slli_srli_srai).
Adding EN signal on $flatten\picorv32.$procdff$10199 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:875$2617_Y, Q = \picorv32.is_lb_lh_lw_lbu_lhu).
Adding EN signal on $flatten\picorv32.$procdff$10197 ($dff) from module colorlight_i5 (D = 1'0, Q = \picorv32.compressed_instr).
Adding EN signal on $flatten\picorv32.$procdff$10196 ($dff) from module colorlight_i5 (D = { \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [31] \picorv32.mem_rdata_latched [19:12] \picorv32.mem_rdata_latched [20] \picorv32.mem_rdata_latched [30:21] 1'0 }, Q = \picorv32.decoded_imm_j).
Adding EN signal on $flatten\picorv32.$procdff$10195 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381_Y, Q = \picorv32.decoded_imm).
Adding EN signal on $flatten\picorv32.$procdff$10194 ($dff) from module colorlight_i5 (D = \picorv32.mem_rdata_latched [24:20], Q = \picorv32.decoded_rs2).
Adding EN signal on $flatten\picorv32.$procdff$10193 ($dff) from module colorlight_i5 (D = { $flatten\picorv32.$procmux$5145_Y $flatten\picorv32.$procmux$5220_Y }, Q = \picorv32.decoded_rs1).
Adding SRST signal on $auto$ff.cc:266:slice$12566 ($dffe) from module colorlight_i5 (D = { $flatten\picorv32.$procmux$5143_Y \picorv32.mem_rdata_latched [19:15] }, Q = \picorv32.decoded_rs1, rval = 6'100000).
Adding EN signal on $flatten\picorv32.$procdff$10192 ($dff) from module colorlight_i5 (D = { 1'0 \picorv32.mem_rdata_latched [11:7] }, Q = \picorv32.decoded_rd).
Adding EN signal on $flatten\picorv32.$procdff$10191 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1093$2819_Y, Q = \picorv32.instr_timer).
Adding EN signal on $flatten\picorv32.$procdff$10190 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:872$2614_Y, Q = \picorv32.instr_waitirq).
Adding EN signal on $flatten\picorv32.$procdff$10189 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1092$2815_Y, Q = \picorv32.instr_maskirq).
Adding EN signal on $flatten\picorv32.$procdff$10188 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:871$2610_Y, Q = \picorv32.instr_retirq).
Adding EN signal on $flatten\picorv32.$procdff$10187 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1091$2810_Y, Q = \picorv32.instr_setq).
Adding EN signal on $flatten\picorv32.$procdff$10186 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1090$2805_Y, Q = \picorv32.instr_getq).
Adding SRST signal on $flatten\picorv32.$procdff$10185 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5481_Y, Q = \picorv32.instr_fence, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12575 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1088$2802_Y, Q = \picorv32.instr_fence).
Adding EN signal on $flatten\picorv32.$procdff$10184 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1086$2796_Y, Q = \picorv32.instr_ecall_ebreak).
Adding EN signal on $flatten\picorv32.$procdff$10183 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1084$2789_Y, Q = \picorv32.instr_rdinstrh).
Adding EN signal on $flatten\picorv32.$procdff$10182 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1083$2785_Y, Q = \picorv32.instr_rdinstr).
Adding EN signal on $flatten\picorv32.$procdff$10181 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1081$2781_Y, Q = \picorv32.instr_rdcycleh).
Adding EN signal on $flatten\picorv32.$procdff$10180 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1079$2773_Y, Q = \picorv32.instr_rdcycle).
Adding SRST signal on $flatten\picorv32.$procdff$10179 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5495_Y, Q = \picorv32.instr_and, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12582 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1077$2765_Y, Q = \picorv32.instr_and).
Adding SRST signal on $flatten\picorv32.$procdff$10178 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5499_Y, Q = \picorv32.instr_or, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12584 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1076$2761_Y, Q = \picorv32.instr_or).
Adding SRST signal on $flatten\picorv32.$procdff$10177 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5503_Y, Q = \picorv32.instr_sra, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12586 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1075$2757_Y, Q = \picorv32.instr_sra).
Adding SRST signal on $flatten\picorv32.$procdff$10176 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5507_Y, Q = \picorv32.instr_srl, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12588 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1074$2753_Y, Q = \picorv32.instr_srl).
Adding SRST signal on $flatten\picorv32.$procdff$10175 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5511_Y, Q = \picorv32.instr_xor, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12590 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1073$2749_Y, Q = \picorv32.instr_xor).
Adding SRST signal on $flatten\picorv32.$procdff$10174 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5515_Y, Q = \picorv32.instr_sltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12592 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1072$2745_Y, Q = \picorv32.instr_sltu).
Adding SRST signal on $flatten\picorv32.$procdff$10173 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5519_Y, Q = \picorv32.instr_slt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12594 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1071$2741_Y, Q = \picorv32.instr_slt).
Adding SRST signal on $flatten\picorv32.$procdff$10172 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5523_Y, Q = \picorv32.instr_sll, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12596 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1070$2737_Y, Q = \picorv32.instr_sll).
Adding SRST signal on $flatten\picorv32.$procdff$10171 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5527_Y, Q = \picorv32.instr_sub, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12598 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1069$2733_Y, Q = \picorv32.instr_sub).
Adding SRST signal on $flatten\picorv32.$procdff$10170 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5531_Y, Q = \picorv32.instr_add, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12600 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1068$2729_Y, Q = \picorv32.instr_add).
Adding EN signal on $flatten\picorv32.$procdff$10169 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1066$2725_Y, Q = \picorv32.instr_srai).
Adding EN signal on $flatten\picorv32.$procdff$10168 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1065$2721_Y, Q = \picorv32.instr_srli).
Adding EN signal on $flatten\picorv32.$procdff$10167 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1064$2717_Y, Q = \picorv32.instr_slli).
Adding SRST signal on $flatten\picorv32.$procdff$10166 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5541_Y, Q = \picorv32.instr_andi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12605 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1062$2713_Y, Q = \picorv32.instr_andi).
Adding SRST signal on $flatten\picorv32.$procdff$10165 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5545_Y, Q = \picorv32.instr_ori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12607 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1061$2711_Y, Q = \picorv32.instr_ori).
Adding SRST signal on $flatten\picorv32.$procdff$10164 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5549_Y, Q = \picorv32.instr_xori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12609 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1060$2709_Y, Q = \picorv32.instr_xori).
Adding SRST signal on $flatten\picorv32.$procdff$10163 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5553_Y, Q = \picorv32.instr_sltiu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12611 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1059$2707_Y, Q = \picorv32.instr_sltiu).
Adding SRST signal on $flatten\picorv32.$procdff$10162 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5557_Y, Q = \picorv32.instr_slti, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12613 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1058$2705_Y, Q = \picorv32.instr_slti).
Adding SRST signal on $flatten\picorv32.$procdff$10161 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5561_Y, Q = \picorv32.instr_addi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12615 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1057$2703_Y, Q = \picorv32.instr_addi).
Adding EN signal on $flatten\picorv32.$procdff$10160 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1055$2701_Y, Q = \picorv32.instr_sw).
Adding EN signal on $flatten\picorv32.$procdff$10159 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1054$2699_Y, Q = \picorv32.instr_sh).
Adding EN signal on $flatten\picorv32.$procdff$10158 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1053$2697_Y, Q = \picorv32.instr_sb).
Adding EN signal on $flatten\picorv32.$procdff$10157 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1051$2695_Y, Q = \picorv32.instr_lhu).
Adding EN signal on $flatten\picorv32.$procdff$10156 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1050$2693_Y, Q = \picorv32.instr_lbu).
Adding EN signal on $flatten\picorv32.$procdff$10155 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1049$2691_Y, Q = \picorv32.instr_lw).
Adding EN signal on $flatten\picorv32.$procdff$10154 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1048$2689_Y, Q = \picorv32.instr_lh).
Adding EN signal on $flatten\picorv32.$procdff$10153 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1047$2687_Y, Q = \picorv32.instr_lb).
Adding SRST signal on $flatten\picorv32.$procdff$10152 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5581_Y, Q = \picorv32.instr_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12625 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1045$2685_Y, Q = \picorv32.instr_bgeu).
Adding SRST signal on $flatten\picorv32.$procdff$10151 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5585_Y, Q = \picorv32.instr_bltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12627 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1044$2683_Y, Q = \picorv32.instr_bltu).
Adding SRST signal on $flatten\picorv32.$procdff$10150 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5589_Y, Q = \picorv32.instr_bge, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12629 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1043$2681_Y, Q = \picorv32.instr_bge).
Adding SRST signal on $flatten\picorv32.$procdff$10149 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5593_Y, Q = \picorv32.instr_blt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12631 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1042$2679_Y, Q = \picorv32.instr_blt).
Adding SRST signal on $flatten\picorv32.$procdff$10148 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5597_Y, Q = \picorv32.instr_bne, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12633 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1041$2677_Y, Q = \picorv32.instr_bne).
Adding SRST signal on $flatten\picorv32.$procdff$10147 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5601_Y, Q = \picorv32.instr_beq, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12635 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1040$2675_Y, Q = \picorv32.instr_beq).
Adding EN signal on $flatten\picorv32.$procdff$10146 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:870$2607_Y, Q = \picorv32.instr_jalr).
Adding EN signal on $flatten\picorv32.$procdff$10145 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:869$2604_Y, Q = \picorv32.instr_jal).
Adding EN signal on $flatten\picorv32.$procdff$10144 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:868$2603_Y, Q = \picorv32.instr_auipc).
Adding EN signal on $flatten\picorv32.$procdff$10143 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:867$2602_Y, Q = \picorv32.instr_lui).
Adding EN signal on $flatten\picorv32.$procdff$10142 ($dff) from module colorlight_i5 (D = \picorv32.mem_rdata_q, Q = \picorv32.pcpi_insn).
Adding SRST signal on $flatten\picorv32.$procdff$10133 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$3985_Y, Q = \picorv32.do_waitirq, rval = 1'0).
Adding SRST signal on $flatten\picorv32.$procdff$10131 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$logic_not$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1429$2940_Y, Q = \picorv32.pcpi_timeout, rval = 1'0).
Adding SRST signal on $flatten\picorv32.$procdff$10130 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4226_Y, Q = \picorv32.pcpi_timeout_counter, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$12650 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$2939_Y [3:0], Q = \picorv32.pcpi_timeout_counter).
Adding EN signal on $flatten\picorv32.$procdff$10128 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4241_Y [5], Q = \picorv32.latched_rd [5]).
Adding EN signal on $flatten\picorv32.$procdff$10128 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4241_Y [4:0], Q = \picorv32.latched_rd [4:0]).
Adding SRST signal on $flatten\picorv32.$procdff$10127 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4267_Y, Q = \picorv32.latched_is_lb, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12674 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4267_Y, Q = \picorv32.latched_is_lb).
Adding SRST signal on $flatten\picorv32.$procdff$10126 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4280_Y, Q = \picorv32.latched_is_lh, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12684 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4280_Y, Q = \picorv32.latched_is_lh).
Adding SRST signal on $flatten\picorv32.$procdff$10125 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4293_Y, Q = \picorv32.latched_is_lu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12694 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4293_Y, Q = \picorv32.latched_is_lu).
Adding EN signal on $flatten\picorv32.$procdff$10123 ($dff) from module colorlight_i5 (D = \picorv32.compressed_instr, Q = \picorv32.latched_compr).
Adding SRST signal on $flatten\picorv32.$procdff$10122 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4338_Y, Q = \picorv32.latched_branch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12711 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4338_Y, Q = \picorv32.latched_branch).
Adding SRST signal on $flatten\picorv32.$procdff$10121 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4374_Y, Q = \picorv32.latched_stalu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12719 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4374_Y, Q = \picorv32.latched_stalu).
Adding SRST signal on $flatten\picorv32.$procdff$10120 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4381_Y, Q = \picorv32.latched_store, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12727 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4381_Y, Q = \picorv32.latched_store).
Adding SRST signal on $flatten\picorv32.$procdff$10116 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4439_Y, Q = \picorv32.irq_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12737 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1540$2985_Y, Q = \picorv32.irq_state).
Adding SRST signal on $flatten\picorv32.$procdff$10109 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$3999_Y, Q = \picorv32.decoder_pseudo_trigger, rval = 1'0).
Adding SRST signal on $flatten\picorv32.$procdff$10106 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4651_Y, Q = \picorv32.mem_do_wdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$12748 ($sdff) from module colorlight_i5 (D = 1'0, Q = \picorv32.mem_do_wdata).
Adding SRST signal on $flatten\picorv32.$procdff$10105 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4655_Y, Q = \picorv32.mem_do_rdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$12750 ($sdff) from module colorlight_i5 (D = 1'0, Q = \picorv32.mem_do_rdata).
Adding SRST signal on $flatten\picorv32.$procdff$10104 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4729_Y, Q = \picorv32.mem_do_rinst, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$12752 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4729_Y, Q = \picorv32.mem_do_rinst).
Adding SRST signal on $flatten\picorv32.$procdff$10103 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4754_Y, Q = \picorv32.mem_do_prefetch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12768 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1573$2999_Y, Q = \picorv32.mem_do_prefetch).
Adding SRST signal on $flatten\picorv32.$procdff$10101 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4802_Y, Q = \picorv32.timer, rval = 0).
Adding SRST signal on $flatten\picorv32.$procdff$10099 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4820_Y, Q = \picorv32.irq_mask, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:266:slice$12781 ($sdff) from module colorlight_i5 (D = \picorv32.cpuregs_rs1, Q = \picorv32.irq_mask).
Adding SRST signal on $flatten\picorv32.$procdff$10098 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4839_Y, Q = \picorv32.irq_active, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12785 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4839_Y, Q = \picorv32.irq_active).
Adding SRST signal on $flatten\picorv32.$procdff$10097 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4864_Y, Q = \picorv32.irq_delay, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12795 ($sdff) from module colorlight_i5 (D = \picorv32.irq_active, Q = \picorv32.irq_delay).
Adding EN signal on $flatten\picorv32.$procdff$10094 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4877_Y, Q = \picorv32.reg_op2).
Adding EN signal on $flatten\picorv32.$procdff$10093 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4899_Y [30:0], Q = \picorv32.reg_op1 [30:0]).
Adding EN signal on $flatten\picorv32.$procdff$10093 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4899_Y [31], Q = \picorv32.reg_op1 [31]).
Adding SRST signal on $flatten\picorv32.$procdff$10092 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4962_Y, Q = \picorv32.reg_next_pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12848 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4960_Y, Q = \picorv32.reg_next_pc).
Adding SRST signal on $flatten\picorv32.$procdff$10091 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4974_Y, Q = \picorv32.reg_pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12850 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$3\current_pc[31:0], Q = \picorv32.reg_pc).
Adding SRST signal on $flatten\picorv32.$procdff$10090 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4994_Y, Q = \picorv32.count_instr, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12852 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$2995_Y, Q = \picorv32.count_instr).
Adding SRST signal on $flatten\picorv32.$procdff$10089 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$2941_Y, Q = \picorv32.count_cycle, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\picorv32.$procdff$10086 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4220_Y, Q = \picorv32.trap, rval = 1'0).
Adding SRST signal on $flatten\picorv32.$procdff$10085 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5015_Y, Q = \picorv32.pcpi_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12862 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5011_Y, Q = \picorv32.pcpi_valid).
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$12568 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12563 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12562 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12079 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$12079 ($dffe) from module colorlight_i5.

4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 582 unused cells and 617 unused wires.
<suppressed ~592 debug messages>

4.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~46 debug messages>

4.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1636 debug messages>

4.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$12394: { $auto$rtlil.cc:3128:Not$12392 $procmux$8111_CMP $procmux$8110_CMP }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$12077: { $procmux$9714_CMP $procmux$9713_CMP $procmux$9712_CMP $procmux$9711_CMP $procmux$9710_CMP $procmux$9709_CMP $procmux$9708_CMP $procmux$9707_CMP \sys_rst }
  Optimizing cells in module \colorlight_i5.
Performed a total of 2 changes.

4.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~222 debug messages>
Removed a total of 74 cells.

4.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12704 ($dffe) from module colorlight_i5.

4.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 76 unused wires.
<suppressed ~2 debug messages>

4.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~2 debug messages>

4.14.16. Rerunning OPT passes. (Maybe there is more to do..)

4.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1638 debug messages>

4.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.20. Executing OPT_DFF pass (perform DFF optimizations).

4.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.23. Rerunning OPT passes. (Maybe there is more to do..)

4.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1638 debug messages>

4.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.27. Executing OPT_DFF pass (perform DFF optimizations).

4.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.30. Finished fast OPT passes. (There is nothing left to do.)

4.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port colorlight_i5.$meminit$\mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7160$1699 (mem).
Removed top 18 address bits (of 32) from memory init port colorlight_i5.$meminit$\rom$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7126$1698 (rom).
Removed top 1 address bits (of 15) from memory read port colorlight_i5.$memrd$\rom$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7130$1435 (rom).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12516 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12518 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12520 ($ne).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12524 ($ne).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10944 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12537 ($ne).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10897 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10968 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10972 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10984 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10988 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12656 ($ne).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11010 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11058 ($eq).
Removed top 3 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11511 ($eq).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3306$431 ($or).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11064 ($eq).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3469$461 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3632$491 ($or).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11068 ($eq).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3795$521 ($or).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11072 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11080 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11515 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11084 ($eq).
Removed top 9 bits (of 28) from port Y of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4294$892 ($sub).
Removed top 9 bits (of 28) from port A of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4294$892 ($sub).
Removed top 26 bits (of 27) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4294$892 ($sub).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11519 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10861 ($eq).
Removed top 11 bits (of 16) from port B of cell colorlight_i5.$eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4495$930 ($eq).
Removed top 10 bits (of 16) from port B of cell colorlight_i5.$eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4496$932 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11128 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11132 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11136 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11036 ($eq).
Removed top 3 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11088 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11574 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11523 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11106 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11112 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11527 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11116 ($eq).
Removed top 4 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11120 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11531 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11580 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11491 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11535 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11539 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11560 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11483 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11479 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11507 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11503 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$6533_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6582_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$6581 ($pmux).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6583_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6584_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6585_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$6586_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$6587_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$procmux$6588_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11599 ($eq).
Removed top 15 bits (of 32) from mux cell colorlight_i5.$procmux$6650 ($pmux).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11609 ($eq).
Removed cell colorlight_i5.$procmux$6683 ($mux).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$6926_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$6927_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$6928_CMP0 ($eq).
Removed top 7 bits (of 8) from mux cell colorlight_i5.$procmux$6971 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7132_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$7815_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$7816_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$7817_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7822_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11628 ($eq).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11632 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11636 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11642 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11646 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11648 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$8090 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8111_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11763 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11780 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8176_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8231_CMP0 ($eq).
Removed top 4 bits (of 36) from mux cell colorlight_i5.$procmux$8266 ($pmux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8268_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell colorlight_i5.$procmux$8335 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8340_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8413_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8441_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8444_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8451_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11864 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11881 ($ne).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8549_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8552_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8557_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11917 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12763 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11934 ($ne).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12759 ($ne).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12757 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11970 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11987 ($ne).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8770_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8773_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8778_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12023 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12040 ($ne).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12734 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12732 ($ne).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8991_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8994_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8999_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12716 ($ne).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12251 ($ne).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9212_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9215_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$9220_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12313 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12679 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9420_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9589_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12333 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12353 ($ne).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11016 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9708_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9709_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9710_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9711_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$9712_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$9713_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$9714_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell colorlight_i5.$procmux$9716 ($mux).
Removed top 2 bits (of 4) from mux cell colorlight_i5.$procmux$9737 ($mux).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12373 ($ne).
Removed top 1 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11020 ($eq).
Removed top 11 bits (of 31) from FF cell colorlight_i5.$auto$ff.cc:266:slice$12867 ($dffe).
Removed top 3 bits (of 4) from mux cell colorlight_i5.$procmux$9770 ($mux).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11024 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12451 ($ne).
Removed top 2 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11032 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12790 ($ne).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$12435 ($dffe).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$12434 ($dffe).
Removed cell colorlight_i5.$auto$ff.cc:266:slice$12116 ($sdff).
Removed top 15 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$12114 ($sdff).
Removed top 24 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$12111 ($sdff).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11475 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11471 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11466 ($eq).
Removed top 3 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11454 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10893 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10889 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10887 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10883 ($eq).
Removed top 1 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10879 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11442 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10871 ($eq).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11430 ($eq).
Removed top 3 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11418 ($eq).
Removed top 3 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11406 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11389 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11385 ($eq).
Removed top 3 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11377 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11373 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11365 ($eq).
Removed top 3 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11361 ($eq).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11353 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11349 ($eq).
Removed top 3 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11341 ($eq).
Removed top 3 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11329 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11325 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11316 ($eq).
Removed top 8 bits (of 11) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11312 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11304 ($eq).
Removed top 8 bits (of 12) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11300 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11292 ($eq).
Removed top 9 bits (of 11) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11288 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11280 ($eq).
Removed top 8 bits (of 13) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11276 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11268 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11495 ($eq).
Removed top 8 bits (of 12) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11252 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11239 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11247 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11256 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11235 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11154 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11499 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11231 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11219 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11211 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11215 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11207 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11203 ($eq).
Removed top 2 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11184 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11180 ($eq).
Removed top 2 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11176 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11227 ($eq).
Removed top 4 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11168 ($eq).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11164 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11160 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11243 ($eq).
Removed top 1 bits (of 10) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11223 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10865 ($eq).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10962 ($eq).
Removed top 31 bits (of 63) from port A of cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$neg$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3149 ($neg).
Removed top 31 bits (of 63) from mux cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3151 ($mux).
Removed top 31 bits (of 63) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3167 ($sub).
Removed top 31 bits (of 63) from port B of cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3167 ($sub).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2227$3179 ($eq).
Removed top 6 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2227$3181 ($eq).
Removed top 1 bits (of 5) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3217 ($add).
Removed top 1 bits (of 5) from port A of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3217 ($add).
Removed top 26 bits (of 32) from mux cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2291$3223 ($mux).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3225 ($sub).
Removed top 25 bits (of 32) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3225 ($sub).
Removed top 32 bits (of 64) from mux cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2313$3229 ($mux).
Removed cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3259 ($mux).
Removed top 1 bits (of 64) from mux cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3283 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3289_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3294_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3300_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\picorv32.$procmux$5943_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10940 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10936 ($eq).
Removed top 4 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10928 ($eq).
Removed top 1 bits (of 9) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10924 ($eq).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10920 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10914 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12812 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\picorv32.$procmux$6230_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12816 ($ne).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10909 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12833 ($ne).
Removed top 1 bits (of 8) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10905 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$11040 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$12658 ($ne).
Removed top 1 bits (of 5) from port B of cell colorlight_i5.$auto$fsm_map.cc:77:implement_pattern_cache$10901 ($eq).
Removed top 27 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1916$3079 ($or).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$3064 ($sub).
Removed top 27 bits (of 32) from port Y of cell colorlight_i5.$flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$3064 ($sub).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3057 ($sub).
Removed top 27 bits (of 32) from port Y of cell colorlight_i5.$flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3057 ($sub).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$ge$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1835$3049 ($ge).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$2995 ($add).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$2992 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$2983 ($eq).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1443$2946 ($sub).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$2941 ($add).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$2939 ($sub).
Removed top 28 bits (of 32) from port Y of cell colorlight_i5.$flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$2939 ($sub).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1317$2900 ($add).
Removed top 4 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1093$2818 ($eq).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1092$2814 ($eq).
Removed top 6 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1091$2809 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1090$2803 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1088$2800 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1066$2724 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1059$2706 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1049$2690 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1041$2676 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:878$2620 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:877$2619 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:876$2618 ($eq).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:875$2617 ($eq).
Removed top 4 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:872$2613 ($eq).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:871$2609 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:871$2608 ($eq).
Removed top 2 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:868$2603 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:867$2602 ($eq).
Removed top 30 bits (of 32) from mux cell colorlight_i5.$flatten\picorv32.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:617$2583 ($mux).
Removed top 3 bits (of 4) from port A of cell colorlight_i5.$flatten\picorv32.$shl$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:419$2524 ($shl).
Removed top 15 bits (of 32) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5099$1078 ($or).
Removed top 24 bits (of 32) from port B of cell colorlight_i5.$or$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5099$1081 ($or).
Removed top 31 bits (of 63) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$neg$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3149 ($neg).
Removed top 1 bits (of 5) from port Y of cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3216 ($add).
Removed top 1 bits (of 64) from mux cell colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3281 ($mux).
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$230_EN[31:0]$1439.
Removed top 16 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$231_EN[31:0]$1442.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7148$232_EN[31:0]$1445.
Removed top 28 bits (of 32) from wire colorlight_i5.$flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$2939_Y.
Removed top 27 bits (of 32) from wire colorlight_i5.$flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3057_Y.
Removed top 27 bits (of 32) from wire colorlight_i5.$flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$3064_Y.
Removed top 1 bits (of 5) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3216_Y.
Removed top 1 bits (of 64) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3281_Y.
Removed top 1 bits (of 64) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3283_Y.
Removed top 25 bits (of 32) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3225_Y.
Removed top 26 bits (of 32) from wire colorlight_i5.$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2291$3223_Y.
Removed top 31 bits (of 63) from wire colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$neg$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3149_Y.
Removed top 23 bits (of 32) from wire colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$procmux$3356_Y.
Removed top 31 bits (of 63) from wire colorlight_i5.$flatten\picorv32.\genblk2.pcpi_div.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3167_Y.
Removed top 15 bits (of 32) from wire colorlight_i5.$procmux$6650_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$procmux$8335_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.$procmux$9716_Y.
Removed top 2 bits (of 4) from wire colorlight_i5.$procmux$9737_Y.
Removed top 27 bits (of 32) from wire colorlight_i5.basesoc_picorv32_interrupt.
Removed top 3 bits (of 4) from wire colorlight_i5.basesoc_tx_mux_endpoint0_sink_payload_width.
Removed top 24 bits (of 32) from wire colorlight_i5.csr_bankarray_sram_bus_dat_r.
Removed top 3 bits (of 4) from wire colorlight_i5.mmap_source_payload_width.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine0_syncfifo0_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine0_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine1_syncfifo1_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine1_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine2_syncfifo2_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine2_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine3_syncfifo3_din.
Removed top 2 bits (of 22) from wire colorlight_i5.sdram_bankmachine3_wrport_dat_w.
Removed top 2 bits (of 21) from wire colorlight_i5.tag_di_tag.
Removed top 4 bits (of 144) from wire colorlight_i5.wishbone_bridge_wdata_converter_converter_sink_payload_data.

4.16. Executing PEEPOPT pass (run peephole optimizers).

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 49 unused wires.
<suppressed ~13 debug messages>

4.18. Executing SHARE pass (SAT-based resource sharing).
Found 23 cells in module colorlight_i5 that may be considered for resource sharing.
  Analyzing resource sharing options for $sshl$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5901$1266 ($sshl):
    Found 1 activation_patterns using ctrl signal \spiflash_phy_sr_out_shift.
    Found 1 candidates: $sshl$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5897$1265
    Analyzing resource sharing with $sshl$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5897$1265 ($sshl):
      Found 1 activation_patterns using ctrl signal { \spiflash_phy_sr_out_shift \spiflash_phy_sr_out_load }.
      Activation pattern for cell $sshl$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5901$1266: \spiflash_phy_sr_out_shift = 1'1
      Activation pattern for cell $sshl$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5897$1265: { \spiflash_phy_sr_out_shift \spiflash_phy_sr_out_load } = 2'01
      According to the SAT solver this pair of cells can be shared. (Pattern only case)
      Simplified activation pattern for cell $sshl$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5901$1266: \spiflash_phy_sr_out_shift = 1'1
      Simplified activation pattern for cell $sshl$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5897$1265: \spiflash_phy_sr_out_shift = 1'0
      Activation signal for $sshl$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5901$1266: $auto$share.cc:1068:make_cell_activation_logic$12900
      New cell: $auto$share.cc:669:make_supercell$12907 ($sshl)
  Analyzing resource sharing options for $auto$share.cc:669:make_supercell$12907 ($sshl):
    Found 2 activation_patterns using ctrl signal { \spiflash_phy_sr_out_shift \spiflash_phy_sr_out_load }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\tag_mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7303$1531 ($memrd):
    Found 6 activation_patterns using ctrl signal { $procmux$8340_CMP $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4243$890_Y \write_from_slave \wishbone_bridge_cmd_valid \tag_port_we \socbushandler_done \basesoc_litedramnativeportconverter_state }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\sram$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7151$1461 ($memrd):
    Found 1 activation_patterns using ctrl signal \socbushandler_done.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7166$1463 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$8110_CMP \socbushandler_done \csr_bankarray_sel_r }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain9$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7536$1613 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8412_CMP $procmux$8267_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain8$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7522$1605 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8412_CMP $procmux$8267_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain7$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7508$1597 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8413_CMP $procmux$8268_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain6$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7494$1589 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8413_CMP $procmux$8268_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain5$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7480$1581 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8413_CMP $procmux$8268_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain4$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7466$1573 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8413_CMP $procmux$8268_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain3$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7452$1565 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8414_CMP $procmux$8269_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain2$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7438$1557 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8414_CMP $procmux$8269_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain15$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7620$1661 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8414_CMP $procmux$8413_CMP $procmux$8412_CMP $procmux$8269_CMP $procmux$8268_CMP $procmux$8267_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain14$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7606$1653 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8414_CMP $procmux$8413_CMP $procmux$8412_CMP $procmux$8269_CMP $procmux$8268_CMP $procmux$8267_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain13$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7592$1645 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8414_CMP $procmux$8413_CMP $procmux$8412_CMP $procmux$8269_CMP $procmux$8268_CMP $procmux$8267_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain12$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7578$1637 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8414_CMP $procmux$8413_CMP $procmux$8412_CMP $procmux$8269_CMP $procmux$8268_CMP $procmux$8267_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain11$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7564$1629 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8412_CMP $procmux$8267_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain10$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7550$1621 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8412_CMP $procmux$8267_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain1$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7424$1549 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8414_CMP $procmux$8269_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain0$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:7410$1541 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$8414_CMP $procmux$8269_CMP \socbushandler_done \sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $flatten\picorv32.$memrd$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2922 ($memrd):
    Found 2 activation_patterns using ctrl signal { $auto$opt_reduce.cc:137:opt_pmux$10680 $auto$opt_reduce.cc:137:opt_pmux$10670 $auto$opt_reduce.cc:137:opt_pmux$10664 \picorv32.is_slli_srli_srai $flatten\picorv32.$reduce_bool$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2923_Y $auto$fsm_map.cc:74:implement_pattern_cache$11581 \picorv32.cpu_state [2] }.
    Found 1 candidates: $flatten\picorv32.$memrd$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2919
    Analyzing resource sharing with $flatten\picorv32.$memrd$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2919 ($memrd):
      Found 1 activation_patterns using ctrl signal $flatten\picorv32.$reduce_bool$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2920_Y.
      Activation pattern for cell $flatten\picorv32.$memrd$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2922: { $auto$opt_reduce.cc:137:opt_pmux$10680 $auto$opt_reduce.cc:137:opt_pmux$10670 $flatten\picorv32.$reduce_bool$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2923_Y } = 3'001
      Activation pattern for cell $flatten\picorv32.$memrd$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2922: { $auto$opt_reduce.cc:137:opt_pmux$10664 \picorv32.is_slli_srli_srai $flatten\picorv32.$reduce_bool$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2923_Y $auto$fsm_map.cc:74:implement_pattern_cache$11581 \picorv32.cpu_state [2] } = 5'00101
      Activation pattern for cell $flatten\picorv32.$memrd$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2919: $flatten\picorv32.$reduce_bool$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2920_Y = 1'1
      Size of SAT problem: 11 cells, 159 variables, 349 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $auto$opt_reduce.cc:137:opt_pmux$10680 $auto$opt_reduce.cc:137:opt_pmux$10670 $auto$opt_reduce.cc:137:opt_pmux$10664 \picorv32.is_slli_srli_srai $flatten\picorv32.$reduce_bool$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2920_Y $flatten\picorv32.$reduce_bool$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1353$2923_Y $auto$fsm_map.cc:74:implement_pattern_cache$11581 \picorv32.cpu_state [2] } = 8'00001100
  Analyzing resource sharing options for $flatten\picorv32.$memrd$\cpuregs$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2919 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\picorv32.$reduce_bool$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1352$2920_Y.
    No candidates found.
Removing 2 cells in module colorlight_i5:
  Removing cell $sshl$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5897$1265 ($sshl).
  Removing cell $sshl$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5901$1266 ($sshl).

4.19. Executing TECHMAP pass (map to technology primitives).

4.19.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.19.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~140 debug messages>

4.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~2 debug messages>

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

4.22. Executing TECHMAP pass (map to technology primitives).

4.22.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.22.2. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

4.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

4.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module colorlight_i5:
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2419$319 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2458$322 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2899$378 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4327$899 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4329$900 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4521$934 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5732$1215 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5745$1224 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5760$1225 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5777$1229 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5780$1230 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5784$1235 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5799$1240 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5802$1241 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5806$1246 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5922$1269 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6008$1286 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6025$1290 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6028$1291 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6032$1296 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6101$1312 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6104$1313 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6108$1318 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6177$1334 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6180$1335 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6184$1340 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6253$1356 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6256$1357 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6260$1362 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6521$1418 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6532$1421 ($add).
  creating $macc model for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6572$1428 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3117 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1317$2900 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$2941 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$2992 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$2995 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$2996 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1806$3043 ($add).
  creating $macc model for $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1869$3068 ($add).
  creating $macc model for $flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3116 ($sub).
  creating $macc model for $flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$2939 ($sub).
  creating $macc model for $flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1443$2946 ($sub).
  creating $macc model for $flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3057 ($sub).
  creating $macc model for $flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$3064 ($sub).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3186 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3187 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3188 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3189 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3190 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3191 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3192 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3193 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3194 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3195 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3196 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3197 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3198 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3199 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3200 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3201 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3202 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3203 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3204 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3205 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3206 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3207 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3208 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3209 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3210 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3211 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3212 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3213 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3214 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3215 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3216 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3217 ($add).
  creating $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3225 ($sub).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2474$3144 ($neg).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3149 ($neg).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2493$3162 ($neg).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2495$3164 ($neg).
  creating $macc model for $flatten\picorv32.\genblk2.pcpi_div.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3167 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2292$265 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3026$403 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3030$404 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3063$410 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4523$935 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5725$1213 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5788$1236 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5810$1247 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5817$1249 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5840$1254 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5863$1258 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5897$1264 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5934$1272 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5955$1275 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5961$1276 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5972$1279 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6036$1297 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6055$1301 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6070$1304 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6085$1307 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6112$1319 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6131$1323 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6146$1326 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6161$1329 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6188$1341 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6207$1345 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6222$1348 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6237$1351 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6264$1363 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6283$1367 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6298$1370 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6313$1373 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6324$1377 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6331$1380 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6463$1385 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6478$1388 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6493$1391 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6590$1433 ($sub).
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3216 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3217.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3214 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3215.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3212 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3213.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3210 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3211.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3208 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3209.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3206 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3207.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3204 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3205.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3202 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3203.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3200 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3201.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3198 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3199.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3196 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3197.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3194 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3195.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3192 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3193.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3190 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3191.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3188 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3189.
  merging $macc model for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3186 into $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3187.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6131$1323.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6112$1319.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6085$1307.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6070$1304.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6055$1301.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6036$1297.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5972$1279.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5961$1276.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5955$1275.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5934$1272.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5897$1264.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5863$1258.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5840$1254.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5817$1249.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5810$1247.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5788$1236.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5725$1213.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4523$935.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3063$410.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3030$404.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3026$403.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2292$265.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3167.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2495$3164.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2493$3162.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3149.
  creating $alu model for $macc $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2474$3144.
  creating $alu model for $macc $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3225.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6146$1326.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6161$1329.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6188$1341.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6207$1345.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6222$1348.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6237$1351.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6264$1363.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6283$1367.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6298$1370.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6313$1373.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6324$1377.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6331$1380.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6463$1385.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6478$1388.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6493$1391.
  creating $alu model for $macc $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6590$1433.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$3064.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3057.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1443$2946.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$2939.
  creating $alu model for $macc $flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3116.
  creating $alu model for $macc $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1869$3068.
  creating $alu model for $macc $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1806$3043.
  creating $alu model for $macc $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$2996.
  creating $alu model for $macc $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$2995.
  creating $alu model for $macc $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$2992.
  creating $alu model for $macc $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$2941.
  creating $alu model for $macc $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1317$2900.
  creating $alu model for $macc $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3117.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6572$1428.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6532$1421.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6521$1418.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6260$1362.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6256$1357.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6253$1356.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6184$1340.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6180$1335.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6177$1334.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6108$1318.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6104$1313.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6101$1312.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6032$1296.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6028$1291.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6025$1290.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6008$1286.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5922$1269.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5806$1246.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5802$1241.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5799$1240.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5784$1235.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5780$1230.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5777$1229.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5760$1225.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5745$1224.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5732$1215.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4521$934.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4329$900.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4327$899.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2899$378.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2458$322.
  creating $alu model for $macc $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2419$319.
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3193: $auto$alumacc.cc:365:replace_macc$12911
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3215: $auto$alumacc.cc:365:replace_macc$12912
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3201: $auto$alumacc.cc:365:replace_macc$12913
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3217: $auto$alumacc.cc:365:replace_macc$12914
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3197: $auto$alumacc.cc:365:replace_macc$12915
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3203: $auto$alumacc.cc:365:replace_macc$12916
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3191: $auto$alumacc.cc:365:replace_macc$12917
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3205: $auto$alumacc.cc:365:replace_macc$12918
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3195: $auto$alumacc.cc:365:replace_macc$12919
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3207: $auto$alumacc.cc:365:replace_macc$12920
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3189: $auto$alumacc.cc:365:replace_macc$12921
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3209: $auto$alumacc.cc:365:replace_macc$12922
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3199: $auto$alumacc.cc:365:replace_macc$12923
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3211: $auto$alumacc.cc:365:replace_macc$12924
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3187: $auto$alumacc.cc:365:replace_macc$12925
  creating $macc cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2265$3213: $auto$alumacc.cc:365:replace_macc$12926
  creating $alu model for $flatten\picorv32.$ge$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1835$3049 ($ge): merged with $flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3057.
  creating $alu model for $flatten\picorv32.$lt$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1242$3120 ($lt): new $alu
  creating $alu model for $flatten\picorv32.$lt$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1243$3121 ($lt): merged with $flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3116.
  creating $alu model for $flatten\picorv32.\genblk2.pcpi_div.$le$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2498$3166 ($le): new $alu
  creating $alu model for $lt$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5921$1268 ($lt): new $alu
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2994$393 ($eq): merged with $lt$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5921$1268.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3046$408 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3026$403.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6056$1302 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6055$1301.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6071$1305 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6070$1304.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6086$1308 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6085$1307.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6132$1324 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6131$1323.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6147$1327 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6146$1326.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6162$1330 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6161$1329.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6208$1346 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6207$1345.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6223$1349 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6222$1348.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6238$1352 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6237$1351.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6284$1368 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6283$1367.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6299$1371 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6298$1370.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6314$1374 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6313$1373.
  creating $alu model for $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6494$1392 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6493$1391.
  creating $alu model for $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1241$3119 ($eq): merged with $flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3116.
  creating $alu model for $procmux$7817_CMP0 ($eq): merged with $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6590$1433.
  creating $alu cell for $lt$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5921$1268, $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2994$393: $auto$alumacc.cc:495:replace_alu$12930
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$le$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2498$3166: $auto$alumacc.cc:495:replace_alu$12937
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2419$319: $auto$alumacc.cc:495:replace_alu$12946
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2458$322: $auto$alumacc.cc:495:replace_alu$12949
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2899$378: $auto$alumacc.cc:495:replace_alu$12952
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4327$899: $auto$alumacc.cc:495:replace_alu$12955
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4329$900: $auto$alumacc.cc:495:replace_alu$12958
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4521$934: $auto$alumacc.cc:495:replace_alu$12961
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5732$1215: $auto$alumacc.cc:495:replace_alu$12964
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5745$1224: $auto$alumacc.cc:495:replace_alu$12967
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5760$1225: $auto$alumacc.cc:495:replace_alu$12970
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5777$1229: $auto$alumacc.cc:495:replace_alu$12973
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5780$1230: $auto$alumacc.cc:495:replace_alu$12976
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5784$1235: $auto$alumacc.cc:495:replace_alu$12979
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5799$1240: $auto$alumacc.cc:495:replace_alu$12982
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5802$1241: $auto$alumacc.cc:495:replace_alu$12985
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5806$1246: $auto$alumacc.cc:495:replace_alu$12988
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5922$1269: $auto$alumacc.cc:495:replace_alu$12991
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6008$1286: $auto$alumacc.cc:495:replace_alu$12994
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6025$1290: $auto$alumacc.cc:495:replace_alu$12997
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6028$1291: $auto$alumacc.cc:495:replace_alu$13000
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6032$1296: $auto$alumacc.cc:495:replace_alu$13003
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6101$1312: $auto$alumacc.cc:495:replace_alu$13006
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6104$1313: $auto$alumacc.cc:495:replace_alu$13009
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6108$1318: $auto$alumacc.cc:495:replace_alu$13012
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6177$1334: $auto$alumacc.cc:495:replace_alu$13015
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6180$1335: $auto$alumacc.cc:495:replace_alu$13018
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6184$1340: $auto$alumacc.cc:495:replace_alu$13021
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6253$1356: $auto$alumacc.cc:495:replace_alu$13024
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6256$1357: $auto$alumacc.cc:495:replace_alu$13027
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6260$1362: $auto$alumacc.cc:495:replace_alu$13030
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6521$1418: $auto$alumacc.cc:495:replace_alu$13033
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6532$1421: $auto$alumacc.cc:495:replace_alu$13036
  creating $alu cell for $add$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6572$1428: $auto$alumacc.cc:495:replace_alu$13039
  creating $alu cell for $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1317$2900: $auto$alumacc.cc:495:replace_alu$13042
  creating $alu cell for $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1433$2941: $auto$alumacc.cc:495:replace_alu$13045
  creating $alu cell for $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$2992: $auto$alumacc.cc:495:replace_alu$13048
  creating $alu cell for $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1564$2995: $auto$alumacc.cc:495:replace_alu$13051
  creating $alu cell for $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$2996: $auto$alumacc.cc:495:replace_alu$13054
  creating $alu cell for $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1806$3043: $auto$alumacc.cc:495:replace_alu$13057
  creating $alu cell for $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1869$3068: $auto$alumacc.cc:495:replace_alu$13060
  creating $alu cell for $flatten\picorv32.$lt$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1242$3120: $auto$alumacc.cc:495:replace_alu$13063
  creating $alu cell for $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3117: $auto$alumacc.cc:495:replace_alu$13070
  creating $alu cell for $flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1240$3116, $flatten\picorv32.$lt$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1243$3121, $flatten\picorv32.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1241$3119: $auto$alumacc.cc:495:replace_alu$13073
  creating $alu cell for $flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1426$2939: $auto$alumacc.cc:495:replace_alu$13080
  creating $alu cell for $flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1443$2946: $auto$alumacc.cc:495:replace_alu$13083
  creating $alu cell for $flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1842$3057, $flatten\picorv32.$ge$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1835$3049: $auto$alumacc.cc:495:replace_alu$13086
  creating $alu cell for $flatten\picorv32.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1850$3064: $auto$alumacc.cc:495:replace_alu$13099
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6590$1433, $procmux$7817_CMP0: $auto$alumacc.cc:495:replace_alu$13102
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6493$1391, $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6494$1392: $auto$alumacc.cc:495:replace_alu$13107
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6478$1388: $auto$alumacc.cc:495:replace_alu$13112
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6463$1385: $auto$alumacc.cc:495:replace_alu$13115
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6331$1380: $auto$alumacc.cc:495:replace_alu$13118
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6324$1377: $auto$alumacc.cc:495:replace_alu$13121
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6313$1373, $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6314$1374: $auto$alumacc.cc:495:replace_alu$13124
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6298$1370, $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6299$1371: $auto$alumacc.cc:495:replace_alu$13129
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6283$1367, $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6284$1368: $auto$alumacc.cc:495:replace_alu$13134
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6264$1363: $auto$alumacc.cc:495:replace_alu$13139
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6237$1351, $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6238$1352: $auto$alumacc.cc:495:replace_alu$13142
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6222$1348, $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6223$1349: $auto$alumacc.cc:495:replace_alu$13147
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6207$1345, $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6208$1346: $auto$alumacc.cc:495:replace_alu$13152
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6188$1341: $auto$alumacc.cc:495:replace_alu$13157
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6161$1329, $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6162$1330: $auto$alumacc.cc:495:replace_alu$13160
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6146$1326, $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6147$1327: $auto$alumacc.cc:495:replace_alu$13165
  creating $alu cell for $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2299$3225: $auto$alumacc.cc:495:replace_alu$13170
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2474$3144: $auto$alumacc.cc:495:replace_alu$13173
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3149: $auto$alumacc.cc:495:replace_alu$13176
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2493$3162: $auto$alumacc.cc:495:replace_alu$13179
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$neg$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2495$3164: $auto$alumacc.cc:495:replace_alu$13182
  creating $alu cell for $flatten\picorv32.\genblk2.pcpi_div.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2499$3167: $auto$alumacc.cc:495:replace_alu$13185
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:2292$265: $auto$alumacc.cc:495:replace_alu$13188
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3026$403, $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3046$408: $auto$alumacc.cc:495:replace_alu$13191
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3030$404: $auto$alumacc.cc:495:replace_alu$13196
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:3063$410: $auto$alumacc.cc:495:replace_alu$13199
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:4523$935: $auto$alumacc.cc:495:replace_alu$13202
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5725$1213: $auto$alumacc.cc:495:replace_alu$13205
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5788$1236: $auto$alumacc.cc:495:replace_alu$13208
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5810$1247: $auto$alumacc.cc:495:replace_alu$13211
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5817$1249: $auto$alumacc.cc:495:replace_alu$13214
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5840$1254: $auto$alumacc.cc:495:replace_alu$13217
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5863$1258: $auto$alumacc.cc:495:replace_alu$13220
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5897$1264: $auto$alumacc.cc:495:replace_alu$13223
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5934$1272: $auto$alumacc.cc:495:replace_alu$13226
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5955$1275: $auto$alumacc.cc:495:replace_alu$13229
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5961$1276: $auto$alumacc.cc:495:replace_alu$13232
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:5972$1279: $auto$alumacc.cc:495:replace_alu$13235
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6036$1297: $auto$alumacc.cc:495:replace_alu$13238
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6055$1301, $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6056$1302: $auto$alumacc.cc:495:replace_alu$13241
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6070$1304, $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6071$1305: $auto$alumacc.cc:495:replace_alu$13246
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6085$1307, $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6086$1308: $auto$alumacc.cc:495:replace_alu$13251
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6112$1319: $auto$alumacc.cc:495:replace_alu$13256
  creating $alu cell for $sub$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6131$1323, $eq$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6132$1324: $auto$alumacc.cc:495:replace_alu$13259
  created 92 $alu and 16 $macc cells.

4.24. Executing OPT pass (performing simple optimizations).

4.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~3 debug messages>

4.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

4.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1637 debug messages>

4.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$12496 ($dffe) from module colorlight_i5 (D = $auto$wreduce.cc:514:run$12877 [6], Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter [6], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 33 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 34 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 35 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 36 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 37 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 38 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 39 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 40 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 41 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 42 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 43 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 44 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 45 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 46 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 47 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 48 on $auto$ff.cc:266:slice$12499 ($dffe) from module colorlight_i5.

4.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 17 unused cells and 50 unused wires.
<suppressed ~18 debug messages>

4.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.24.9. Rerunning OPT passes. (Maybe there is more to do..)

4.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1641 debug messages>

4.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.24.13. Executing OPT_DFF pass (perform DFF optimizations).

4.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.24.16. Finished fast OPT passes. (There is nothing left to do.)

4.25. Executing MEMORY pass.

4.25.1. Executing OPT_MEM pass (optimize memories).
colorlight_i5.mem: removing const-0 lane 7
Performed a total of 97 transformations.

4.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

4.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing colorlight_i5.data_mem_grain0 write port 0.
  Analyzing colorlight_i5.data_mem_grain1 write port 0.
  Analyzing colorlight_i5.data_mem_grain10 write port 0.
  Analyzing colorlight_i5.data_mem_grain11 write port 0.
  Analyzing colorlight_i5.data_mem_grain12 write port 0.
  Analyzing colorlight_i5.data_mem_grain13 write port 0.
  Analyzing colorlight_i5.data_mem_grain14 write port 0.
  Analyzing colorlight_i5.data_mem_grain15 write port 0.
  Analyzing colorlight_i5.data_mem_grain2 write port 0.
  Analyzing colorlight_i5.data_mem_grain3 write port 0.
  Analyzing colorlight_i5.data_mem_grain4 write port 0.
  Analyzing colorlight_i5.data_mem_grain5 write port 0.
  Analyzing colorlight_i5.data_mem_grain6 write port 0.
  Analyzing colorlight_i5.data_mem_grain7 write port 0.
  Analyzing colorlight_i5.data_mem_grain8 write port 0.
  Analyzing colorlight_i5.data_mem_grain9 write port 0.
  Analyzing colorlight_i5.picorv32.cpuregs write port 0.
  Analyzing colorlight_i5.sram write port 0.
  Analyzing colorlight_i5.sram write port 1.
  Analyzing colorlight_i5.sram write port 2.
  Analyzing colorlight_i5.sram write port 3.
  Analyzing colorlight_i5.storage write port 0.
  Analyzing colorlight_i5.storage_1 write port 0.
  Analyzing colorlight_i5.storage_2 write port 0.
  Analyzing colorlight_i5.storage_3 write port 0.
  Analyzing colorlight_i5.storage_4 write port 0.
  Analyzing colorlight_i5.storage_5 write port 0.
  Analyzing colorlight_i5.tag_mem write port 0.

4.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\data_mem_grain0'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain1'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain10'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain11'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain12'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain13'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain14'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain15'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain6'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain7'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain8'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain9'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\picorv32.cpuregs'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\picorv32.cpuregs'[1] in module `\colorlight_i5': no output FF found.
Checking read port `\rom'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\sram'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\tag_mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port address `\data_mem_grain0'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain1'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain10'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain11'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain12'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain13'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain14'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain15'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain2'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain3'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain4'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain5'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain6'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain7'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain8'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain9'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\picorv32.cpuregs'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\picorv32.cpuregs'[1] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\sram'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\storage_2'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_3'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_4'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_5'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\tag_mem'[0] in module `\colorlight_i5': merged address FF to cell.

4.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 6 unused cells and 68 unused wires.
<suppressed ~26 debug messages>

4.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory colorlight_i5.picorv32.cpuregs by address:
Consolidating write ports of memory colorlight_i5.sram by address:
  Merging ports 0, 1 (address \picorv32.mem_addr [12:2]).
  Merging ports 0, 2 (address \picorv32.mem_addr [12:2]).
  Merging ports 0, 3 (address \picorv32.mem_addr [12:2]).

4.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

4.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory colorlight_i5.data_mem_grain0 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain1 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain10 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain11 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain12 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain13 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain14 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain15 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain2 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain3 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain4 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain5 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain6 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain7 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain8 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain9 via $__ECP5_DP16KD_
using FF mapping for memory colorlight_i5.mem
mapping memory colorlight_i5.picorv32.cpuregs via $__ECP5_PDPW16KD_
mapping memory colorlight_i5.rom via $__ECP5_DP16KD_
mapping memory colorlight_i5.sram via $__ECP5_DP16KD_
mapping memory colorlight_i5.storage via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage: $\storage$rdreg[0]
mapping memory colorlight_i5.storage_1 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_1: $\storage_1$rdreg[0]
mapping memory colorlight_i5.storage_2 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_3 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_4 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_5 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.tag_mem via $__ECP5_PDPW16KD_
<suppressed ~12843 debug messages>

4.28. Executing TECHMAP pass (map to technology primitives).

4.28.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

4.28.2. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

4.28.3. Continuing TECHMAP pass.
Using template $paramod$02d10cc8049219b734b94ed56325542341e7b150\$__ECP5_PDPW16KD_ for cells of type $__ECP5_PDPW16KD_.
Using template $paramod$a4afb6d79da8aed774c694d407539fd5d6112dcf\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$ddd9fe6ba6cb66871bb62f8a25e754c622358123\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$94a1fe297bf98fc2602345278c42f70233973c9f\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$6062cda995eb1de0f0d5f3a1ca2a89538fa06db0\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$e534cd28702c19eae5f00af566c6d852257ce464\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$f08b8c42185f5fe96afdb3451a0cd20e355903f8\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$04778961cc1285a5efea28f98f28381eb2862208\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$4d4050529f42c6db5a38a6e2d0790876c9695a5a\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$789dfa2c5e154b6d463412f48a4c095aa064c46e\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$bf399e722979bb7f3ed962cc27f4db04c8b84a76\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$218ee484e14aef9074409ba81b860db9f2a66a04\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$6d122d70ad4c2d55cd4e84e38513820fe1e54c7a\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$316e7890b464805925217b7851a3bdcd644aa382\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$a10a25af11d908e44aaf6560f4e208663b2a2ef9\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$ce0dcc7890996ff7a73ba9a2081f6f1618b04f0b\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$51ecd8abcaf8963e05db0d9cfd6061402203bcdf\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$1c7e06a337928e6f0e0c95d78601209519a0e07f\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$72e5ca6a810fcd39f076b0e34735e4c7615640cb\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$ce6fef46ea90bac819ae4133dba2309108722549\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$7bcf595481c3b26ffb162ed7229ff30df756bdd3\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
No more expansions possible.
<suppressed ~663 debug messages>

4.29. Executing OPT pass (performing simple optimizations).

4.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~517 debug messages>

4.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1169:emulate_transparency$13550 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$mem.cc:1169:emulate_transparency$13448 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$13460 ($dffe) from module colorlight_i5.
Adding SRST signal on $auto$ff.cc:266:slice$12533 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5974_Y, Q = \picorv32.mem_valid, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12512 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5933_Y, Q = \picorv32.mem_state, rval = 2'00).

4.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 38 unused cells and 1550 unused wires.
<suppressed ~75 debug messages>

4.29.5. Rerunning OPT passes. (Removed registers in this run.)

4.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~22 debug messages>

4.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.29.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\picorv32.$procdff$10100 ($dff) from module colorlight_i5 (D = { $flatten\picorv32.$2\next_irq_pending[31:0] [31:5] $flatten\picorv32.$2\next_irq_pending[31:0] [1] }, Q = { \picorv32.irq_pending [31:5] \picorv32.irq_pending [1] }, rval = 28'0000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$15135 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1513$2961_Y [31:5], Q = \picorv32.irq_pending [31:5]).
Adding EN signal on $auto$ff.cc:266:slice$15135 ($sdff) from module colorlight_i5 (D = $flatten\picorv32.$2\next_irq_pending[31:0] [1], Q = \picorv32.irq_pending [1]).
Adding EN signal on $flatten\picorv32.$procdff$10096 ($dff) from module colorlight_i5 (D = $flatten\picorv32.$0\reg_sh[4:0] [1:0], Q = \picorv32.reg_sh [1:0]).
Adding SRST signal on $auto$ff.cc:266:slice$12475 ($dffe) from module colorlight_i5 (D = $flatten\picorv32.\genblk2.pcpi_div.$shl$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2475$3152_Y [62], Q = \picorv32.genblk2.pcpi_div.divisor [62], rval = 1'0).
Setting constant 0-bit at position 19 on $auto$mem.cc:1169:emulate_transparency$13550 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$mem.cc:1169:emulate_transparency$13550 ($dff) from module colorlight_i5.

4.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

4.29.10. Rerunning OPT passes. (Removed registers in this run.)

4.29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~7 debug messages>

4.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.29.13. Executing OPT_DFF pass (perform DFF optimizations).

4.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.29.15. Finished fast OPT passes.

4.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \colorlight_i5:
  created 47 $dff cells and 0 static cells of width 7.
Extracted data FF from read port 0 of colorlight_i5.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

4.31. Executing OPT pass (performing simple optimizations).

4.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~32 debug messages>

4.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1051 debug messages>

4.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$12044: { $procmux$9220_CMP $procmux$9215_CMP $procmux$9207_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11991: { $procmux$8999_CMP $procmux$8994_CMP $procmux$8986_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11938: { $procmux$8778_CMP $procmux$8773_CMP $procmux$8765_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11885: { $procmux$8557_CMP $procmux$8552_CMP $procmux$8544_CMP \sys_rst }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][15]$15302:
      Old ports: A=7'0110101, B=7'0101101, Y=$memory\mem$rdmux[0][4][7]$b$15232
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][7]$b$15232 [4:3]
      New connections: { $memory\mem$rdmux[0][4][7]$b$15232 [6:5] $memory\mem$rdmux[0][4][7]$b$15232 [2:0] } = 5'01101
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][14]$15299:
      Old ports: A=7'0110000, B=7'0110010, Y=$memory\mem$rdmux[0][4][7]$a$15231
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][7]$a$15231 [1]
      New connections: { $memory\mem$rdmux[0][4][7]$a$15231 [6:2] $memory\mem$rdmux[0][4][7]$a$15231 [0] } = 6'011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][13]$15296:
      Old ports: A=7'0100000, B=7'0110010, Y=$memory\mem$rdmux[0][4][6]$b$15229
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][6]$b$15229 [1]
      New connections: { $memory\mem$rdmux[0][4][6]$b$15229 [6:2] $memory\mem$rdmux[0][4][6]$b$15229 [0] } = { 2'01 $memory\mem$rdmux[0][4][6]$b$15229 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][12]$15293:
      Old ports: A=7'1001001, B=7'0111001, Y=$memory\mem$rdmux[0][4][6]$a$15228
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][6]$a$15228 [6] $memory\mem$rdmux[0][4][6]$a$15228 [4] }
      New connections: { $memory\mem$rdmux[0][4][6]$a$15228 [5] $memory\mem$rdmux[0][4][6]$a$15228 [3:0] } = { $memory\mem$rdmux[0][4][6]$a$15228 [4] 4'1001 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][11]$15290:
      Old ports: A=7'1110100, B=7'0100000, Y=$memory\mem$rdmux[0][4][5]$b$15226
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][5]$b$15226 [2]
      New connections: { $memory\mem$rdmux[0][4][5]$b$15226 [6:3] $memory\mem$rdmux[0][4][5]$b$15226 [1:0] } = { $memory\mem$rdmux[0][4][5]$b$15226 [2] 1'1 $memory\mem$rdmux[0][4][5]$b$15226 [2] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][10]$15287:
      Old ports: A=7'1100111, B=7'1101000, Y=$memory\mem$rdmux[0][4][5]$a$15225
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][5]$a$15225 [3] $memory\mem$rdmux[0][4][5]$a$15225 [0] }
      New connections: { $memory\mem$rdmux[0][4][5]$a$15225 [6:4] $memory\mem$rdmux[0][4][5]$a$15225 [2:1] } = { 3'110 $memory\mem$rdmux[0][4][5]$a$15225 [0] $memory\mem$rdmux[0][4][5]$a$15225 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][9]$15284:
      Old ports: A=7'1101100, B=7'1101001, Y=$memory\mem$rdmux[0][4][4]$b$15223
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][4]$b$15223 [2] $memory\mem$rdmux[0][4][4]$b$15223 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$b$15223 [6:3] $memory\mem$rdmux[0][4][4]$b$15223 [1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][8]$15281:
      Old ports: A=7'1101111, B=7'1110010, Y=$memory\mem$rdmux[0][4][4]$a$15222
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][4]$a$15222 [4] $memory\mem$rdmux[0][4][4]$a$15222 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$a$15222 [6:5] $memory\mem$rdmux[0][4][4]$a$15222 [3:1] } = { 2'11 $memory\mem$rdmux[0][4][4]$a$15222 [0] $memory\mem$rdmux[0][4][4]$a$15222 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][7]$15278:
      Old ports: A=7'1101111, B=7'1101100, Y=$memory\mem$rdmux[0][4][3]$b$15220
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][3]$b$15220 [0]
      New connections: $memory\mem$rdmux[0][4][3]$b$15220 [6:1] = { 5'11011 $memory\mem$rdmux[0][4][3]$b$15220 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][6]$15275:
      Old ports: A=7'0100000, B=7'1000011, Y=$memory\mem$rdmux[0][4][3]$a$15219
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][3]$a$15219 [5] $memory\mem$rdmux[0][4][3]$a$15219 [0] }
      New connections: { $memory\mem$rdmux[0][4][3]$a$15219 [6] $memory\mem$rdmux[0][4][3]$a$15219 [4:1] } = { $memory\mem$rdmux[0][4][3]$a$15219 [0] 3'000 $memory\mem$rdmux[0][4][3]$a$15219 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][5]$15272:
      Old ports: A=7'1101111, B=7'1101110, Y=$memory\mem$rdmux[0][4][2]$b$15217
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][2]$b$15217 [0]
      New connections: $memory\mem$rdmux[0][4][2]$b$15217 [6:1] = 6'110111
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][4]$15269:
      Old ports: A=7'1000011, B=7'0100000, Y=$memory\mem$rdmux[0][4][2]$a$15216
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][2]$a$15216 [5] $memory\mem$rdmux[0][4][2]$a$15216 [0] }
      New connections: { $memory\mem$rdmux[0][4][2]$a$15216 [6] $memory\mem$rdmux[0][4][2]$a$15216 [4:1] } = { $memory\mem$rdmux[0][4][2]$a$15216 [0] 3'000 $memory\mem$rdmux[0][4][2]$a$15216 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][3]$15266:
      Old ports: A=7'1010011, B=7'1101111, Y=$memory\mem$rdmux[0][4][1]$b$15214
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][1]$b$15214 [4] $memory\mem$rdmux[0][4][1]$b$15214 [2] }
      New connections: { $memory\mem$rdmux[0][4][1]$b$15214 [6:5] $memory\mem$rdmux[0][4][1]$b$15214 [3] $memory\mem$rdmux[0][4][1]$b$15214 [1:0] } = { 1'1 $memory\mem$rdmux[0][4][1]$b$15214 [2] $memory\mem$rdmux[0][4][1]$b$15214 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][2]$15263:
      Old ports: A=7'1011000, B=7'0100000, Y=$memory\mem$rdmux[0][4][1]$a$15213
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$a$15213 [5] $memory\mem$rdmux[0][4][1]$a$15213 [3] }
      New connections: { $memory\mem$rdmux[0][4][1]$a$15213 [6] $memory\mem$rdmux[0][4][1]$a$15213 [4] $memory\mem$rdmux[0][4][1]$a$15213 [2:0] } = { $memory\mem$rdmux[0][4][1]$a$15213 [3] $memory\mem$rdmux[0][4][1]$a$15213 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][1]$15260:
      Old ports: A=7'1110100, B=7'1100101, Y=$memory\mem$rdmux[0][4][0]$b$15211
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$b$15211 [4] $memory\mem$rdmux[0][4][0]$b$15211 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$b$15211 [6:5] $memory\mem$rdmux[0][4][0]$b$15211 [3:1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][0]$15257:
      Old ports: A=7'1001100, B=7'1101001, Y=$memory\mem$rdmux[0][4][0]$a$15210
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$a$15210 [2] $memory\mem$rdmux[0][4][0]$a$15210 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$a$15210 [6:3] $memory\mem$rdmux[0][4][0]$a$15210 [1] } = { 1'1 $memory\mem$rdmux[0][4][0]$a$15210 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][18]$15311:
      Old ports: A=7'0110011, B=7'0100000, Y=$memory\mem$rdmux[0][4][9]$a$15237
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$a$15237 [0]
      New connections: $memory\mem$rdmux[0][4][9]$a$15237 [6:1] = { 2'01 $memory\mem$rdmux[0][4][9]$a$15237 [0] 2'00 $memory\mem$rdmux[0][4][9]$a$15237 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][21]$15320:
      Old ports: A=7'0111001, B=7'0111010, Y=$memory\mem$rdmux[0][4][10]$b$15241
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][10]$b$15241 [1:0]
      New connections: $memory\mem$rdmux[0][4][10]$b$15241 [6:2] = 5'01110
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][23]$15326:
      Old ports: A=7'0000000, B=7'x, Y=$memory\mem$rdmux[0][4][11]$b$15244
      New ports: A=1'0, B=1'x, Y=$memory\mem$rdmux[0][4][11]$b$15244 [0]
      New connections: $memory\mem$rdmux[0][4][11]$b$15244 [6:1] = { $memory\mem$rdmux[0][4][11]$b$15244 [0] $memory\mem$rdmux[0][4][11]$b$15244 [0] $memory\mem$rdmux[0][4][11]$b$15244 [0] $memory\mem$rdmux[0][4][11]$b$15244 [0] $memory\mem$rdmux[0][4][11]$b$15244 [0] $memory\mem$rdmux[0][4][11]$b$15244 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][22]$15323:
      Old ports: A=7'0110010, B=7'0110001, Y=$memory\mem$rdmux[0][4][11]$a$15243
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][11]$a$15243 [1:0]
      New connections: $memory\mem$rdmux[0][4][11]$a$15243 [6:2] = 5'01100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][17]$15308:
      Old ports: A=7'0101101, B=7'0110010, Y=$memory\mem$rdmux[0][4][8]$b$15235
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][8]$b$15235 [1:0]
      New connections: $memory\mem$rdmux[0][4][8]$b$15235 [6:2] = { 2'01 $memory\mem$rdmux[0][4][8]$b$15235 [1:0] $memory\mem$rdmux[0][4][8]$b$15235 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][20]$15317:
      Old ports: A=7'0111010, B=7'0110000, Y=$memory\mem$rdmux[0][4][10]$a$15240
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][10]$a$15240 [1]
      New connections: { $memory\mem$rdmux[0][4][10]$a$15240 [6:2] $memory\mem$rdmux[0][4][10]$a$15240 [0] } = { 3'011 $memory\mem$rdmux[0][4][10]$a$15240 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][16]$15305:
      Old ports: A=7'0110001, B=7'0110000, Y=$memory\mem$rdmux[0][4][8]$a$15234
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][8]$a$15234 [0]
      New connections: $memory\mem$rdmux[0][4][8]$a$15234 [6:1] = 6'011000
    Consolidated identical input bits for $pmux cell $flatten\picorv32.$procmux$4125:
      Old ports: A=\picorv32.mem_rdata_word, B={ \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15:0] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7:0] }, Y=$flatten\picorv32.$procmux$4125_Y
      New ports: A=\picorv32.mem_rdata_word [31:8], B={ \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15:7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] }, Y=$flatten\picorv32.$procmux$4125_Y [31:8]
      New connections: $flatten\picorv32.$procmux$4125_Y [7:0] = \picorv32.mem_rdata_word [7:0]
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4381: { \picorv32.cpu_state [3] $auto$opt_reduce.cc:137:opt_pmux$15354 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4691: { $auto$opt_reduce.cc:137:opt_pmux$15356 $auto$opt_reduce.cc:137:opt_pmux$10670 }
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$4899: { \picorv32.cpu_state [4] $auto$opt_reduce.cc:137:opt_pmux$15358 }
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$4949:
      Old ports: A={ $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$2992_Y [31:2] $auto$alumacc.cc:511:replace_alu$13049 [1:0] }, B={ $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$2996_Y [31:1] $auto$alumacc.cc:511:replace_alu$13049 [0] }, Y=$flatten\picorv32.$procmux$4949_Y
      New ports: A={ $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$2992_Y [31:2] $auto$alumacc.cc:511:replace_alu$13049 [1] }, B=$flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1569$2996_Y [31:1], Y=$flatten\picorv32.$procmux$4949_Y [31:1]
      New connections: $flatten\picorv32.$procmux$4949_Y [0] = $auto$alumacc.cc:511:replace_alu$13049 [0]
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$4955:
      Old ports: A={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$13049 [1:0] }, B={ $flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$2992_Y [31:2] $auto$alumacc.cc:511:replace_alu$13049 [1:0] }, Y=$flatten\picorv32.$procmux$4955_Y
      New ports: A=$flatten\picorv32.$3\current_pc[31:0] [31:2], B=$flatten\picorv32.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1552$2992_Y [31:2], Y=$flatten\picorv32.$procmux$4955_Y [31:2]
      New connections: $flatten\picorv32.$procmux$4955_Y [1:0] = $auto$alumacc.cc:511:replace_alu$13049 [1:0]
    New ctrl vector for $pmux cell $flatten\picorv32.$procmux$5933: { $flatten\picorv32.$procmux$5943_CMP $auto$opt_reduce.cc:137:opt_pmux$15360 }
    Consolidated identical input bits for $pmux cell $flatten\picorv32.$procmux$6227:
      Old ports: A={ 24'000000000000000000000000 \picorv32.mem_rdata [7:0] }, B={ 24'000000000000000000000000 \picorv32.mem_rdata [15:8] 24'000000000000000000000000 \picorv32.mem_rdata [23:16] 24'000000000000000000000000 \picorv32.mem_rdata [31:24] }, Y=$flatten\picorv32.$3\mem_rdata_word[31:0]
      New ports: A=\picorv32.mem_rdata [7:0], B={ \picorv32.mem_rdata [15:8] \picorv32.mem_rdata [23:16] \picorv32.mem_rdata [31:24] }, Y=$flatten\picorv32.$3\mem_rdata_word[31:0] [7:0]
      New connections: $flatten\picorv32.$3\mem_rdata_word[31:0] [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$6236:
      Old ports: A={ 16'0000000000000000 \picorv32.mem_rdata [15:0] }, B={ 16'0000000000000000 \picorv32.mem_rdata [31:16] }, Y=$flatten\picorv32.$2\mem_rdata_word[31:0]
      New ports: A=\picorv32.mem_rdata [15:0], B=\picorv32.mem_rdata [31:16], Y=$flatten\picorv32.$2\mem_rdata_word[31:0] [15:0]
      New connections: $flatten\picorv32.$2\mem_rdata_word[31:0] [31:16] = 16'0000000000000000
    Consolidated identical input bits for $pmux cell $flatten\picorv32.$procmux$6252:
      Old ports: A=\picorv32.reg_op2, B={ \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] }, Y=\picorv32.mem_la_wdata
      New ports: A=\picorv32.reg_op2 [31:8], B={ \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] }, Y=\picorv32.mem_la_wdata [31:8]
      New connections: \picorv32.mem_la_wdata [7:0] = \picorv32.reg_op2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\picorv32.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$2984:
      Old ports: A=2'00, B=2'10, Y=$flatten\picorv32.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$2984_Y
      New ports: A=1'0, B=1'1, Y=$flatten\picorv32.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$2984_Y [1]
      New connections: $flatten\picorv32.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1541$2984_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\picorv32.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:382$2508:
      Old ports: A={ \picorv32.reg_op1 [31:2] 2'00 }, B={ \picorv32.next_pc [31:2] 2'00 }, Y=\basesoc_picorv322
      New ports: A=\picorv32.reg_op1 [31:2], B=\picorv32.next_pc [31:2], Y=\basesoc_picorv322 [31:2]
      New connections: \basesoc_picorv322 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\picorv32.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2523:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\picorv32.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2523_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\picorv32.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2523_Y [2] $flatten\picorv32.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2523_Y [0] }
      New connections: { $flatten\picorv32.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2523_Y [3] $flatten\picorv32.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2523_Y [1] } = { $flatten\picorv32.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2523_Y [2] $flatten\picorv32.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:411$2523_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\picorv32.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:617$2583:
      Old ports: A=2'11, B=2'00, Y=$flatten\picorv32.$procmux$5939_Y
      New ports: A=1'1, B=1'0, Y=$flatten\picorv32.$procmux$5939_Y [0]
      New connections: $flatten\picorv32.$procmux$5939_Y [1] = $flatten\picorv32.$procmux$5939_Y [0]
    Consolidated identical input bits for $mux cell $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272:
      Old ports: A={ 32'00000000000000000000000000000000 \picorv32.reg_op2 }, B={ \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 [31] \picorv32.reg_op2 }, Y=$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y
      New ports: A=1'0, B=\picorv32.reg_op2 [31], Y=$flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32]
      New connections: { $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [63:33] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [31:0] } = { $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3272_Y [32] \picorv32.reg_op2 }
    Consolidated identical input bits for $mux cell $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$procmux$3281:
      Old ports: A={ 31'0000000000000000000000000000000 \picorv32.reg_op1 }, B={ \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 [31] \picorv32.reg_op1 }, Y=$auto$wreduce.cc:514:run$12875 [62:0]
      New ports: A=1'0, B=\picorv32.reg_op1 [31], Y=$auto$wreduce.cc:514:run$12875 [32]
      New connections: { $auto$wreduce.cc:514:run$12875 [62:33] $auto$wreduce.cc:514:run$12875 [31:0] } = { $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] $auto$wreduce.cc:514:run$12875 [32] \picorv32.reg_op1 }
    Consolidated identical input bits for $mux cell $flatten\picorv32.\genblk1.genblk1.pcpi_mul.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2291$3223:
      Old ports: A=6'011110, B=6'111110, Y=$auto$wreduce.cc:514:run$12878 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$12878 [5]
      New connections: $auto$wreduce.cc:514:run$12878 [4:0] = 5'11110
    Consolidated identical input bits for $mux cell $procmux$6789:
      Old ports: A=11'00000000000, B=11'10000000000, Y=$procmux$6789_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6789_Y [10]
      New connections: $procmux$6789_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$7118:
      Old ports: A=2'01, B=2'00, Y=$procmux$7118_Y
      New ports: A=1'1, B=1'0, Y=$procmux$7118_Y [0]
      New connections: $procmux$7118_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $procmux$7127:
      Old ports: A=2'00, B=2'11, Y=$procmux$7127_Y
      New ports: A=1'0, B=1'1, Y=$procmux$7127_Y [0]
      New connections: $procmux$7127_Y [1] = $procmux$7127_Y [0]
    Consolidated identical input bits for $mux cell $procmux$7136:
      Old ports: A=2'11, B=2'10, Y=$procmux$7136_Y
      New ports: A=1'1, B=1'0, Y=$procmux$7136_Y [0]
      New connections: $procmux$7136_Y [1] = 1'1
    Consolidated identical input bits for $mux cell $procmux$8090:
      Old ports: A=8'00000000, B={ 1'0 \csr_bankarray_dat_r [6:0] }, Y=\csr_bankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\csr_bankarray_dat_r [6:0], Y=\csr_bankarray_sram_bus_dat_r [6:0]
      New connections: \csr_bankarray_sram_bus_dat_r [7] = 1'0
    New ctrl vector for $pmux cell $procmux$8239: $auto$opt_reduce.cc:137:opt_pmux$15362
    New ctrl vector for $pmux cell $procmux$8329: { $procmux$8340_CMP \interface_we }
    Consolidated identical input bits for $mux cell $procmux$8433:
      Old ports: A=3'100, B=3'010, Y=$procmux$8433_Y
      New ports: A=2'10, B=2'01, Y=$procmux$8433_Y [2:1]
      New connections: $procmux$8433_Y [0] = 1'0
    New ctrl vector for $pmux cell $procmux$8436: { \sdram_choose_req_want_writes $auto$opt_reduce.cc:137:opt_pmux$15364 $procmux$8438_CMP $procmux$8437_CMP }
    Consolidated identical input bits for $mux cell $procmux$8449:
      Old ports: A=3'011, B=3'010, Y=$procmux$8449_Y
      New ports: A=1'1, B=1'0, Y=$procmux$8449_Y [0]
      New connections: $procmux$8449_Y [2:1] = 2'01
    Consolidated identical input bits for $mux cell $procmux$8531:
      Old ports: A=3'001, B=3'010, Y=$procmux$8531_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8531_Y [1:0]
      New connections: $procmux$8531_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8543: { $auto$opt_reduce.cc:137:opt_pmux$15368 $auto$opt_reduce.cc:137:opt_pmux$15366 }
    Consolidated identical input bits for $mux cell $procmux$8752:
      Old ports: A=3'001, B=3'010, Y=$procmux$8752_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8752_Y [1:0]
      New connections: $procmux$8752_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8764: { $auto$opt_reduce.cc:137:opt_pmux$15372 $auto$opt_reduce.cc:137:opt_pmux$15370 }
    Consolidated identical input bits for $mux cell $procmux$8973:
      Old ports: A=3'001, B=3'010, Y=$procmux$8973_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8973_Y [1:0]
      New connections: $procmux$8973_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8985: { $auto$opt_reduce.cc:137:opt_pmux$15376 $auto$opt_reduce.cc:137:opt_pmux$15374 }
    Consolidated identical input bits for $mux cell $procmux$9194:
      Old ports: A=3'001, B=3'010, Y=$procmux$9194_Y
      New ports: A=2'01, B=2'10, Y=$procmux$9194_Y [1:0]
      New connections: $procmux$9194_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$9206: { $auto$opt_reduce.cc:137:opt_pmux$15380 $auto$opt_reduce.cc:137:opt_pmux$15378 }
    Consolidated identical input bits for $mux cell $procmux$9716:
      Old ports: A=3'001, B=3'111, Y=$auto$wreduce.cc:514:run$12884 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$12884 [1]
      New connections: { $auto$wreduce.cc:514:run$12884 [2] $auto$wreduce.cc:514:run$12884 [0] } = { $auto$wreduce.cc:514:run$12884 [1] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$9737:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:514:run$12885 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$12885 [1]
      New connections: $auto$wreduce.cc:514:run$12885 [0] = 1'1
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][19]$15314:
      Old ports: A=7'0110001, B=7'0110100, Y=$memory\mem$rdmux[0][4][9]$b$15238
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][9]$b$15238 [2] $memory\mem$rdmux[0][4][9]$b$15238 [0] }
      New connections: { $memory\mem$rdmux[0][4][9]$b$15238 [6:3] $memory\mem$rdmux[0][4][9]$b$15238 [1] } = 5'01100
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$15353: { \picorv32.cpu_state [6] \picorv32.cpu_state [4] \picorv32.cpu_state [2] }
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][11]$15242:
      Old ports: A=$memory\mem$rdmux[0][4][11]$a$15243, B=$memory\mem$rdmux[0][4][11]$b$15244, Y=$memory\mem$rdmux[0][3][5]$b$15202
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][11]$a$15243 [1:0] }, B={ $memory\mem$rdmux[0][4][11]$b$15244 [0] $memory\mem$rdmux[0][4][11]$b$15244 [0] $memory\mem$rdmux[0][4][11]$b$15244 [0] $memory\mem$rdmux[0][4][11]$b$15244 [0] }, Y={ $memory\mem$rdmux[0][3][5]$b$15202 [4] $memory\mem$rdmux[0][3][5]$b$15202 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][5]$b$15202 [6:5] $memory\mem$rdmux[0][3][5]$b$15202 [3] } = { $memory\mem$rdmux[0][3][5]$b$15202 [2] $memory\mem$rdmux[0][3][5]$b$15202 [4] $memory\mem$rdmux[0][3][5]$b$15202 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][10]$15239:
      Old ports: A=$memory\mem$rdmux[0][4][10]$a$15240, B=$memory\mem$rdmux[0][4][10]$b$15241, Y=$memory\mem$rdmux[0][3][5]$a$15201
      New ports: A={ $memory\mem$rdmux[0][4][10]$a$15240 [1] $memory\mem$rdmux[0][4][10]$a$15240 [1] 1'0 }, B={ 1'1 $memory\mem$rdmux[0][4][10]$b$15241 [1:0] }, Y={ $memory\mem$rdmux[0][3][5]$a$15201 [3] $memory\mem$rdmux[0][3][5]$a$15201 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][5]$a$15201 [6:4] $memory\mem$rdmux[0][3][5]$a$15201 [2] } = 4'0110
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$15236:
      Old ports: A=$memory\mem$rdmux[0][4][9]$a$15237, B=$memory\mem$rdmux[0][4][9]$b$15238, Y=$memory\mem$rdmux[0][3][4]$b$15199
      New ports: A={ $memory\mem$rdmux[0][4][9]$a$15237 [0] 1'0 $memory\mem$rdmux[0][4][9]$a$15237 [0] $memory\mem$rdmux[0][4][9]$a$15237 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][9]$b$15238 [2] 1'0 $memory\mem$rdmux[0][4][9]$b$15238 [0] }, Y={ $memory\mem$rdmux[0][3][4]$b$15199 [4] $memory\mem$rdmux[0][3][4]$b$15199 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$b$15199 [6:5] $memory\mem$rdmux[0][3][4]$b$15199 [3] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$15233:
      Old ports: A=$memory\mem$rdmux[0][4][8]$a$15234, B=$memory\mem$rdmux[0][4][8]$b$15235, Y=$memory\mem$rdmux[0][3][4]$a$15198
      New ports: A={ 3'100 $memory\mem$rdmux[0][4][8]$a$15234 [0] }, B={ $memory\mem$rdmux[0][4][8]$b$15235 [1:0] $memory\mem$rdmux[0][4][8]$b$15235 [1:0] }, Y={ $memory\mem$rdmux[0][3][4]$a$15198 [4] $memory\mem$rdmux[0][3][4]$a$15198 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$a$15198 [6:5] $memory\mem$rdmux[0][3][4]$a$15198 [3] } = { 2'01 $memory\mem$rdmux[0][3][4]$a$15198 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$15230:
      Old ports: A=$memory\mem$rdmux[0][4][7]$a$15231, B=$memory\mem$rdmux[0][4][7]$b$15232, Y=$memory\mem$rdmux[0][3][3]$b$15196
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][7]$a$15231 [1] 1'0 }, B={ $memory\mem$rdmux[0][4][7]$b$15232 [4:3] 2'01 }, Y={ $memory\mem$rdmux[0][3][3]$b$15196 [4:3] $memory\mem$rdmux[0][3][3]$b$15196 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][3]$b$15196 [6:5] $memory\mem$rdmux[0][3][3]$b$15196 [2] } = { 2'01 $memory\mem$rdmux[0][3][3]$b$15196 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$15227:
      Old ports: A=$memory\mem$rdmux[0][4][6]$a$15228, B=$memory\mem$rdmux[0][4][6]$b$15229, Y=$memory\mem$rdmux[0][3][3]$a$15195
      New ports: A={ $memory\mem$rdmux[0][4][6]$a$15228 [6] $memory\mem$rdmux[0][4][6]$a$15228 [4] $memory\mem$rdmux[0][4][6]$a$15228 [4] 2'01 }, B={ 2'01 $memory\mem$rdmux[0][4][6]$b$15229 [1] $memory\mem$rdmux[0][4][6]$b$15229 [1] 1'0 }, Y={ $memory\mem$rdmux[0][3][3]$a$15195 [6:4] $memory\mem$rdmux[0][3][3]$a$15195 [1:0] }
      New connections: $memory\mem$rdmux[0][3][3]$a$15195 [3:2] = { $memory\mem$rdmux[0][3][3]$a$15195 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$15224:
      Old ports: A=$memory\mem$rdmux[0][4][5]$a$15225, B=$memory\mem$rdmux[0][4][5]$b$15226, Y=$memory\mem$rdmux[0][3][2]$b$15193
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][5]$a$15225 [3] $memory\mem$rdmux[0][4][5]$a$15225 [0] $memory\mem$rdmux[0][4][5]$a$15225 [0] }, B={ $memory\mem$rdmux[0][4][5]$b$15226 [2] $memory\mem$rdmux[0][4][5]$b$15226 [2] 1'0 $memory\mem$rdmux[0][4][5]$b$15226 [2] 1'0 }, Y={ $memory\mem$rdmux[0][3][2]$b$15193 [6] $memory\mem$rdmux[0][3][2]$b$15193 [4:2] $memory\mem$rdmux[0][3][2]$b$15193 [0] }
      New connections: { $memory\mem$rdmux[0][3][2]$b$15193 [5] $memory\mem$rdmux[0][3][2]$b$15193 [1] } = { 1'1 $memory\mem$rdmux[0][3][2]$b$15193 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$15221:
      Old ports: A=$memory\mem$rdmux[0][4][4]$a$15222, B=$memory\mem$rdmux[0][4][4]$b$15223, Y=$memory\mem$rdmux[0][3][2]$a$15192
      New ports: A={ $memory\mem$rdmux[0][4][4]$a$15222 [4] $memory\mem$rdmux[0][4][4]$a$15222 [0] $memory\mem$rdmux[0][4][4]$a$15222 [0] 1'1 $memory\mem$rdmux[0][4][4]$a$15222 [0] }, B={ 2'01 $memory\mem$rdmux[0][4][4]$b$15223 [2] 1'0 $memory\mem$rdmux[0][4][4]$b$15223 [0] }, Y=$memory\mem$rdmux[0][3][2]$a$15192 [4:0]
      New connections: $memory\mem$rdmux[0][3][2]$a$15192 [6:5] = 2'11
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$15218:
      Old ports: A=$memory\mem$rdmux[0][4][3]$a$15219, B=$memory\mem$rdmux[0][4][3]$b$15220, Y=$memory\mem$rdmux[0][3][1]$b$15190
      New ports: A={ $memory\mem$rdmux[0][4][3]$a$15219 [0] $memory\mem$rdmux[0][4][3]$a$15219 [5] 1'0 $memory\mem$rdmux[0][4][3]$a$15219 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][3]$b$15220 [0] }, Y={ $memory\mem$rdmux[0][3][1]$b$15190 [6:5] $memory\mem$rdmux[0][3][1]$b$15190 [2] $memory\mem$rdmux[0][3][1]$b$15190 [0] }
      New connections: { $memory\mem$rdmux[0][3][1]$b$15190 [4:3] $memory\mem$rdmux[0][3][1]$b$15190 [1] } = { 1'0 $memory\mem$rdmux[0][3][1]$b$15190 [2] $memory\mem$rdmux[0][3][1]$b$15190 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$15215:
      Old ports: A=$memory\mem$rdmux[0][4][2]$a$15216, B=$memory\mem$rdmux[0][4][2]$b$15217, Y=$memory\mem$rdmux[0][3][1]$a$15189
      New ports: A={ $memory\mem$rdmux[0][4][2]$a$15216 [5] 1'0 $memory\mem$rdmux[0][4][2]$a$15216 [0] $memory\mem$rdmux[0][4][2]$a$15216 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][2]$b$15217 [0] }, Y={ $memory\mem$rdmux[0][3][1]$a$15189 [5] $memory\mem$rdmux[0][3][1]$a$15189 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][1]$a$15189 [6] $memory\mem$rdmux[0][3][1]$a$15189 [4:3] } = { $memory\mem$rdmux[0][3][1]$a$15189 [1] 1'0 $memory\mem$rdmux[0][3][1]$a$15189 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$15212:
      Old ports: A=$memory\mem$rdmux[0][4][1]$a$15213, B=$memory\mem$rdmux[0][4][1]$b$15214, Y=$memory\mem$rdmux[0][3][0]$b$15187
      New ports: A={ $memory\mem$rdmux[0][4][1]$a$15213 [3] $memory\mem$rdmux[0][4][1]$a$15213 [5] $memory\mem$rdmux[0][4][1]$a$15213 [3] $memory\mem$rdmux[0][4][1]$a$15213 [3] 2'00 }, B={ 1'1 $memory\mem$rdmux[0][4][1]$b$15214 [2] $memory\mem$rdmux[0][4][1]$b$15214 [4] $memory\mem$rdmux[0][4][1]$b$15214 [2] $memory\mem$rdmux[0][4][1]$b$15214 [2] 1'1 }, Y={ $memory\mem$rdmux[0][3][0]$b$15187 [6:2] $memory\mem$rdmux[0][3][0]$b$15187 [0] }
      New connections: $memory\mem$rdmux[0][3][0]$b$15187 [1] = $memory\mem$rdmux[0][3][0]$b$15187 [0]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$15209:
      Old ports: A=$memory\mem$rdmux[0][4][0]$a$15210, B=$memory\mem$rdmux[0][4][0]$b$15211, Y=$memory\mem$rdmux[0][3][0]$a$15186
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$15210 [0] 2'01 $memory\mem$rdmux[0][4][0]$a$15210 [2] $memory\mem$rdmux[0][4][0]$a$15210 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$b$15211 [4] 2'01 $memory\mem$rdmux[0][4][0]$b$15211 [0] }, Y={ $memory\mem$rdmux[0][3][0]$a$15186 [5:2] $memory\mem$rdmux[0][3][0]$a$15186 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$15186 [6] $memory\mem$rdmux[0][3][0]$a$15186 [1] } = 2'10
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$4951:
      Old ports: A={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$13049 [1:0] }, B=$flatten\picorv32.$procmux$4949_Y, Y=$flatten\picorv32.$procmux$4951_Y
      New ports: A={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$13049 [1] }, B=$flatten\picorv32.$procmux$4949_Y [31:1], Y=$flatten\picorv32.$procmux$4951_Y [31:1]
      New connections: $flatten\picorv32.$procmux$4951_Y [0] = $auto$alumacc.cc:511:replace_alu$13049 [0]
    Consolidated identical input bits for $mux cell $procmux$6791:
      Old ports: A=$procmux$6789_Y, B=11'10000000000, Y=$procmux$6791_Y
      New ports: A=$procmux$6789_Y [10], B=1'1, Y=$procmux$6791_Y [10]
      New connections: $procmux$6791_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$8533:
      Old ports: A=3'011, B=$procmux$8531_Y, Y=$procmux$8533_Y
      New ports: A=2'11, B=$procmux$8531_Y [1:0], Y=$procmux$8533_Y [1:0]
      New connections: $procmux$8533_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8754:
      Old ports: A=3'011, B=$procmux$8752_Y, Y=$procmux$8754_Y
      New ports: A=2'11, B=$procmux$8752_Y [1:0], Y=$procmux$8754_Y [1:0]
      New connections: $procmux$8754_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8975:
      Old ports: A=3'011, B=$procmux$8973_Y, Y=$procmux$8975_Y
      New ports: A=2'11, B=$procmux$8973_Y [1:0], Y=$procmux$8975_Y [1:0]
      New connections: $procmux$8975_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$9196:
      Old ports: A=3'011, B=$procmux$9194_Y, Y=$procmux$9196_Y
      New ports: A=2'11, B=$procmux$9194_Y [1:0], Y=$procmux$9196_Y [1:0]
      New connections: $procmux$9196_Y [2] = 1'0
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][5]$15200:
      Old ports: A=$memory\mem$rdmux[0][3][5]$a$15201, B=$memory\mem$rdmux[0][3][5]$b$15202, Y=$memory\mem$rdmux[0][2][2]$b$15181
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][5]$a$15201 [3] 1'0 $memory\mem$rdmux[0][3][5]$a$15201 [1:0] }, B={ $memory\mem$rdmux[0][3][5]$b$15202 [4] $memory\mem$rdmux[0][3][5]$b$15202 [2] $memory\mem$rdmux[0][3][5]$b$15202 [2:0] }, Y=$memory\mem$rdmux[0][2][2]$b$15181 [4:0]
      New connections: $memory\mem$rdmux[0][2][2]$b$15181 [6:5] = { $memory\mem$rdmux[0][2][2]$b$15181 [2] $memory\mem$rdmux[0][2][2]$b$15181 [4] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$15197:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$15198, B=$memory\mem$rdmux[0][3][4]$b$15199, Y=$memory\mem$rdmux[0][2][2]$a$15180
      New ports: A={ $memory\mem$rdmux[0][3][4]$a$15198 [4] $memory\mem$rdmux[0][3][4]$a$15198 [2] $memory\mem$rdmux[0][3][4]$a$15198 [2:0] }, B={ $memory\mem$rdmux[0][3][4]$b$15199 [4] 1'0 $memory\mem$rdmux[0][3][4]$b$15199 [2:0] }, Y=$memory\mem$rdmux[0][2][2]$a$15180 [4:0]
      New connections: $memory\mem$rdmux[0][2][2]$a$15180 [6:5] = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][2]$15191:
      Old ports: A=$memory\mem$rdmux[0][3][2]$a$15192, B=$memory\mem$rdmux[0][3][2]$b$15193, Y=$memory\mem$rdmux[0][2][1]$a$15177
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][2]$a$15192 [4:0] }, B={ $memory\mem$rdmux[0][3][2]$b$15193 [6] $memory\mem$rdmux[0][3][2]$b$15193 [4:2] $memory\mem$rdmux[0][3][2]$b$15193 [0] $memory\mem$rdmux[0][3][2]$b$15193 [0] }, Y={ $memory\mem$rdmux[0][2][1]$a$15177 [6] $memory\mem$rdmux[0][2][1]$a$15177 [4:0] }
      New connections: $memory\mem$rdmux[0][2][1]$a$15177 [5] = 1'1
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$15188:
      Old ports: A=$memory\mem$rdmux[0][3][1]$a$15189, B=$memory\mem$rdmux[0][3][1]$b$15190, Y=$memory\mem$rdmux[0][2][0]$b$15175
      New ports: A={ $memory\mem$rdmux[0][3][1]$a$15189 [1] $memory\mem$rdmux[0][3][1]$a$15189 [5] $memory\mem$rdmux[0][3][1]$a$15189 [2:0] }, B={ $memory\mem$rdmux[0][3][1]$b$15190 [6:5] $memory\mem$rdmux[0][3][1]$b$15190 [2] $memory\mem$rdmux[0][3][1]$b$15190 [0] $memory\mem$rdmux[0][3][1]$b$15190 [0] }, Y={ $memory\mem$rdmux[0][2][0]$b$15175 [6:5] $memory\mem$rdmux[0][2][0]$b$15175 [2:0] }
      New connections: $memory\mem$rdmux[0][2][0]$b$15175 [4:3] = { 1'0 $memory\mem$rdmux[0][2][0]$b$15175 [2] }
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$4957:
      Old ports: A=$flatten\picorv32.$procmux$4951_Y, B=$flatten\picorv32.$procmux$4955_Y, Y=$flatten\picorv32.$procmux$4957_Y
      New ports: A=$flatten\picorv32.$procmux$4951_Y [31:1], B={ $flatten\picorv32.$procmux$4955_Y [31:2] $auto$alumacc.cc:511:replace_alu$13049 [1] }, Y=$flatten\picorv32.$procmux$4957_Y [31:1]
      New connections: $flatten\picorv32.$procmux$4957_Y [0] = $auto$alumacc.cc:511:replace_alu$13049 [0]
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $flatten\picorv32.$procmux$4960:
      Old ports: A=$flatten\picorv32.$procmux$4957_Y, B={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$13049 [1:0] }, Y=$flatten\picorv32.$procmux$4960_Y
      New ports: A=$flatten\picorv32.$procmux$4957_Y [31:1], B={ $flatten\picorv32.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:511:replace_alu$13049 [1] }, Y=$flatten\picorv32.$procmux$4960_Y [31:1]
      New connections: $flatten\picorv32.$procmux$4960_Y [0] = $auto$alumacc.cc:511:replace_alu$13049 [0]
  Optimizing cells in module \colorlight_i5.
Performed a total of 90 changes.

4.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

4.31.6. Executing OPT_DFF pass (perform DFF optimizations).

4.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 100 unused wires.
<suppressed ~1 debug messages>

4.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~5 debug messages>

4.31.9. Rerunning OPT passes. (Maybe there is more to do..)

4.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1055 debug messages>

4.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$15209:
      Old ports: A={ $memory\mem$rdmux[0][4][0]$a$15210 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$15210 [2] $memory\mem$rdmux[0][4][0]$a$15210 [5] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$15210 [2] 2'01 $memory\mem$rdmux[0][4][0]$a$15210 [5] }, Y={ $memory\mem$rdmux[0][3][0]$a$15186 [5:2] $memory\mem$rdmux[0][3][0]$a$15186 [0] }
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$15210 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$15210 [2] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$15210 [2] 2'01 }, Y=$memory\mem$rdmux[0][3][0]$a$15186 [5:2]
      New connections: $memory\mem$rdmux[0][3][0]$a$15186 [0] = $memory\mem$rdmux[0][4][0]$a$15210 [5]
  Optimizing cells in module \colorlight_i5.
Performed a total of 1 changes.

4.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$13265 ($dffe) from module colorlight_i5 (D = $auto$wreduce.cc:514:run$12877 [4:0], Q = \picorv32.genblk1.genblk1.pcpi_mul.mul_counter [4:0], rval = 5'11110).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11838 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11838 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11838 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11838 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11838 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11838 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11838 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11838 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11838 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11838 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12544 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$12544 ($dffe) from module colorlight_i5.

4.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.31.16. Rerunning OPT passes. (Maybe there is more to do..)

4.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1054 debug messages>

4.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.31.20. Executing OPT_DFF pass (perform DFF optimizations).

4.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.31.23. Finished fast OPT passes. (There is nothing left to do.)

4.32. Executing TECHMAP pass (map to technology primitives).

4.32.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

4.32.2. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

4.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$constmap:092011f7d4aee5efbb37c41f16125a055a79abd7$paramod$de1d9972c51b15d146c71a65843743c3d44ff991\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $or.
Using template $paramod$ed40eaed6d7865a5f6e873e7da3aa6067d71cfbb\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$0caac64af565d74f94601e94c56dcde258d571c2\_80_ecp5_alu for cells of type $alu.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ecp5_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$02c0ba6693d64b4460f26b4c091cdc44914c034d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6b2e55a5f89bfecc6aebd640439f7b15a0e51965\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ecp5_alu for cells of type $alu.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$62e541e0af21f235cf958f4db9fdceffcd3095c5\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$bf541dd3c0ba8228982b61e7bfbc350a2c253f4c\_90_pmux for cells of type $pmux.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$92cf01bf728df7e0842e2c2f058ab4e418831778\_90_pmux for cells of type $pmux.
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$b6ec48645094baeb70d6b93add0cdbbe7498ad3c\_90_pmux for cells of type $pmux.
Using template $paramod$f3115659d5e2977ebd2cb01ff3557fc5f6187689\_90_pmux for cells of type $pmux.
Using template $paramod$d78e566c506c66d93c09551323305e40fb9dc1b2\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc_v2.
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [55:52] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [55:52] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [52] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [47:44] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [47:44] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [44] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [39:36] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [39:36] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [36] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [59:56] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [59:56] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [56] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [43:40] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [43:40] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [40] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [35:32] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [35:32] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [32] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [51:48] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [51:48] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [48] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [63:60] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [63:60] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [60] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [11:8] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [11:8] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [8] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [19:16] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [19:16] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [16] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [7:4] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [7:4] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [4] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [27:24] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [27:24] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [24] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [3:0] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [3:0] (4 bits, unsigned)
  add 4'0000 (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [31:28] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [31:28] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [28] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [23:20] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [23:20] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [20] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
  add \picorv32.genblk1.genblk1.pcpi_mul.rd [15:12] (4 bits, unsigned)
  add \picorv32.genblk1.genblk1.pcpi_mul.this_rs2 [15:12] (4 bits, unsigned)
  add { 3'000 \picorv32.genblk1.genblk1.pcpi_mul.rdx [12] } (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ecp5_alu for cells of type $alu.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
No more expansions possible.
<suppressed ~9392 debug messages>

4.33. Executing OPT pass (performing simple optimizations).

4.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~8999 debug messages>

4.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~7392 debug messages>
Removed a total of 2464 cells.

4.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$26904 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $auto$share.cc:665:make_supercell$12906 [31], Q = \spiflash_phy_sr_out [31]).

4.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 2056 unused cells and 11719 unused wires.
<suppressed ~2058 debug messages>

4.33.5. Rerunning OPT passes. (Removed registers in this run.)

4.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~13 debug messages>

4.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.33.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$34658 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [31], Q = \picorv32.decoded_imm [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34657 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [30], Q = \picorv32.decoded_imm [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34656 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [29], Q = \picorv32.decoded_imm [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34655 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [28], Q = \picorv32.decoded_imm [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34654 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [27], Q = \picorv32.decoded_imm [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34653 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [26], Q = \picorv32.decoded_imm [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34652 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [25], Q = \picorv32.decoded_imm [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34651 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [24], Q = \picorv32.decoded_imm [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34650 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [23], Q = \picorv32.decoded_imm [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34649 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [22], Q = \picorv32.decoded_imm [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34648 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [21], Q = \picorv32.decoded_imm [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34647 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [20], Q = \picorv32.decoded_imm [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34646 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [19], Q = \picorv32.decoded_imm [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34645 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [18], Q = \picorv32.decoded_imm [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34644 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [17], Q = \picorv32.decoded_imm [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34643 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [16], Q = \picorv32.decoded_imm [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34642 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [15], Q = \picorv32.decoded_imm [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34641 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [14], Q = \picorv32.decoded_imm [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34640 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [13], Q = \picorv32.decoded_imm [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34639 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [12], Q = \picorv32.decoded_imm [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34638 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [11], Q = \picorv32.decoded_imm [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34637 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [10], Q = \picorv32.decoded_imm [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34636 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [9], Q = \picorv32.decoded_imm [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34635 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [8], Q = \picorv32.decoded_imm [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34634 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [7], Q = \picorv32.decoded_imm [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34633 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [6], Q = \picorv32.decoded_imm [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34632 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [5], Q = \picorv32.decoded_imm [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34631 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [4], Q = \picorv32.decoded_imm [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34630 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [3], Q = \picorv32.decoded_imm [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34629 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [2], Q = \picorv32.decoded_imm [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$34628 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$5381.Y_B [1], Q = \picorv32.decoded_imm [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$32476 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$3864.B_AND_S [32], Q = \picorv32.reg_next_pc [0]).
Adding SRST signal on $auto$ff.cc:266:slice$31983 ($_DFFE_PP_) from module colorlight_i5 (D = \picorv32.decoded_rd [4], Q = \picorv32.latched_rd [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31982 ($_DFFE_PP_) from module colorlight_i5 (D = \picorv32.decoded_rd [3], Q = \picorv32.latched_rd [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31981 ($_DFFE_PP_) from module colorlight_i5 (D = \picorv32.decoded_rd [2], Q = \picorv32.latched_rd [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31980 ($_DFFE_PP_) from module colorlight_i5 (D = \picorv32.decoded_rd [1], Q = \picorv32.latched_rd [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$31979 ($_DFFE_PP_) from module colorlight_i5 (D = $flatten\picorv32.$procmux$4241.A [0], Q = \picorv32.latched_rd [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26594 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7845.B_AND_S [9], Q = \sdram_dfi_p0_address [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26593 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7845.B_AND_S [8], Q = \sdram_dfi_p0_address [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26592 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7845.B_AND_S [7], Q = \sdram_dfi_p0_address [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26591 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7845.B_AND_S [6], Q = \sdram_dfi_p0_address [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26590 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7845.B_AND_S [5], Q = \sdram_dfi_p0_address [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26589 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7845.B_AND_S [4], Q = \sdram_dfi_p0_address [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26588 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7845.B_AND_S [3], Q = \sdram_dfi_p0_address [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26587 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7845.B_AND_S [2], Q = \sdram_dfi_p0_address [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26586 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7845.B_AND_S [1], Q = \sdram_dfi_p0_address [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26585 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7845.B_AND_S [0], Q = \sdram_dfi_p0_address [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26332 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [29], Q = \mmap_burst_adr [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26331 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [28], Q = \mmap_burst_adr [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26330 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [27], Q = \mmap_burst_adr [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26329 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [26], Q = \mmap_burst_adr [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26328 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [25], Q = \mmap_burst_adr [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26327 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [24], Q = \mmap_burst_adr [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26326 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [23], Q = \mmap_burst_adr [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26325 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [22], Q = \mmap_burst_adr [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26324 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [21], Q = \mmap_burst_adr [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26323 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [20], Q = \mmap_burst_adr [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26322 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [19], Q = \mmap_burst_adr [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26321 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [18], Q = \mmap_burst_adr [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26320 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [17], Q = \mmap_burst_adr [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26319 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [16], Q = \mmap_burst_adr [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26318 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [15], Q = \mmap_burst_adr [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26317 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [14], Q = \mmap_burst_adr [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26316 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [13], Q = \mmap_burst_adr [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26315 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [12], Q = \mmap_burst_adr [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26314 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [11], Q = \mmap_burst_adr [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26313 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [10], Q = \mmap_burst_adr [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26312 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [9], Q = \mmap_burst_adr [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26311 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [8], Q = \mmap_burst_adr [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26310 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [7], Q = \mmap_burst_adr [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26309 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [6], Q = \mmap_burst_adr [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26308 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [5], Q = \mmap_burst_adr [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26307 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [4], Q = \mmap_burst_adr [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26306 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [3], Q = \mmap_burst_adr [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26305 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [2], Q = \mmap_burst_adr [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26304 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [1], Q = \mmap_burst_adr [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26303 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9864.Y_B [0], Q = \mmap_burst_adr [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26169 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6581.B_AND_S [55], Q = \csr_bankarray_interface6_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26168 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6581.B_AND_S [54], Q = \csr_bankarray_interface6_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26167 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6581.B_AND_S [53], Q = \csr_bankarray_interface6_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26166 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6581.B_AND_S [52], Q = \csr_bankarray_interface6_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26165 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6581.B_AND_S [51], Q = \csr_bankarray_interface6_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26164 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6581.B_AND_S [50], Q = \csr_bankarray_interface6_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26163 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6581.Y_B [1], Q = \csr_bankarray_interface6_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26162 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6581.Y_B [0], Q = \csr_bankarray_interface6_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26161 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [31], Q = \csr_bankarray_interface5_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26160 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [30], Q = \csr_bankarray_interface5_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26159 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [29], Q = \csr_bankarray_interface5_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26158 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [28], Q = \csr_bankarray_interface5_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26157 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [27], Q = \csr_bankarray_interface5_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26156 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [26], Q = \csr_bankarray_interface5_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26155 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [25], Q = \csr_bankarray_interface5_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26154 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [24], Q = \csr_bankarray_interface5_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26153 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [23], Q = \csr_bankarray_interface5_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26152 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [22], Q = \csr_bankarray_interface5_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26151 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [21], Q = \csr_bankarray_interface5_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26150 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [20], Q = \csr_bankarray_interface5_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26149 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [19], Q = \csr_bankarray_interface5_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26148 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [18], Q = \csr_bankarray_interface5_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26147 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [17], Q = \csr_bankarray_interface5_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26146 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [16], Q = \csr_bankarray_interface5_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26145 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [15], Q = \csr_bankarray_interface5_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26144 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [14], Q = \csr_bankarray_interface5_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26143 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [13], Q = \csr_bankarray_interface5_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26142 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [12], Q = \csr_bankarray_interface5_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26141 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [11], Q = \csr_bankarray_interface5_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26140 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [10], Q = \csr_bankarray_interface5_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26139 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [9], Q = \csr_bankarray_interface5_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26138 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [8], Q = \csr_bankarray_interface5_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26137 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [7], Q = \csr_bankarray_interface5_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26136 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [6], Q = \csr_bankarray_interface5_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26135 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [5], Q = \csr_bankarray_interface5_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26134 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [4], Q = \csr_bankarray_interface5_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26133 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [3], Q = \csr_bankarray_interface5_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26132 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [2], Q = \csr_bankarray_interface5_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26131 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [1], Q = \csr_bankarray_interface5_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26130 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6608.Y_B [0], Q = \csr_bankarray_interface5_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26129 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.B_AND_S [63], Q = \csr_bankarray_interface4_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26128 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.B_AND_S [62], Q = \csr_bankarray_interface4_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26127 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.B_AND_S [61], Q = \csr_bankarray_interface4_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26126 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.B_AND_S [60], Q = \csr_bankarray_interface4_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26125 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.B_AND_S [59], Q = \csr_bankarray_interface4_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26124 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.B_AND_S [58], Q = \csr_bankarray_interface4_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26123 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.B_AND_S [57], Q = \csr_bankarray_interface4_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26122 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.B_AND_S [56], Q = \csr_bankarray_interface4_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26121 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [23], Q = \csr_bankarray_interface4_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26120 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [22], Q = \csr_bankarray_interface4_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26119 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [21], Q = \csr_bankarray_interface4_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26118 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [20], Q = \csr_bankarray_interface4_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26117 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [19], Q = \csr_bankarray_interface4_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26116 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [18], Q = \csr_bankarray_interface4_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26115 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [17], Q = \csr_bankarray_interface4_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26114 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [16], Q = \csr_bankarray_interface4_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26113 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [15], Q = \csr_bankarray_interface4_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26112 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [14], Q = \csr_bankarray_interface4_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26111 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [13], Q = \csr_bankarray_interface4_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26110 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [12], Q = \csr_bankarray_interface4_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26109 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [11], Q = \csr_bankarray_interface4_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26108 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [10], Q = \csr_bankarray_interface4_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26107 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [9], Q = \csr_bankarray_interface4_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26106 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [8], Q = \csr_bankarray_interface4_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26105 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [7], Q = \csr_bankarray_interface4_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26104 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [6], Q = \csr_bankarray_interface4_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26103 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [5], Q = \csr_bankarray_interface4_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26102 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [4], Q = \csr_bankarray_interface4_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26101 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [3], Q = \csr_bankarray_interface4_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26100 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [2], Q = \csr_bankarray_interface4_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26099 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [1], Q = \csr_bankarray_interface4_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26098 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6629.Y_B [0], Q = \csr_bankarray_interface4_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26097 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6650.B_AND_S [33], Q = \csr_bankarray_interface3_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26096 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6650.Y_B [15], Q = \csr_bankarray_interface3_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26095 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6650.Y_B [14], Q = \csr_bankarray_interface3_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26094 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6650.Y_B [13], Q = \csr_bankarray_interface3_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26093 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6650.Y_B [12], Q = \csr_bankarray_interface3_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26092 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6650.Y_B [11], Q = \csr_bankarray_interface3_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26091 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6650.Y_B [10], Q = \csr_bankarray_interface3_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26090 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6650.Y_B [9], Q = \csr_bankarray_interface3_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26089 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6650.Y_B [8], Q = \csr_bankarray_interface3_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26088 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6650.Y_B [7], Q = \csr_bankarray_interface3_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26087 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6650.Y_B [6], Q = \csr_bankarray_interface3_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26086 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6650.Y_B [5], Q = \csr_bankarray_interface3_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26085 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6650.Y_B [4], Q = \csr_bankarray_interface3_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26084 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6650.Y_B [3], Q = \csr_bankarray_interface3_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26083 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6650.Y_B [2], Q = \csr_bankarray_interface3_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26082 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6650.Y_B [1], Q = \csr_bankarray_interface3_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26081 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6650.Y_B [0], Q = \csr_bankarray_interface3_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26080 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [31], Q = \csr_bankarray_interface2_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26079 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [30], Q = \csr_bankarray_interface2_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26078 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [29], Q = \csr_bankarray_interface2_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26077 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [28], Q = \csr_bankarray_interface2_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26076 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [27], Q = \csr_bankarray_interface2_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26075 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [26], Q = \csr_bankarray_interface2_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26074 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [25], Q = \csr_bankarray_interface2_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26073 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [24], Q = \csr_bankarray_interface2_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26072 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [23], Q = \csr_bankarray_interface2_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26071 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [22], Q = \csr_bankarray_interface2_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26070 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [21], Q = \csr_bankarray_interface2_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26069 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [20], Q = \csr_bankarray_interface2_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26068 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [19], Q = \csr_bankarray_interface2_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26067 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [18], Q = \csr_bankarray_interface2_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26066 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [17], Q = \csr_bankarray_interface2_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26065 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [16], Q = \csr_bankarray_interface2_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26064 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [15], Q = \csr_bankarray_interface2_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26063 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [14], Q = \csr_bankarray_interface2_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26062 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [13], Q = \csr_bankarray_interface2_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26061 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [12], Q = \csr_bankarray_interface2_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26060 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [11], Q = \csr_bankarray_interface2_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26059 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [10], Q = \csr_bankarray_interface2_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26058 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [9], Q = \csr_bankarray_interface2_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26057 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [8], Q = \csr_bankarray_interface2_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26056 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [7], Q = \csr_bankarray_interface2_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26055 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [6], Q = \csr_bankarray_interface2_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26054 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [5], Q = \csr_bankarray_interface2_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26053 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [4], Q = \csr_bankarray_interface2_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26052 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [3], Q = \csr_bankarray_interface2_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26051 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [2], Q = \csr_bankarray_interface2_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26050 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [1], Q = \csr_bankarray_interface2_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26049 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6671.Y_B [0], Q = \csr_bankarray_interface2_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26048 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [31], Q = \csr_bankarray_interface0_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26047 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [30], Q = \csr_bankarray_interface0_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26046 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [29], Q = \csr_bankarray_interface0_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26045 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [28], Q = \csr_bankarray_interface0_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26044 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [27], Q = \csr_bankarray_interface0_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26043 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [26], Q = \csr_bankarray_interface0_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26042 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [25], Q = \csr_bankarray_interface0_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26041 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [24], Q = \csr_bankarray_interface0_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26040 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [23], Q = \csr_bankarray_interface0_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26039 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [22], Q = \csr_bankarray_interface0_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26038 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [21], Q = \csr_bankarray_interface0_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26037 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [20], Q = \csr_bankarray_interface0_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26036 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [19], Q = \csr_bankarray_interface0_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26035 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [18], Q = \csr_bankarray_interface0_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26034 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [17], Q = \csr_bankarray_interface0_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26033 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [16], Q = \csr_bankarray_interface0_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26032 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [15], Q = \csr_bankarray_interface0_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26031 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [14], Q = \csr_bankarray_interface0_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26030 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [13], Q = \csr_bankarray_interface0_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26029 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [12], Q = \csr_bankarray_interface0_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26028 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [11], Q = \csr_bankarray_interface0_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26027 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [10], Q = \csr_bankarray_interface0_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26026 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [9], Q = \csr_bankarray_interface0_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26025 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [8], Q = \csr_bankarray_interface0_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26024 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [7], Q = \csr_bankarray_interface0_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26023 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [6], Q = \csr_bankarray_interface0_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26022 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [5], Q = \csr_bankarray_interface0_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26021 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [4], Q = \csr_bankarray_interface0_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26020 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [3], Q = \csr_bankarray_interface0_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26019 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [2], Q = \csr_bankarray_interface0_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26018 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [1], Q = \csr_bankarray_interface0_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26017 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6695.Y_B [0], Q = \csr_bankarray_interface0_bank_bus_dat_r [0], rval = 1'0).

4.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 234 unused cells and 177 unused wires.
<suppressed ~236 debug messages>

4.33.10. Rerunning OPT passes. (Removed registers in this run.)

4.33.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~948 debug messages>
Removed a total of 316 cells.

4.33.13. Executing OPT_DFF pass (perform DFF optimizations).

4.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 316 unused wires.
<suppressed ~1 debug messages>

4.33.15. Finished fast OPT passes.

4.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.36. Executing TECHMAP pass (map to technology primitives).

4.36.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.36.2. Continuing TECHMAP pass.
Using template FD1S3BX for cells of type FD1S3BX.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template IFS1P3BX for cells of type IFS1P3BX.
Using template OFS1P3BX for cells of type OFS1P3BX.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template \$_SDFFE_PP1N_ for cells of type $_SDFFE_PP1N_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~2981 debug messages>

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~113 debug messages>

4.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in colorlight_i5.

4.40. Executing ATTRMVCP pass (move or copy attributes).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 15450 unused wires.
<suppressed ~1 debug messages>

4.42. Executing TECHMAP pass (map to technology primitives).

4.42.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.43. Executing ABC9 pass.

4.43.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.3. Executing PROC pass (convert processes to netlists).

4.43.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.43.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$57040 in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Removed a total of 0 dead cases.

4.43.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

4.43.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$57041'.
  Set init value: \Q = 1'1

4.43.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$57040'.

4.43.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.43.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$57041'.
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$57040'.
     1/1: $0\Q[0:0]

4.43.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.43.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.\Q' using process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$57040'.
  created $adff cell `$procdff$57046' with positive edge clock and positive level reset.

4.43.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.43.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$57041'.
Found and cleaned up 1 empty switch in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$57040'.
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$57040'.
Cleaned up 1 empty switch.

4.43.4. Executing PROC pass (convert processes to netlists).

4.43.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.43.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$57054 in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Removed a total of 0 dead cases.

4.43.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

4.43.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$57055'.
  Set init value: \Q = 1'1

4.43.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$57054'.

4.43.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.43.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$57055'.
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$57054'.
     1/1: $0\Q[0:0]

4.43.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.43.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.\Q' using process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$57054'.
  created $adff cell `$procdff$57060' with positive edge clock and positive level reset.

4.43.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.43.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$57055'.
Found and cleaned up 1 empty switch in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$57054'.
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$57054'.
Cleaned up 1 empty switch.

4.43.5. Executing PROC pass (convert processes to netlists).

4.43.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$57078'.
Cleaned up 1 empty switch.

4.43.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$57079 in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

4.43.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

4.43.5.4. Executing PROC_INIT pass (extract init attributes).

4.43.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.43.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.43.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$57103'.
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$57079'.
     1/3: $1$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$57077_EN[3:0]$57083
     2/3: $1$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$57077_DATA[3:0]$57084
     3/3: $1$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$57077_ADDR[3:0]$57085
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$57078'.

4.43.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\i' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$57103'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$57066_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$57103'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$57064_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$57103'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$57069_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$57103'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$57074_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$57103'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$57063_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$57103'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$57073_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$57103'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$57072_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$57103'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$57068_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$57103'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$57067_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$57103'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$57062_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$57103'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$57061_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$57103'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$57071_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$57103'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$57065_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$57103'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$57076_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$57103'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$57075_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$57103'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$57070_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$57103'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\muxwre' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$57078'.

4.43.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$57077_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$57079'.
  created $dff cell `$procdff$57129' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$57077_DATA' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$57079'.
  created $dff cell `$procdff$57130' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$57077_ADDR' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$57079'.
  created $dff cell `$procdff$57131' with positive edge clock.

4.43.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.43.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$57103'.
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$57079'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$57079'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$57078'.
Cleaned up 1 empty switch.

4.43.6. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$simplemap.cc:157:simplemap_reduce$16508 $auto$opt_expr.cc:617:replace_const_cells$51220 $auto$simplemap.cc:256:simplemap_logbin$32998 $auto$simplemap.cc:256:simplemap_logbin$33031 $auto$ff.cc:266:slice$32752 $auto$simplemap.cc:157:simplemap_reduce$16511
Found an SCC: $auto$simplemap.cc:227:simplemap_lognot$32617 $auto$simplemap.cc:256:simplemap_logbin$34742 $auto$ff.cc:266:slice$31767 $auto$simplemap.cc:256:simplemap_logbin$32337 $auto$opt_expr.cc:617:replace_const_cells$50316 $auto$ff.cc:266:slice$32620 $auto$simplemap.cc:298:simplemap_mux$31689 $auto$simplemap.cc:298:simplemap_mux$31732 $auto$simplemap.cc:298:simplemap_mux$32182 $auto$opt_expr.cc:617:replace_const_cells$50332 $auto$simplemap.cc:157:simplemap_reduce$16142 $auto$ff.cc:266:slice$26682 $auto$ff.cc:266:slice$26672 $auto$ff.cc:266:slice$26683 $auto$simplemap.cc:198:logic_reduce$17160 $auto$ff.cc:266:slice$26684 $auto$ff.cc:266:slice$26685 $auto$simplemap.cc:198:logic_reduce$17168 $auto$simplemap.cc:198:logic_reduce$17161 $auto$ff.cc:266:slice$26686 $auto$ff.cc:266:slice$26687 $auto$simplemap.cc:198:logic_reduce$17162 $auto$ff.cc:266:slice$26688 $auto$ff.cc:266:slice$26689 $auto$simplemap.cc:198:logic_reduce$17169 $auto$simplemap.cc:198:logic_reduce$17163 $auto$ff.cc:266:slice$26690 $auto$simplemap.cc:198:logic_reduce$17159 $auto$ff.cc:266:slice$26681 $auto$ff.cc:266:slice$26680 $auto$ff.cc:266:slice$26678 $auto$simplemap.cc:198:logic_reduce$17172 $auto$simplemap.cc:198:logic_reduce$17167 $auto$simplemap.cc:198:logic_reduce$17158 $auto$ff.cc:266:slice$26679 $auto$simplemap.cc:198:logic_reduce$17157 $auto$ff.cc:266:slice$26677 $auto$ff.cc:266:slice$26676 $auto$simplemap.cc:198:logic_reduce$17166 $auto$simplemap.cc:198:logic_reduce$17156 $auto$ff.cc:266:slice$26675 $auto$ff.cc:266:slice$26674 $auto$simplemap.cc:198:logic_reduce$17155 $auto$ff.cc:266:slice$26673 $auto$simplemap.cc:46:simplemap_not$16859 $auto$simplemap.cc:157:simplemap_reduce$16219 $auto$simplemap.cc:256:simplemap_logbin$34665 $auto$simplemap.cc:298:simplemap_mux$25592 $auto$simplemap.cc:198:logic_reduce$17176 $auto$simplemap.cc:198:logic_reduce$17174 $auto$simplemap.cc:198:logic_reduce$17171 $auto$simplemap.cc:198:logic_reduce$17165 $auto$simplemap.cc:198:logic_reduce$17154 $auto$ff.cc:266:slice$26671 $auto$simplemap.cc:157:simplemap_reduce$21989 $auto$simplemap.cc:46:simplemap_not$16148 $auto$simplemap.cc:106:simplemap_bitop$16860 $auto$opt_expr.cc:617:replace_const_cells$49574 $auto$ff.cc:266:slice$33553 $auto$ff.cc:496:convert_ce_over_srst$53824 $auto$simplemap.cc:157:simplemap_reduce$16119 $auto$simplemap.cc:157:simplemap_reduce$16117 $auto$simplemap.cc:157:simplemap_reduce$15624 $auto$simplemap.cc:227:simplemap_lognot$30725 $auto$simplemap.cc:157:simplemap_reduce$30723 $auto$simplemap.cc:157:simplemap_reduce$15638 $auto$simplemap.cc:157:simplemap_reduce$15636 $auto$simplemap.cc:227:simplemap_lognot$30745 $auto$simplemap.cc:157:simplemap_reduce$30743 $auto$opt_expr.cc:617:replace_const_cells$49576 $auto$simplemap.cc:157:simplemap_reduce$15684 $auto$simplemap.cc:157:simplemap_reduce$16200 $auto$simplemap.cc:157:simplemap_reduce$16353 $auto$simplemap.cc:157:simplemap_reduce$16212 $auto$simplemap.cc:157:simplemap_reduce$16210 $auto$opt_expr.cc:617:replace_const_cells$50070 $auto$simplemap.cc:157:simplemap_reduce$15626 $auto$simplemap.cc:157:simplemap_reduce$15623 $auto$simplemap.cc:227:simplemap_lognot$30735 $auto$simplemap.cc:157:simplemap_reduce$30733 $auto$simplemap.cc:157:simplemap_reduce$16136 $auto$simplemap.cc:157:simplemap_reduce$16202 $auto$simplemap.cc:157:simplemap_reduce$16140 $auto$simplemap.cc:157:simplemap_reduce$15628 $auto$simplemap.cc:227:simplemap_lognot$34748 $auto$simplemap.cc:198:logic_reduce$34747 $auto$simplemap.cc:256:simplemap_logbin$34752 $auto$simplemap.cc:157:simplemap_reduce$34754 $auto$ff.cc:266:slice$33552 $auto$ff.cc:496:convert_ce_over_srst$53822 $auto$simplemap.cc:157:simplemap_reduce$16146 $auto$simplemap.cc:157:simplemap_reduce$16144 $auto$simplemap.cc:157:simplemap_reduce$16141 $auto$simplemap.cc:157:simplemap_reduce$15686 $auto$simplemap.cc:256:simplemap_logbin$34758 $auto$simplemap.cc:256:simplemap_logbin$34761 $auto$ff.cc:266:slice$24539 $auto$ff.cc:496:convert_ce_over_srst$53214 $auto$simplemap.cc:157:simplemap_reduce$16355 $auto$simplemap.cc:157:simplemap_reduce$16352 $auto$simplemap.cc:157:simplemap_reduce$16138 $auto$simplemap.cc:157:simplemap_reduce$16135 $auto$simplemap.cc:256:simplemap_logbin$34741 $auto$ff.cc:266:slice$32619 $auto$simplemap.cc:298:simplemap_mux$31688 $auto$simplemap.cc:298:simplemap_mux$31731 $auto$simplemap.cc:298:simplemap_mux$32187 $auto$simplemap.cc:256:simplemap_logbin$32616 $auto$simplemap.cc:256:simplemap_logbin$34750 $auto$simplemap.cc:256:simplemap_logbin$34751 $auto$simplemap.cc:256:simplemap_logbin$34755 $auto$simplemap.cc:256:simplemap_logbin$34756 $auto$simplemap.cc:256:simplemap_logbin$34757
Found an SCC: $auto$ff.cc:266:slice$29828 $auto$ff.cc:496:convert_ce_over_srst$53588 $auto$simplemap.cc:198:logic_reduce$29334 $auto$ff.cc:266:slice$29829 $auto$ff.cc:496:convert_ce_over_srst$53590 $auto$ff.cc:266:slice$29848 $auto$ff.cc:496:convert_ce_over_srst$53628 $auto$ff.cc:266:slice$29820 $auto$ff.cc:496:convert_ce_over_srst$53572 $auto$simplemap.cc:198:logic_reduce$29330 $auto$ff.cc:266:slice$29821 $auto$ff.cc:496:convert_ce_over_srst$53574 $auto$ff.cc:266:slice$29823 $auto$ff.cc:496:convert_ce_over_srst$53578 $auto$ff.cc:266:slice$29824 $auto$ff.cc:496:convert_ce_over_srst$53580 $auto$simplemap.cc:198:logic_reduce$29332 $auto$ff.cc:266:slice$29825 $auto$ff.cc:496:convert_ce_over_srst$53582 $auto$ff.cc:266:slice$29826 $auto$ff.cc:496:convert_ce_over_srst$53584 $auto$simplemap.cc:198:logic_reduce$29348 $auto$simplemap.cc:198:logic_reduce$29333 $auto$ff.cc:266:slice$29827 $auto$ff.cc:496:convert_ce_over_srst$53586 $auto$ff.cc:266:slice$29830 $auto$ff.cc:496:convert_ce_over_srst$53592 $auto$simplemap.cc:198:logic_reduce$29356 $auto$simplemap.cc:198:logic_reduce$29347 $auto$simplemap.cc:198:logic_reduce$29331 $auto$ff.cc:266:slice$29822 $auto$ff.cc:496:convert_ce_over_srst$53576 $auto$ff.cc:266:slice$29838 $auto$ff.cc:496:convert_ce_over_srst$53608 $auto$simplemap.cc:198:logic_reduce$29349 $auto$simplemap.cc:198:logic_reduce$29335 $auto$ff.cc:266:slice$29831 $auto$ff.cc:496:convert_ce_over_srst$53594 $auto$ff.cc:266:slice$29837 $auto$ff.cc:496:convert_ce_over_srst$53606 $auto$ff.cc:266:slice$29832 $auto$ff.cc:496:convert_ce_over_srst$53596 $auto$ff.cc:266:slice$29835 $auto$ff.cc:496:convert_ce_over_srst$53602 $auto$simplemap.cc:198:logic_reduce$29336 $auto$ff.cc:266:slice$29833 $auto$ff.cc:496:convert_ce_over_srst$53598 $auto$simplemap.cc:198:logic_reduce$29361 $auto$simplemap.cc:198:logic_reduce$29357 $auto$simplemap.cc:198:logic_reduce$29350 $auto$simplemap.cc:198:logic_reduce$29337 $auto$ff.cc:266:slice$29834 $auto$ff.cc:496:convert_ce_over_srst$53600 $auto$simplemap.cc:198:logic_reduce$29338 $auto$ff.cc:266:slice$29836 $auto$ff.cc:496:convert_ce_over_srst$53604 $auto$simplemap.cc:198:logic_reduce$29351 $auto$simplemap.cc:198:logic_reduce$29339 $auto$ff.cc:266:slice$29839 $auto$ff.cc:496:convert_ce_over_srst$53610 $auto$ff.cc:266:slice$29840 $auto$ff.cc:496:convert_ce_over_srst$53612 $auto$simplemap.cc:198:logic_reduce$29340 $auto$ff.cc:266:slice$29841 $auto$ff.cc:496:convert_ce_over_srst$53614 $auto$ff.cc:266:slice$29850 $auto$ff.cc:496:convert_ce_over_srst$53632 $auto$ff.cc:266:slice$29843 $auto$ff.cc:496:convert_ce_over_srst$53618 $auto$ff.cc:266:slice$29845 $auto$ff.cc:496:convert_ce_over_srst$53622 $auto$ff.cc:266:slice$29846 $auto$ff.cc:496:convert_ce_over_srst$53624 $auto$simplemap.cc:198:logic_reduce$29343 $auto$ff.cc:266:slice$29847 $auto$ff.cc:496:convert_ce_over_srst$53626 $auto$simplemap.cc:198:logic_reduce$29353 $auto$simplemap.cc:198:logic_reduce$29342 $auto$ff.cc:266:slice$29844 $auto$ff.cc:496:convert_ce_over_srst$53620 $auto$simplemap.cc:198:logic_reduce$29345 $auto$ff.cc:266:slice$29851 $auto$ff.cc:496:convert_ce_over_srst$53634 $auto$simplemap.cc:198:logic_reduce$29358 $auto$simplemap.cc:198:logic_reduce$29352 $auto$simplemap.cc:198:logic_reduce$29341 $auto$ff.cc:266:slice$29842 $auto$ff.cc:496:convert_ce_over_srst$53616 $auto$simplemap.cc:157:simplemap_reduce$25216 $auto$opt_expr.cc:617:replace_const_cells$50186 $auto$simplemap.cc:256:simplemap_logbin$29366 $auto$simplemap.cc:227:simplemap_lognot$29365 $auto$simplemap.cc:198:logic_reduce$29364 $auto$simplemap.cc:198:logic_reduce$29362 $auto$simplemap.cc:198:logic_reduce$29359 $auto$simplemap.cc:198:logic_reduce$29354 $auto$simplemap.cc:198:logic_reduce$29344 $auto$ff.cc:266:slice$29849 $auto$ff.cc:496:convert_ce_over_srst$53630 $auto$simplemap.cc:157:simplemap_reduce$25322
Found an SCC: $auto$ff.cc:266:slice$26838 $auto$ff.cc:266:slice$26833 $auto$ff.cc:266:slice$26836 $auto$ff.cc:266:slice$26835 $auto$ff.cc:266:slice$26834 $auto$ff.cc:266:slice$26832 $auto$ff.cc:266:slice$26837 $auto$alumacc.cc:495:replace_alu$12930.slice[6].ccu2c_i $auto$alumacc.cc:495:replace_alu$12930.slice[4].ccu2c_i $auto$alumacc.cc:495:replace_alu$12930.slice[2].ccu2c_i $auto$alumacc.cc:495:replace_alu$12930.slice[0].ccu2c_i $auto$ff.cc:266:slice$26831 $auto$simplemap.cc:157:simplemap_reduce$21184
Found an SCC: $auto$ff.cc:266:slice$26462 $auto$simplemap.cc:157:simplemap_reduce$23440 $auto$simplemap.cc:106:simplemap_bitop$17863 $auto$simplemap.cc:157:simplemap_reduce$38593 $auto$simplemap.cc:106:simplemap_bitop$38590 $auto$simplemap.cc:298:simplemap_mux$23956 $auto$ff.cc:266:slice$26417 $auto$simplemap.cc:46:simplemap_not$18328 $auto$simplemap.cc:106:simplemap_bitop$38068 $auto$simplemap.cc:298:simplemap_mux$38078 $auto$simplemap.cc:298:simplemap_mux$38588 $auto$simplemap.cc:157:simplemap_reduce$38595 $auto$simplemap.cc:106:simplemap_bitop$18332 $auto$simplemap.cc:106:simplemap_bitop$18331 $auto$simplemap.cc:46:simplemap_not$18330 $auto$simplemap.cc:106:simplemap_bitop$18329 $auto$simplemap.cc:106:simplemap_bitop$18327 $auto$simplemap.cc:106:simplemap_bitop$38024 $auto$simplemap.cc:298:simplemap_mux$38031 $auto$simplemap.cc:298:simplemap_mux$38826 $auto$simplemap.cc:157:simplemap_reduce$38639 $auto$simplemap.cc:106:simplemap_bitop$38591 $auto$simplemap.cc:106:simplemap_bitop$17916 $auto$ff.cc:266:slice$26414 $auto$simplemap.cc:157:simplemap_reduce$23450 $auto$simplemap.cc:106:simplemap_bitop$17865 $auto$simplemap.cc:106:simplemap_bitop$17862 $auto$simplemap.cc:106:simplemap_bitop$18449 $auto$ff.cc:266:slice$26513 $auto$simplemap.cc:157:simplemap_reduce$23283 $auto$simplemap.cc:106:simplemap_bitop$17970 $auto$simplemap.cc:157:simplemap_reduce$37810 $auto$simplemap.cc:106:simplemap_bitop$39127 $auto$simplemap.cc:298:simplemap_mux$23665 $auto$ff.cc:266:slice$26468 $auto$simplemap.cc:46:simplemap_not$18352 $auto$simplemap.cc:106:simplemap_bitop$38066 $auto$simplemap.cc:298:simplemap_mux$38085 $auto$simplemap.cc:298:simplemap_mux$36035 $auto$simplemap.cc:106:simplemap_bitop$18355 $auto$simplemap.cc:46:simplemap_not$18354 $auto$simplemap.cc:106:simplemap_bitop$18353 $auto$simplemap.cc:106:simplemap_bitop$18351 $auto$simplemap.cc:106:simplemap_bitop$38023 $auto$simplemap.cc:298:simplemap_mux$38038 $auto$simplemap.cc:157:simplemap_reduce$36039 $auto$simplemap.cc:106:simplemap_bitop$37937 $auto$simplemap.cc:106:simplemap_bitop$18373 $auto$simplemap.cc:106:simplemap_bitop$18372 $auto$simplemap.cc:106:simplemap_bitop$18356 $auto$simplemap.cc:298:simplemap_mux$37814 $auto$simplemap.cc:157:simplemap_reduce$37812 $auto$simplemap.cc:106:simplemap_bitop$39126 $auto$simplemap.cc:106:simplemap_bitop$18023 $auto$ff.cc:266:slice$26465 $auto$simplemap.cc:157:simplemap_reduce$23298 $auto$simplemap.cc:106:simplemap_bitop$17971 $auto$simplemap.cc:106:simplemap_bitop$17969 $auto$simplemap.cc:106:simplemap_bitop$18460 $auto$ff.cc:266:slice$26564 $auto$simplemap.cc:157:simplemap_reduce$23158 $auto$simplemap.cc:106:simplemap_bitop$18059 $auto$simplemap.cc:157:simplemap_reduce$36648 $auto$simplemap.cc:106:simplemap_bitop$36645 $auto$simplemap.cc:298:simplemap_mux$23404 $auto$ff.cc:266:slice$26519 $auto$simplemap.cc:46:simplemap_not$18376 $auto$simplemap.cc:157:simplemap_reduce$38073 $auto$simplemap.cc:157:simplemap_reduce$38071 $auto$simplemap.cc:106:simplemap_bitop$38065 $auto$simplemap.cc:298:simplemap_mux$38092 $auto$simplemap.cc:298:simplemap_mux$36643 $auto$simplemap.cc:157:simplemap_reduce$36650 $auto$simplemap.cc:298:simplemap_mux$36655 $auto$simplemap.cc:157:simplemap_reduce$37940 $auto$simplemap.cc:106:simplemap_bitop$37936 $auto$simplemap.cc:106:simplemap_bitop$18397 $auto$simplemap.cc:106:simplemap_bitop$18396 $auto$simplemap.cc:106:simplemap_bitop$18380 $auto$simplemap.cc:106:simplemap_bitop$18379 $auto$simplemap.cc:46:simplemap_not$18378 $auto$simplemap.cc:106:simplemap_bitop$18377 $auto$simplemap.cc:106:simplemap_bitop$18375 $auto$simplemap.cc:157:simplemap_reduce$38028 $auto$simplemap.cc:157:simplemap_reduce$38026 $auto$simplemap.cc:106:simplemap_bitop$38022 $auto$simplemap.cc:298:simplemap_mux$38045 $auto$simplemap.cc:157:simplemap_reduce$36662 $auto$simplemap.cc:106:simplemap_bitop$36646 $auto$simplemap.cc:106:simplemap_bitop$18172 $auto$ff.cc:266:slice$26516 $auto$simplemap.cc:157:simplemap_reduce$23171 $auto$simplemap.cc:106:simplemap_bitop$18084 $auto$simplemap.cc:106:simplemap_bitop$18058 $auto$simplemap.cc:106:simplemap_bitop$18472 $auto$ff.cc:266:slice$26573 $auto$simplemap.cc:157:simplemap_reduce$23009 $auto$simplemap.cc:106:simplemap_bitop$18209 $auto$simplemap.cc:157:simplemap_reduce$36783 $auto$simplemap.cc:106:simplemap_bitop$36780 $auto$simplemap.cc:298:simplemap_mux$23124 $auto$ff.cc:266:slice$26570 $auto$simplemap.cc:46:simplemap_not$18400 $auto$simplemap.cc:46:simplemap_not$18288 $auto$simplemap.cc:298:simplemap_mux$23054 $auto$simplemap.cc:298:simplemap_mux$38063 $auto$simplemap.cc:298:simplemap_mux$38111 $auto$simplemap.cc:298:simplemap_mux$36778 $auto$simplemap.cc:157:simplemap_reduce$36785 $auto$simplemap.cc:298:simplemap_mux$36790 $auto$simplemap.cc:106:simplemap_bitop$18421 $auto$simplemap.cc:106:simplemap_bitop$18420 $auto$simplemap.cc:106:simplemap_bitop$18404 $auto$simplemap.cc:106:simplemap_bitop$18403 $auto$simplemap.cc:46:simplemap_not$18402 $auto$simplemap.cc:106:simplemap_bitop$18401 $auto$simplemap.cc:106:simplemap_bitop$18399 $auto$simplemap.cc:298:simplemap_mux$23055 $auto$simplemap.cc:298:simplemap_mux$38019 $auto$simplemap.cc:298:simplemap_mux$38052 $auto$simplemap.cc:157:simplemap_reduce$36797 $auto$simplemap.cc:106:simplemap_bitop$36781 $auto$simplemap.cc:106:simplemap_bitop$18283 $auto$ff.cc:266:slice$26567 $auto$simplemap.cc:157:simplemap_reduce$23018 $auto$simplemap.cc:106:simplemap_bitop$18210 $auto$simplemap.cc:106:simplemap_bitop$18208 $auto$simplemap.cc:106:simplemap_bitop$18483 $auto$simplemap.cc:106:simplemap_bitop$18285 $auto$simplemap.cc:298:simplemap_mux$23036 $auto$simplemap.cc:106:simplemap_bitop$18516 $auto$simplemap.cc:106:simplemap_bitop$18515 $auto$simplemap.cc:46:simplemap_not$18514 $auto$simplemap.cc:106:simplemap_bitop$18289 $auto$simplemap.cc:106:simplemap_bitop$18287 $auto$simplemap.cc:46:simplemap_not$18286 $auto$simplemap.cc:298:simplemap_mux$23056 $auto$simplemap.cc:298:simplemap_mux$37935 $auto$simplemap.cc:157:simplemap_reduce$37942 $auto$simplemap.cc:106:simplemap_bitop$37938 $auto$simplemap.cc:106:simplemap_bitop$18349 $auto$simplemap.cc:106:simplemap_bitop$18348
Found an SCC: $auto$ff.cc:266:slice$26667 $auto$ff.cc:266:slice$26665 $auto$ff.cc:266:slice$26663 $auto$ff.cc:266:slice$26661 $auto$ff.cc:266:slice$26659 $auto$simplemap.cc:198:logic_reduce$17814 $auto$ff.cc:266:slice$26660 $auto$simplemap.cc:198:logic_reduce$17815 $auto$ff.cc:266:slice$26662 $auto$simplemap.cc:198:logic_reduce$17820 $auto$simplemap.cc:198:logic_reduce$17816 $auto$ff.cc:266:slice$26664 $auto$simplemap.cc:198:logic_reduce$17817 $auto$ff.cc:266:slice$26666 $auto$simplemap.cc:227:simplemap_lognot$17825 $auto$simplemap.cc:198:logic_reduce$17824 $auto$simplemap.cc:198:logic_reduce$17822 $auto$simplemap.cc:198:logic_reduce$17819 $auto$simplemap.cc:198:logic_reduce$17813 $auto$ff.cc:266:slice$26658 $auto$simplemap.cc:157:simplemap_reduce$22073
Found an SCC: $auto$ff.cc:266:slice$26639 $auto$opt_expr.cc:617:replace_const_cells$49958 $auto$ff.cc:266:slice$26640 $auto$simplemap.cc:227:simplemap_lognot$20530 $auto$simplemap.cc:157:simplemap_reduce$20528 $auto$simplemap.cc:157:simplemap_reduce$20526 $auto$simplemap.cc:46:simplemap_not$36108 $auto$ff.cc:266:slice$26638 $auto$simplemap.cc:157:simplemap_reduce$22099
Found an SCC: $auto$ff.cc:266:slice$26175 $auto$ff.cc:266:slice$26176 $auto$simplemap.cc:198:logic_reduce$17491 $auto$ff.cc:266:slice$26177 $auto$ff.cc:266:slice$26178 $auto$ff.cc:266:slice$26180 $auto$simplemap.cc:198:logic_reduce$17493 $auto$ff.cc:266:slice$26181 $auto$ff.cc:266:slice$26182 $auto$simplemap.cc:198:logic_reduce$17494 $auto$ff.cc:266:slice$26183 $auto$ff.cc:266:slice$26184 $auto$simplemap.cc:198:logic_reduce$17505 $auto$simplemap.cc:198:logic_reduce$17495 $auto$ff.cc:266:slice$26185 $auto$ff.cc:266:slice$26186 $auto$simplemap.cc:198:logic_reduce$17496 $auto$ff.cc:266:slice$26187 $auto$ff.cc:266:slice$26189 $auto$simplemap.cc:198:logic_reduce$17511 $auto$simplemap.cc:198:logic_reduce$17506 $auto$simplemap.cc:198:logic_reduce$17497 $auto$ff.cc:266:slice$26188 $auto$ff.cc:266:slice$26191 $auto$simplemap.cc:198:logic_reduce$17498 $auto$ff.cc:266:slice$26190 $auto$ff.cc:266:slice$26192 $auto$simplemap.cc:198:logic_reduce$17507 $auto$simplemap.cc:198:logic_reduce$17499 $auto$ff.cc:266:slice$26193 $auto$ff.cc:266:slice$26194 $auto$simplemap.cc:198:logic_reduce$17500 $auto$ff.cc:266:slice$26195 $auto$ff.cc:266:slice$26196 $auto$simplemap.cc:198:logic_reduce$17512 $auto$simplemap.cc:198:logic_reduce$17508 $auto$simplemap.cc:198:logic_reduce$17501 $auto$ff.cc:266:slice$26197 $auto$simplemap.cc:198:logic_reduce$17515 $auto$ff.cc:266:slice$26198 $auto$simplemap.cc:198:logic_reduce$17504 $auto$simplemap.cc:198:logic_reduce$17492 $auto$ff.cc:266:slice$26179 $auto$simplemap.cc:227:simplemap_lognot$17518 $auto$simplemap.cc:198:logic_reduce$17517 $auto$simplemap.cc:198:logic_reduce$17514 $auto$simplemap.cc:198:logic_reduce$17510 $auto$simplemap.cc:198:logic_reduce$17503 $auto$simplemap.cc:198:logic_reduce$17490 $auto$ff.cc:266:slice$26174 $auto$simplemap.cc:157:simplemap_reduce$23555
Found an SCC: $auto$ff.cc:266:slice$25718 $auto$simplemap.cc:46:simplemap_not$20763 $auto$simplemap.cc:106:simplemap_bitop$16675 $auto$simplemap.cc:46:simplemap_not$16674 $auto$simplemap.cc:106:simplemap_bitop$16673 $auto$simplemap.cc:298:simplemap_mux$22024 $auto$ff.cc:266:slice$25716 FD1S3BX_1
Found 9 SCCs in module colorlight_i5.
Found 9 SCCs.

4.43.7. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.8. Executing TECHMAP pass (map to technology primitives).

4.43.8.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

4.43.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~170 debug messages>

4.43.9. Executing OPT pass (performing simple optimizations).

4.43.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.

4.43.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

4.43.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.43.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
  Optimizing cells in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
  Optimizing cells in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Performed a total of 0 changes.

4.43.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

4.43.9.6. Executing OPT_DFF pass (perform DFF optimizations).

4.43.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
Finding unused cells or wires in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
Finding unused cells or wires in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..

4.43.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.

4.43.9.9. Finished fast OPT passes. (There is nothing left to do.)

4.43.10. Executing TECHMAP pass (map to technology primitives).

4.43.10.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/abc9_map.v
Successfully finished Verilog frontend.

4.43.10.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~145 debug messages>

4.43.11. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/abc9_model.v
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

4.43.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.43.13. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.14. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.43.15. Executing TECHMAP pass (map to technology primitives).

4.43.15.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

4.43.15.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~209 debug messages>

4.43.16. Executing OPT pass (performing simple optimizations).

4.43.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~18 debug messages>

4.43.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.43.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.43.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.43.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.43.16.6. Executing OPT_DFF pass (perform DFF optimizations).

4.43.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

4.43.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.43.16.9. Rerunning OPT passes. (Maybe there is more to do..)

4.43.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.43.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.43.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.43.16.13. Executing OPT_DFF pass (perform DFF optimizations).

4.43.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.43.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.43.16.16. Finished fast OPT passes. (There is nothing left to do.)

4.43.17. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
      14 $_MUX_
       2 $_OR_
       2 $_XOR_
  not replaced 3 cell types:
       4 $_AND_
       4 $_NOT_
      31 $specify2

4.43.18. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 8116 cells with 44906 new cells, skipped 7675 cells.
  replaced 5 cell types:
      85 $_ANDNOT_
    3861 $_MUX_
      78 $_ORNOT_
    3723 $_OR_
     369 $_XOR_
  not replaced 17 cell types:
    2986 $_AND_
    1066 $_NOT_
       1 $__ABC9_SCC_BREAKER
       3 $scopeinfo
    2727 TRELLIS_FF
      32 TRELLIS_IO
      41 DP16KD
       1 EHXPLLL
       1 USRMCLK
       1 ODDRX1F
      24 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp
      24 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF
       1 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp
       2 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF
     535 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C

4.43.18.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.18.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.43.18.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 19562 AND gates and 55932 wires from module `colorlight_i5' to a netlist network with 3427 inputs and 3340 outputs.

4.43.18.4. Executing ABC9_EXE pass (technology mapping using ABC9).

4.43.18.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   3427/   3340  and =   15997  lev =   35 (2.19)  mem = 0.40 MB  box = 675  bb = 140
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   3427/   3340  and =   20102  lev =   28 (1.85)  mem = 0.44 MB  ch = 2559  box = 657  bb = 140
ABC: cst =       0  cls =   2292  lit =    2559  unused =   20441  proof =     0
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =   20102.  Ch =  2292.  Total mem =    5.27 MB. Peak cut mem =    0.49 MB.
ABC: P:  Del = 5136.00.  Ar =   17564.0.  Edge =    22714.  Cut =   220019.  T =     0.05 sec
ABC: P:  Del = 5071.00.  Ar =   17177.0.  Edge =    22435.  Cut =   216618.  T =     0.05 sec
ABC: P:  Del = 5071.00.  Ar =    7057.0.  Edge =    18860.  Cut =   413550.  T =     0.09 sec
ABC: F:  Del = 5070.00.  Ar =    5626.0.  Edge =    17495.  Cut =   355971.  T =     0.08 sec
ABC: A:  Del = 5070.00.  Ar =    5292.0.  Edge =    16036.  Cut =   348621.  T =     0.12 sec
ABC: A:  Del = 5070.00.  Ar =    5252.0.  Edge =    15979.  Cut =   349923.  T =     0.12 sec
ABC: Total time =     0.53 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   3427/   3340  and =   14355  lev =   29 (1.97)  mem = 0.37 MB  box = 655  bb = 140
ABC: Mapping (K=7)  :  lut =   4360  edge =   15639  lev =   11 (1.04)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   29  mem = 0.20 MB
ABC: LUT = 4360 : 2=699 16.0 %  3=1085 24.9 %  4=1971 45.2 %  5=549 12.6 %  6=35 0.8 %  7=21 0.5 %  Ave = 3.59
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 2.95 seconds, total: 2.95 seconds

4.43.18.6. Executing AIGER frontend.
<suppressed ~13566 debug messages>
Removed 20828 unused cells and 35570 unused wires.

4.43.18.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     4411
ABC RESULTS:   $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp cells:      115
ABC RESULTS:   $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp cells:       24
ABC RESULTS:   $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp cells:        1
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:      515
ABC RESULTS:           input signals:      502
ABC RESULTS:          output signals:     1090
Removing temp directory.

4.43.19. Executing TECHMAP pass (map to technology primitives).

4.43.19.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

4.43.19.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000001010 for cells of type $__ABC9_SCC_BREAKER.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp.
No more expansions possible.
<suppressed ~820 debug messages>
Removed 1127 unused cells and 64504 unused wires.

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$252d8d99cbe8f7e2bb8d8358f16e75038191a2fe\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$ec77ef2f39e0c5347eaada9711f26fca6a276050\$lut for cells of type $lut.
Using template $paramod$de5328836923c44c99600bcab852423201246f91\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$f65af1b660a013aeaba9a5dc41e6bdede642e3c3\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$8f05ccf5c6dea013219df3c40de29317b3797113\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011101 for cells of type $lut.
Using template $paramod$1f6f4e0c38a68ed22c0391bff11c5390c4beec3c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod$4acaad3481bccc123482c4010bb095c9612e3455\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$ed7c2114137350227a95d36eacb018e373765cc2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$37d897cc362014abeff364c69cd003f27a64b758\$lut for cells of type $lut.
Using template $paramod$e253ac66462c8a22f75a6323ed00b0d275ebc3e1\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$4976b5f7a7b9f6e596e742c7d9dd919d8c62448f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110011 for cells of type $lut.
Using template $paramod$9ef49e52ebebd30f1d5efa92abbbac73f01436d3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$2d5bc20486d975ad93935a66efca425d6df3f432\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$346842b88e407bf40d83dc890111dffae3530202\$lut for cells of type $lut.
Using template $paramod$cbf0a50c953b6a4c7e5a4cf3ec7fcd294af3c37d\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$b55f45c6dc20e6c434e3ecfaac16a92e424cd4fe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$509383819812d331dca6b49338d0f34aecd1e133\$lut for cells of type $lut.
Using template $paramod$fca82610c4582bae0c561edc640eb928b48fbdcf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$620586420e818d3afa7e5b51fcf19f5c6ea83ad4\$lut for cells of type $lut.
Using template $paramod$15efa44280f2a77bf023b68f95d9df5681d9dd99\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$2eacb258319dad6e02f38d192bc514d67ff39629\$lut for cells of type $lut.
Using template $paramod$ffbdf3001f0d2972a014e8e8948b59dcda97f633\$lut for cells of type $lut.
Using template $paramod$b269b7582a2f84c34989beed900b210bf1a41305\$lut for cells of type $lut.
Using template $paramod$0acc8d601702e9b60288baa3d5cf1d38d4f22457\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$17f1b90a5c6d7e6613368c5e7d3f44dd634e59e2\$lut for cells of type $lut.
Using template $paramod$611e5863a30eeacc19b5015939188ef7be763eab\$lut for cells of type $lut.
Using template $paramod$027229074623d5fc5283a4ec3177d526fd64b5a2\$lut for cells of type $lut.
Using template $paramod$086937f2e69afb7c662e45e33f5a7616aa818da8\$lut for cells of type $lut.
Using template $paramod$de2e28f1851b2c5d82b6e526dab75f4ceddd7971\$lut for cells of type $lut.
Using template $paramod$7e3d8ac009723e554811ad53385162c0e6a41625\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$0f02166b848001cb7a7defcb8be2470973aad39d\$lut for cells of type $lut.
Using template $paramod$9640380942618015231dc80e07fe9e6281ac216a\$lut for cells of type $lut.
Using template $paramod$9f3c34fb7ca43509ca4147e7f3c65a970782cd45\$lut for cells of type $lut.
Using template $paramod$327ba0db34c32beb2e46f3546eaeb0b7bdf3674e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$03b2724cc12f4a1f7694b1f2c8588a78f333a6a6\$lut for cells of type $lut.
Using template $paramod$eab8c2e20ad6848564bec45c7148558972138f5b\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$60c8eea8cc7af1838efc71a460ce26868196b299\$lut for cells of type $lut.
Using template $paramod$286ed3273cbe066b6afe10d043ec3b66405aa78e\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod$4888f2121a1fba4d507203534ae54782bc81e02e\$lut for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf\$lut for cells of type $lut.
Using template $paramod$afcb46a6d56ba82360e221df66fab2dbf63e96df\$lut for cells of type $lut.
Using template $paramod$53912dcbc5826d845d0587d283963fad0b753d47\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$ef02ea28c4f9766a22068d6502e87f79cf2d9131\$lut for cells of type $lut.
Using template $paramod$a82a699dba54b8465366aeb90aba90d3d29adde0\$lut for cells of type $lut.
Using template $paramod$df929792afd0bebf101a124ee890c12e0fed6a8d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$6961918e3564ac9ead822ba7e0287e436372f86a\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$a5d50a2907d4d6ef7b8f82f728cfcdcac6ef8ff6\$lut for cells of type $lut.
Using template $paramod$929c423ec3a91c0a8d61ccde91ce3fda786dddbb\$lut for cells of type $lut.
Using template $paramod$9cf976b4f3a576aa2cd6b51304cf5de7fc836fbd\$lut for cells of type $lut.
Using template $paramod$e46703b423a661cd7d311c41833ea655969702cc\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$1a10df59f43f252ae2ee713b788731ad5d18c6f5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$fc6feb7ca0813ec6f9a6e104d2344b22630ad56a\$lut for cells of type $lut.
Using template $paramod$02a39d6f75416c06fff45fc81145d64144c93f5a\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$4506b5e4a8a9190a8d520c0ff03e050d81fd19a5\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod$2e37a29808ea9d028852cbc67bbcbc7bc127b77a\$lut for cells of type $lut.
Using template $paramod$c0a4d9417755c1bd5ec9a311325000b8535d91ad\$lut for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod$313a6aa78b9c489b152eda3b81c30984126a846c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$44f6f0c0bfe5b6d2a869195ab8d9a5463325cd31\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$0684ee06b677a6dba149eee21b91b09777684302\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$d9f23974f72a3ab437d1a63d2f34fd3483a6f58d\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$3e63470ea7a06b3eefdfb990254dd83d20fa13a7\$lut for cells of type $lut.
Using template $paramod$fef639961010220782cb5dc187da065d88f69127\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$af01034afe1bdbc87587d263805971d96e724ed7\$lut for cells of type $lut.
Using template $paramod$ead66ba22839f96e739c8f1b5a09bc1717b3be02\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$ab9e2dbf312b614b00e2956932705316bd566a24\$lut for cells of type $lut.
Using template $paramod$4a39b7ff477557e1ad2992faaf5d4aa5b802668c\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$ed029e6c1e87a70cff2c1ea2f266e7c04d3c3742\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod$3c10e71bc7cfc2abec534fddfe0d75a6ccaf9985\$lut for cells of type $lut.
Using template $paramod$290e659c823d347bbe676cd8697d5158186cfacf\$lut for cells of type $lut.
Using template $paramod$94cac50d1bd1ce1a3a6aebd1662e23b5be8abe07\$lut for cells of type $lut.
Using template $paramod$a82d41f3401352f5e810f04b23be0f37f48ac2f6\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$1816ab9d89d34338423e92baed3cee854d70815a\$lut for cells of type $lut.
Using template $paramod$9f1935e051f8c6f736a49b3d096b8ed95216f427\$lut for cells of type $lut.
Using template $paramod$2978a73989be3e1278af72b9db666c30fa0ff85b\$lut for cells of type $lut.
Using template $paramod$75d5c453cca75cc7a7ca320c4fb7be0932b6aaa7\$lut for cells of type $lut.
Using template $paramod$777eb9c80273aaf97a6b17ff175cd8baef859547\$lut for cells of type $lut.
Using template $paramod$8c6b43fe2dc3cceed224782fc5f86ea9a451578b\$lut for cells of type $lut.
Using template $paramod$ffc2ea81a65101fbef8a332deddf112494d27163\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$7b733f5b3466ec911060896fccc5c2626cbe3d64\$lut for cells of type $lut.
Using template $paramod$70f68cc10fbeada9b6fa90c3bb75475e348ca467\$lut for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$c79843a7a21eda73c585e76a35dd51b0a4d6fd36\$lut for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod$19f568890ed784cb1efc3ce1b67eed20a6c54d9a\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$adc0b354bb960519a616db7423a6274fc380540e\$lut for cells of type $lut.
Using template $paramod$cdc5bba2585477f1744fd1f869bebc8beb23d707\$lut for cells of type $lut.
Using template $paramod$769bdbbde83614df0f4ab5f54e777ded51bb10ce\$lut for cells of type $lut.
Using template $paramod$22641603d8fa727856e499ecf3ff9bfa826a5891\$lut for cells of type $lut.
Using template $paramod$d1032742ec04a96120907f1309e2e941c94de9db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$bc9180cdfcd49ad6f178d338e90551ccba0f90ae\$lut for cells of type $lut.
Using template $paramod$e85b6eba0dacefc5f73f8748159b8b9599212afc\$lut for cells of type $lut.
Using template $paramod$82ed25b11a6a11eb861f4dd3d46f5fc9aa1eebaf\$lut for cells of type $lut.
Using template $paramod$d79e8c7f0cb3bd049a34d82ec5fe688d444e5a52\$lut for cells of type $lut.
Using template $paramod$b43cdd6ca89f8faa7ea02c4f2b202cefaf655ede\$lut for cells of type $lut.
Using template $paramod$79c6fa820be0e1c4a6353e2027d8d319ced22f23\$lut for cells of type $lut.
Using template $paramod$9488659465061022ad8f3a5a185fdc75904bcac8\$lut for cells of type $lut.
Using template $paramod$e26a9315b363f44da994febb25b037b4c03334a9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$8829675bb8c52553aed9f101ec0d5ef0c865e5c7\$lut for cells of type $lut.
Using template $paramod$8384e66d408d22ab39dfb451efb7879731befeb8\$lut for cells of type $lut.
Using template $paramod$c4a4cf1f67c598049dd5cb5cdb183838e000e772\$lut for cells of type $lut.
Using template $paramod$1393cc91c00f9520586619e5992507ad2f55f048\$lut for cells of type $lut.
Using template $paramod$71feeb4e526214838f0e17a2f1888c8ae0f631f0\$lut for cells of type $lut.
Using template $paramod$ccf0bedac712759d2e475152eecac9519c93c738\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$f9df0bb8fc3cbb332d575e165ec04d3cfd4c90ca\$lut for cells of type $lut.
Using template $paramod$a699ad34be768465e9f62cdbd92e381326cc035a\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$de81bb4f24bddd9c01fb4a8d2c0db4e04ac2517e\$lut for cells of type $lut.
Using template $paramod$c0e395c2d0dfbafa147a6aae7cfc1897ce26affb\$lut for cells of type $lut.
Using template $paramod$da0bf9959d41c330fce02de597edb21f8940225f\$lut for cells of type $lut.
Using template $paramod$88badb7f9824e3ceb3c8779ca09e3818b540f168\$lut for cells of type $lut.
Using template $paramod$6b2d68f7a41e880df45686f55b7b5d1e9ad53f5c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$62068df6e5d05af597cb5d6516b3ccdf992fe51a\$lut for cells of type $lut.
Using template $paramod$e773918a138fafa01ebb204178d7bc22db22e9a2\$lut for cells of type $lut.
Using template $paramod$ca0b9ec704fc5e9d4f20570fcfebac2037495c74\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$7adf03c39b214c3cdd0514eab346abdb4bb37983\$lut for cells of type $lut.
Using template $paramod$8ea8ee6be7365513f4b996d36cb2f500937a2ce7\$lut for cells of type $lut.
Using template $paramod$b4ed912402cbac2e05615af7916541bc84afe459\$lut for cells of type $lut.
Using template $paramod$8b30f8ae1df347f150cd528299b5ef60294a8f20\$lut for cells of type $lut.
Using template $paramod$26f66a208124f91143772f7006a7146ab8aca78a\$lut for cells of type $lut.
Using template $paramod$393c369193de8779f50882599bd9625c7fe51238\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$846831d383f447039dd18ae3b010c11a230ca39b\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$87cad75e5228984b6c2387055450005570b7eea8\$lut for cells of type $lut.
Using template $paramod$068092ddede495d8462ffe530e6d91711913edbc\$lut for cells of type $lut.
Using template $paramod$77268019239d7d46332da9cb6aa01cbf3ba29ee3\$lut for cells of type $lut.
Using template $paramod$f1b026b4e7ff24cc7785285b9741c0d7873d0b1a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$7e8d331d1e06632d29fbdf6c3afc2de1856d3c67\$lut for cells of type $lut.
Using template $paramod$cde03158436338552603dbe6580498bf77cbfc4a\$lut for cells of type $lut.
Using template $paramod$3ccc23db184ad4ca7ed34ebe2511de41d5d97e78\$lut for cells of type $lut.
Using template $paramod$d002d7bbe36597d64fca36afa18bf621bb0a4750\$lut for cells of type $lut.
Using template $paramod$15d3dd50cc31557057274aea687fe2a8296cd155\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod$a785815ff5ea5442f9643fbfb81ea45b4271ee65\$lut for cells of type $lut.
Using template $paramod$165b564690006ded52708bcfb1898f434cff8c5e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod$e2d96f36ef28053ecd27167cd95b944485ac3146\$lut for cells of type $lut.
Using template $paramod$624c738c1972b5e921d5231e65630ac843583b5c\$lut for cells of type $lut.
Using template $paramod$369624b024132c6d54ca5ca0dec0683515f4f203\$lut for cells of type $lut.
Using template $paramod$4966946b63df94836079ca640215c0f6778d8906\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$2bb3742ba7993ef1f1c393c70770f47e51d8dfb6\$lut for cells of type $lut.
Using template $paramod$7c0c958e927437390cb58f1395b98e0852db607c\$lut for cells of type $lut.
Using template $paramod$c6e697a08109664fd3a08f744636f3d4e9ca8284\$lut for cells of type $lut.
Using template $paramod$114cec172d8a99287ecce5b94f20863d32d39458\$lut for cells of type $lut.
Using template $paramod$f7d9e3b5b534bd81fa29570d85b2954c6f728a16\$lut for cells of type $lut.
Using template $paramod$3b1adfd4a6191c273902e7f3fa763ceaccf22700\$lut for cells of type $lut.
Using template $paramod$434a16821ae825022b470fe3df647c2dc53d5471\$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$9891217114ca63a6e9d48073351d843bb1d46faf\$lut for cells of type $lut.
Using template $paramod$35161918b92fc22c641ee6415c52d6dfd76a8a67\$lut for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod$5c31e2781fa6e56d3c5ed2bbd75289bfd47ad43a\$lut for cells of type $lut.
Using template $paramod$8da02996bc6ce025fcc2ce1dafd66f4b38a423f1\$lut for cells of type $lut.
Using template $paramod$64ed40f74e19bff7f50592ea328f713c3f8b3f50\$lut for cells of type $lut.
Using template $paramod$15dcd80d72f8269cefeea2cbc86007d3271f025d\$lut for cells of type $lut.
Using template $paramod$5c2ef709c52d90b47d4a623ac32f528499bd957b\$lut for cells of type $lut.
Using template $paramod$a707fff23748f6aa14ef55b3ae1f771b0f87b0eb\$lut for cells of type $lut.
Using template $paramod$d6a246575d0ba3dcbbccd768ad41b602f82ff057\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$99f6097c0aaf33b8a34b8bef91364931f622a794\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
Using template $paramod$8da769980acf217c1853bc70dc457359aaba97cd\$lut for cells of type $lut.
Using template $paramod$ec29fbabc60000385651d0bb814c957b0e7c961f\$lut for cells of type $lut.
Using template $paramod$8d7e631403a80aa650e318c82a10887417c8ada0\$lut for cells of type $lut.
Using template $paramod$15942ac7be0dd725beac7480dcc74ee28533af66\$lut for cells of type $lut.
Using template $paramod$0e3b92163337f2e219624ed5cc4f8fbb4537d621\$lut for cells of type $lut.
Using template $paramod$0d512cb508d8fbe017591720bd46a2fa014bceb1\$lut for cells of type $lut.
Using template $paramod$8e7b1ec7df4c8852d827365421a6d41e55bd7752\$lut for cells of type $lut.
Using template $paramod$f2c7724a377078ae43fd5553a51bddaa7059bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$bc896f33529b2806216a9bbed35acb8525ebf80b\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$6dbbd23ebc1f6c14e7875f941d268d34f7f03613\$lut for cells of type $lut.
Using template $paramod$378674974b3807d742e27f000a928a69cc15ff78\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110110 for cells of type $lut.
Using template $paramod$c26685b232c2641bda25a1f4694e18c9d9d861b0\$lut for cells of type $lut.
Using template $paramod$a78570fb0d1b28fa97018aef0f6c13e479711d10\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$8efceace56ea178c896473bc60867c4e3bdb086c\$lut for cells of type $lut.
Using template $paramod$bb58aaaa276b6c0c6bf50c0464e1e1f876f6a36f\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$7d813eb49700f971f2635a434700eafdfa816bc3\$lut for cells of type $lut.
Using template $paramod$ba7f31f246a278c41fa0648a6e0512f63185dec0\$lut for cells of type $lut.
Using template $paramod$9a582b26ac72558b4b8d34b9fac10efff27334ce\$lut for cells of type $lut.
Using template $paramod$a084cc274693c018a19723474d192d68bfa72c0d\$lut for cells of type $lut.
Using template $paramod$766f851776a2d25e13728c9147ddfe7ff70917a3\$lut for cells of type $lut.
Using template $paramod$1114414632737dc7d4cc111388f19583f3697b03\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010101 for cells of type $lut.
Using template $paramod$4e09fb85ad5980549134c5674f63e37de31e60bc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$ecda9c0007b37384fe52c3126869ca159afdeca7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$f00c05041270394f87113db0be50ec9e2eaaa463\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$20f3f4b8e32f8a8b038b0056872dc94926194798\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod$1d45edc614defc815d133246b330a66b08944a6c\$lut for cells of type $lut.
Using template $paramod$4804ba902596a9a62ec5704b6cbf7afdc5ab29d6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$aea822f95ccd4b6aac4e08d291d9001f4393fb57\$lut for cells of type $lut.
Using template $paramod$5183b4454493323aca6310872659274580528fcf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0\$lut for cells of type $lut.
Using template $paramod$53b3b5a7b0b671b5c98dc4ec5484e548bac5e814\$lut for cells of type $lut.
Using template $paramod$03913bf4e972017c2d849caf4f30b59ec38e9e1d\$lut for cells of type $lut.
Using template $paramod$20aecb9a781743d0e93608b1c1e7d62ffc3a69a9\$lut for cells of type $lut.
Using template $paramod$2f35f125a78690286f0cd2faecbaee9c64828b65\$lut for cells of type $lut.
Using template $paramod$04be0c2ca247b7a64a6cdd23e00acec3d80990df\$lut for cells of type $lut.
Using template $paramod$7f7c9327334f91de6805dbc6c5361a459180c3d1\$lut for cells of type $lut.
Using template $paramod$a988852add2bdce7c1dfac786401ba7c7bc832c1\$lut for cells of type $lut.
Using template $paramod$d08d6aa770ed72f2d12834960ef2dec5aed161d8\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$54f4aecb63963765ce18e3d670f7691ce16a22d5\$lut for cells of type $lut.
Using template $paramod$d1580d6829c851fd195021e675a70ead86bfa0dc\$lut for cells of type $lut.
Using template $paramod$34ccb0403abd26609d9a7a8ea9a44b40cc4b3caf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$9a20e5eb914da7530de8ea5af782be66b9acb237\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$58bd588a49a6a3b9d057d75f907cb4932e1635f6\$lut for cells of type $lut.
Using template $paramod$498daa9936ffa1c0b12d774cacc95a35d14b818e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$6079281eb3c0533bc4a87290e614c85106033d62\$lut for cells of type $lut.
Using template $paramod$18df3812bc12364e5ebcb6c3ed05c0294e4c26fc\$lut for cells of type $lut.
Using template $paramod$f5c23b297b0a8ca096118d63d2c74ddd6cbea134\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011111 for cells of type $lut.
Using template $paramod$0956ae6d8285fc68fb62797af2a54aeecdc80ded\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$0f96367495bfcf9c3e06f1a01699c5c8c0f8b1b0\$lut for cells of type $lut.
Using template $paramod$ad6b4d5ad38a4cbaa4f894cef275c852d95af4e8\$lut for cells of type $lut.
Using template $paramod$a7e7b155f27f423f1495a5a06dc3b15422f2d7ef\$lut for cells of type $lut.
Using template $paramod$5ccd22a87c502d3d22cbc4b47d7b1c8309d99f22\$lut for cells of type $lut.
Using template $paramod$da90e02f7b5ff972b0e919351230274774e79833\$lut for cells of type $lut.
Using template $paramod$7d73762b298aedff6d81ae00e80e32f1fcbcb3d7\$lut for cells of type $lut.
Using template $paramod$99415ed4240bd141d4a2f27ff909daf0a85b96f3\$lut for cells of type $lut.
Using template $paramod$6023c671e114c4eb0467aa8a0b08e183f33ec2fd\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$4a1dea0c4198bbc6cf2153e56ffd8dca07363e3f\$lut for cells of type $lut.
Using template $paramod$e54349d9a634ecff5f53629ed023a0262d334efb\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$9041faf62ba6257c7c4c177b2152643628f1f4ec\$lut for cells of type $lut.
Using template $paramod$fb9a6183e4ff7f68554f984ac9bab9f38b7ddef2\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$10b7b810a6a6f18bc62789393bbe16e6a166c87b\$lut for cells of type $lut.
Using template $paramod$f5c118b1371bfc24986fe89a9f3e936c05edfbc3\$lut for cells of type $lut.
Using template $paramod$12459ea22a78ca65bcd293787daa5d243aad9b94\$lut for cells of type $lut.
Using template $paramod$29e6d4598488760861f6b73d2b7f65cb302fdcde\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod$368ece0cbe0dd8813956f5c0ea41432c34a980c2\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$6de442abe246ff8c0692702d40d84ce1c07479d9\$lut for cells of type $lut.
Using template $paramod$c217e185eb8e6463ca272982ba8c5940fa90d81f\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$7ccb46ee9b56c39e0a7d82a185b08cb026e04fbc\$lut for cells of type $lut.
Using template $paramod$be48d952fcad8a16b8d84daa4c48a3065f343e5e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$a5dd9ee10fc2202a29791f7d68d4afcce241aee5\$lut for cells of type $lut.
Using template $paramod$71039eaa750b63c13b47d102108a4d1b67d00b7c\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$2c1b972a55e1fe47b9f2ae6045d4cefd1ea6c54d\$lut for cells of type $lut.
Using template $paramod$20798777255c214e32de3304ce8faa1fdfa2f474\$lut for cells of type $lut.
Using template $paramod$d4e2925b2bfdd3a79315cb417b6a0bd2117fd8ee\$lut for cells of type $lut.
Using template $paramod$d546db88fc169832512e499a9cdf9a41b89ab74e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$f405ee362848dd1a47c58160f854302f6ecf95ff\$lut for cells of type $lut.
Using template $paramod$83c1b6108170249166239e09804c5f4542556524\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$2b29ccbd5fb8b9c557f92ddec1023c75686f32ae\$lut for cells of type $lut.
Using template $paramod$ee506c85a8998184de0da1fa5abc2a6e0af397f7\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010011 for cells of type $lut.
Using template $paramod$4a0b7d2a2849f16773696ba19d68aee3da2f49f1\$lut for cells of type $lut.
Using template $paramod$ee04a7397c7e60ad1a187fa314ed449c24407f97\$lut for cells of type $lut.
Using template $paramod$992bdc10cff2c6edd722994f0e1044bc863f79f7\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$d52cb446bc89fafcaa49f2b908e540f513a4d760\$lut for cells of type $lut.
Using template $paramod$e590b9fb2eeda322debdb6a1dd18102c5ff35ddb\$lut for cells of type $lut.
Using template $paramod$ec731ba0b03f9a8c2f9a148aad53e934d7e8d215\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$fda6887b37f599177ed9cb69271d882b63df7e66\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$5348912da867a611a8088b6b8b27a62d65f1de6e\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$b4b296005f8b4b4beda185f5d71a32be44ccc7e0\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$a8a72636900b3763fde5f19d135b71ecf70ae36c\$lut for cells of type $lut.
Using template $paramod$a2bdfa5e998d98fd71d35f847d9d764874dcd9e4\$lut for cells of type $lut.
Using template $paramod$37c9af120c85145419565a9ccf4ceb7397fbbe92\$lut for cells of type $lut.
Using template $paramod$119af179f96b7067b572b52aeabad7e5df7062b8\$lut for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011100 for cells of type $lut.
Using template $paramod$49b4d47dab45283a5bca35b8996da0a3c24bef1f\$lut for cells of type $lut.
Using template $paramod$8295a75d1f0e49391c004d9c9cde8a5ba3310363\$lut for cells of type $lut.
Using template $paramod$446d5374f1a9a50c11eb107999155fc0219be593\$lut for cells of type $lut.
Using template $paramod$ea8ce9bba4954525ffeed761cebe87f48fe6f949\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101001 for cells of type $lut.
Using template $paramod$d202ff393cc9bb56bbbc791848d6845cc05ed10b\$lut for cells of type $lut.
Using template $paramod$5a2475f0ff8adfa6c48e46c1977dad3962daa33d\$lut for cells of type $lut.
Using template $paramod$4cab3b31c601551ff65536bf4f533afa0b2094ee\$lut for cells of type $lut.
Using template $paramod$c8b084d896732d77474968039ff61553bb4244b1\$lut for cells of type $lut.
Using template $paramod$09308a9fa8ec6fc2d880580c8a906974539d34c5\$lut for cells of type $lut.
Using template $paramod$1b53a9695a0f80de7517b50863b438fd2b7f56da\$lut for cells of type $lut.
Using template $paramod$2f8906d92ae1098c2572f7229f96d57e5f523e47\$lut for cells of type $lut.
Using template $paramod$3d7168c8134c4765b84a7b86d5ef7e1e65bbf4a0\$lut for cells of type $lut.
Using template $paramod$05ac1639ab7543654a2476d11c1711de01f760e6\$lut for cells of type $lut.
Using template $paramod$b56552b15644de250f928c7e882226531acd70c9\$lut for cells of type $lut.
Using template $paramod$5badc8ca96de1b551f459a4d2ca5dede8edf58ca\$lut for cells of type $lut.
Using template $paramod$fdaf2f88d9dd529fbb478245c6472687251d2b58\$lut for cells of type $lut.
Using template $paramod$246ac673ae0cf26a4b5bb8ebbdbac873782ea234\$lut for cells of type $lut.
Using template $paramod$1394e1ebbfe4356ebc1b2caf7c1ee7fa158528d5\$lut for cells of type $lut.
Using template $paramod$1ddad4c9541ee709a9db41f36ddd1f4483e434a7\$lut for cells of type $lut.
Using template $paramod$9198ba8adc7fe03eaedb338cf6624c40039bd33d\$lut for cells of type $lut.
Using template $paramod$7bcf5f70986487920c848507d659d29b9546545c\$lut for cells of type $lut.
Using template $paramod$fa1bc013dab31867789c1096d6d59bce2e7c3f05\$lut for cells of type $lut.
Using template $paramod$39fecdaa624309b39c1f847c4e14205177fabf73\$lut for cells of type $lut.
Using template $paramod$a0e540ca32874b087a28efa558ce7da5f775408f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$6be53ab59e0a69757fc32adb071ddcb64e8c87b6\$lut for cells of type $lut.
Using template $paramod$8f0127ae6e4e4fae3e6aa8d83144b199848e8539\$lut for cells of type $lut.
Using template $paramod$cf1c015d69d1e8a3c36b834026091a6aa8cc5fd4\$lut for cells of type $lut.
Using template $paramod$f24ba3ced4b870f8e829f5ac5a8af88573350e6f\$lut for cells of type $lut.
Using template $paramod$38f99122beccecdd149b7046512ebfc78260e3db\$lut for cells of type $lut.
Using template $paramod$0eecf4883421a470d5f88bb753da9eeb9365293b\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$8cac5452d526045503c5864c3a1dac0121c7053e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$4f09baac05be52471a98d5e31dacb7400423ea63\$lut for cells of type $lut.
Using template $paramod$355b44c9fea23e82c377a6f2876b97afe91b18c2\$lut for cells of type $lut.
Using template $paramod$fc6d1d5d922f69cdc5ce89d141a4cfdf356a2ad8\$lut for cells of type $lut.
Using template $paramod$f708b7057af81b2f8c1afe1f7353a41e38939997\$lut for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod$8c034aaeb3314483e78d19170abfd2b7942f1054\$lut for cells of type $lut.
Using template $paramod$5321e04f7ce32c091123c3570ab562efb1c81402\$lut for cells of type $lut.
Using template $paramod$a6597eda4608f36e684c1dd07ed552fcbec112b2\$lut for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$c07d61aaf1d93e15249de987e8fd0ca391dbd52a\$lut for cells of type $lut.
Using template $paramod$832b75b60b131567565f0d0cbc2d752235a0bca0\$lut for cells of type $lut.
Using template $paramod$ffd1825386f8c6bdd61e2b8b42e648320d55fb4c\$lut for cells of type $lut.
Using template $paramod$da8506f47f742e881b922814186ffb6479b7a435\$lut for cells of type $lut.
Using template $paramod$c9f05cdd132836548aa5d49c7282d99abdb9c0f6\$lut for cells of type $lut.
Using template $paramod$16b79a5eba6e0c11d0283a95b16674705257a0eb\$lut for cells of type $lut.
Using template $paramod$d86191feb2af2c267a11f868422d00b799b87fbb\$lut for cells of type $lut.
Using template $paramod$682dcf7a44e09cdf417bc55247ac658426f4c8e6\$lut for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod$28330c6100b4ce3f324f39cac7720bddeac20a1f\$lut for cells of type $lut.
Using template $paramod$ba5735bb1a246748109d851b6ab5abadef7d9b0d\$lut for cells of type $lut.
Using template $paramod$fcff9a7b1687e357a40264efcefe8443c8b2971a\$lut for cells of type $lut.
Using template $paramod$085cb83d0db09780ae5aa544a0f286ba9445143f\$lut for cells of type $lut.
Using template $paramod$f46ce9df5ab2f6ca43ad72dbdad27a730e1bef1f\$lut for cells of type $lut.
Using template $paramod$cf93df6a751c015d454aef52e32716809f254f3e\$lut for cells of type $lut.
Using template $paramod$a73e5affe093cbfcf0d2b43eb8fbeac4ea474b24\$lut for cells of type $lut.
Using template $paramod$fa19fcfd423a20aa72a03cb4650500afd064f96e\$lut for cells of type $lut.
Using template $paramod$4658fedcd7ebe2858c93f54b88221dcf68c6bb6c\$lut for cells of type $lut.
Using template $paramod$80a3ad83b0cc21585fc9f61ce42c3a6c3efdaed2\$lut for cells of type $lut.
Using template $paramod$79a5f4f6c85f6353a05008626bbb50a513afc30e\$lut for cells of type $lut.
Using template $paramod$7a0b348a7069d0c8f44afe945e212fcf3f3fd64c\$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod$9dc8159954a6ef541a85241ad080d4d10e85c3e5\$lut for cells of type $lut.
Using template $paramod$a7b76ed375c302ee6d97dc2b262dd4db8ccb34be\$lut for cells of type $lut.
Using template $paramod$9506ecf18c91672f3dae4008b6ad1f2863e8019f\$lut for cells of type $lut.
Using template $paramod$022d34662aa4c66efd4b887ff1897f814a1d942f\$lut for cells of type $lut.
Using template $paramod$28a851fc2efa3ccbb05a7d43c79684b338cb00e5\$lut for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod$963052ceccfb9df07bebb62fb00f72dd0e7a1a76\$lut for cells of type $lut.
Using template $paramod$325e90edf97670f9dea57833ae1f51a5e8bcddea\$lut for cells of type $lut.
Using template $paramod$3be30a5a9f993377f0c44a54aadf0fabaaafa2c9\$lut for cells of type $lut.
Using template $paramod$d909494d67d7075f17a422f7cb5526f6d6564ea6\$lut for cells of type $lut.
Using template $paramod$f58e0d90afc57a738914697b6a4a7319b30d7e7e\$lut for cells of type $lut.
Using template $paramod$632d6021e394ef4acb96343ab9e7a667904913ca\$lut for cells of type $lut.
Using template $paramod$4ac73e90cabe3fd5423b3897754e1be51d1645fa\$lut for cells of type $lut.
Using template $paramod$98b642c94b2a5e5479219ccec85c44983c53d50c\$lut for cells of type $lut.
Using template $paramod$e67f7401ddeed7957ea40cf37767a32ba5d5b941\$lut for cells of type $lut.
Using template $paramod$2d8c4286f53311780fc5cb278ac085a3340edd4d\$lut for cells of type $lut.
Using template $paramod$b009a0fae8aa5fc053a3b4418ccbf60a5eb404de\$lut for cells of type $lut.
Using template $paramod$ba7c22fadfbf9ee7abcb895a21403114111dd201\$lut for cells of type $lut.
Using template $paramod$07b26daddb349fa7d4dc98e6cbed1202aec08ca0\$lut for cells of type $lut.
Using template $paramod$3a0a392069bc969f34c65c546a8c56fbbb67e282\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$39b0d201a18bed5573a88835da3f39d40814d360\$lut for cells of type $lut.
Using template $paramod$b26fbfdb68e98cf016d61a8611b449e9f4a30f3c\$lut for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod$3b56205e0e57b3ea26d80fc7983017f83663129e\$lut for cells of type $lut.
Using template $paramod$723eb79ef8d5d376f3f196f4acfa8e347145a0fa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$76fd487cdf44dc9f2df41dc391c6baa43082296c\$lut for cells of type $lut.
Using template $paramod$4c062300547baeb0db28d20d7e66bbb462805fa5\$lut for cells of type $lut.
Using template $paramod$f55f4b90ec8e3e648d5c29eab1fa5ddd64b3f973\$lut for cells of type $lut.
Using template $paramod$20f82dd03802038bc013e5804609eaebb5d257db\$lut for cells of type $lut.
Using template $paramod$54a853cac0e65b945d96d7dd0e9cca8bb9f3a21e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$cad8f5c808e91f937dcf797b89e646787b39867a\$lut for cells of type $lut.
Using template $paramod$93ec303ad4542bb3fbc1c42541b60d8a9a65ec32\$lut for cells of type $lut.
Using template $paramod$ab27bf99442f632054ae16fdf7c339226a082b82\$lut for cells of type $lut.
Using template $paramod$2ceaea9d7cb2a4f41819901d589ad918e621405a\$lut for cells of type $lut.
Using template $paramod$ea2b11aca30aa162d3b93de07d97b9c1565643dd\$lut for cells of type $lut.
Using template $paramod$d315acbf930db7c20b3f4ac2dad3b7982b1f437c\$lut for cells of type $lut.
Using template $paramod$d944ceb8f30ab352512879c18f541cf1ac3eeca3\$lut for cells of type $lut.
Using template $paramod$2299727113f46ec8ad27aead1e19778da13ad62f\$lut for cells of type $lut.
Using template $paramod$0e0976319245ba6b01d8d281333c4f301c452886\$lut for cells of type $lut.
Using template $paramod$a0c240914d251e85844a52ae87acee04940563ee\$lut for cells of type $lut.
Using template $paramod$c6c32b3f12c4b5483f8551ce064a6776d12e012e\$lut for cells of type $lut.
Using template $paramod$6f9324703e8fcc3b6df2bc2bec54ec19a446ae96\$lut for cells of type $lut.
Using template $paramod$ddf6b2aa8510f01744a33bf630740ceca7cb74ed\$lut for cells of type $lut.
Using template $paramod$253ec4f9a090b597f30667200bfd1b8962438f3b\$lut for cells of type $lut.
Using template $paramod$50531d77c3170c8178334e7bede1a8852dc91c6b\$lut for cells of type $lut.
Using template $paramod$f284b1db094bf6ff42b7433c4dc109220a275a8b\$lut for cells of type $lut.
Using template $paramod$fa64795f7333d80db0342b12145556031e463fa4\$lut for cells of type $lut.
Using template $paramod$ef0c44ac4ebe765e43c1248b47b7861a66adabec\$lut for cells of type $lut.
Using template $paramod$2b7a40e1bfa380de916a833d300a65ceb5cf7cc5\$lut for cells of type $lut.
Using template $paramod$82687d3ad8130b5b49618b6a28f43c60b5130fe1\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$ec0df19840033c8b18208b7471309a53c2b25de8\$lut for cells of type $lut.
Using template $paramod$9085b12d8ba976889f5f19665d793e2ee93c26a6\$lut for cells of type $lut.
Using template $paramod$d21d214a5aa271f2d9da3f90f22432c0ecee130f\$lut for cells of type $lut.
Using template $paramod$a010528dfa56506a075642ed88f758b6719a77f1\$lut for cells of type $lut.
Using template $paramod$464d286cc302627c2e44b6c4a8450c9bebc28389\$lut for cells of type $lut.
Using template $paramod$58a1d909aa8f384543c57b7fc90db1cabcd6cf3d\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$868037ae4fc68d6e5486ca2a8ad788bc621d6ab0\$lut for cells of type $lut.
Using template $paramod$d7856980c8e3df62f97c26ab34037f33a9e831b5\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$bc0db0d82b22a7a85090b545a2e36e6b38af48d4\$lut for cells of type $lut.
Using template $paramod$a08b5553a0b8825b754896808899f08d47a7f14e\$lut for cells of type $lut.
Using template $paramod$96f70ea98a5a7e24a24a0e7852219dc09ae2b5d6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$c65aacc8e5fc83d1a186e832e53aafe408cfa55d\$lut for cells of type $lut.
Using template $paramod$0331e023d83b8009e60defb446ce9fa640b122c7\$lut for cells of type $lut.
Using template $paramod$ba4b1c9b57f942a38af35848615a2f06189d3bfe\$lut for cells of type $lut.
Using template $paramod$61718886ac99baac23a4b50bfa3a407c54e71468\$lut for cells of type $lut.
Using template $paramod$546e7058455ceb43ea5ad2690dc4a23d958e04ec\$lut for cells of type $lut.
Using template $paramod$642057a644ad6b68174caacdebfdbe05bb89181b\$lut for cells of type $lut.
Using template $paramod$cef3d344f236016ad78f511d970c0ed55dc829c5\$lut for cells of type $lut.
Using template $paramod$ecf43799464bcff8878ccc15b5393f10b2139dfe\$lut for cells of type $lut.
Using template $paramod$1c1208033be3248b429eac87e081dceb4829c767\$lut for cells of type $lut.
Using template $paramod$fbeccb1827a32149c84e75b1670ac100c19f2cfb\$lut for cells of type $lut.
Using template $paramod$0d5e420ccfc2dddc13533c0817d1e17e68a2c136\$lut for cells of type $lut.
Using template $paramod$c8fa8b10f5d55566cd85acafc3615dff9bc2a764\$lut for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$c4e4e438f53deb14c1ad728c967e8024f686836f\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$38e6aa9546c40949f8135bb018f0d5ef863085b9\$lut for cells of type $lut.
Using template $paramod$a3e5b36eef4e1de2cca9d9ecf3d33b43316d479e\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$3dd4f4ce8ebbf14a7313c2f16ac9ca207adcb450\$lut for cells of type $lut.
Using template $paramod$43c661319c94b3a52ddfa5a880539d205f6bbd5a\$lut for cells of type $lut.
Using template $paramod$902ed43dcaa6101b2d051ad26600288d910a8996\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod$6e4a86e6f1a5dc8f826898a131e83cdba4a4fc9e\$lut for cells of type $lut.
Using template $paramod$7ae8673150b52b07c74f7eb123c39ee0da5b6482\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod$fb5496753f4cd235e71c284b2ffee9d41a960ca2\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$176a6ceafa512d807921d7dfc76320dfbbfb5fe4\$lut for cells of type $lut.
Using template $paramod$35059585e93e18989247e13034fd6a1ce4de9957\$lut for cells of type $lut.
Using template $paramod$e1f6f26c595b714b23aaf5b46e4ff285d7dd2807\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$fe37cfec7abb3364021869f623d1ca2c288e9209\$lut for cells of type $lut.
Using template $paramod$d98f12bfe7492b7a59490b4878a317e41e54a555\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111001 for cells of type $lut.
Using template $paramod$e2ef806ef890fca45b2c3ad8e5b5272b8f2ea979\$lut for cells of type $lut.
Using template $paramod$82984089284b35bdf2f06d80ff04f9576d5c9620\$lut for cells of type $lut.
Using template $paramod$41369c42bc38092838c87189bc1039c10165227e\$lut for cells of type $lut.
Using template $paramod$034a69dd110db95ee917f313eafd6833fc6595f9\$lut for cells of type $lut.
Using template $paramod$717bf6666116ee4d3a36e1209754d5d20abff615\$lut for cells of type $lut.
Using template $paramod$968bbcc64da0b510b4577f17a4a470793a3617e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$ea9f0804ffa1047d479d3e00429394419ff5856b\$lut for cells of type $lut.
Using template $paramod$b33d93970f22483a5f9c7de8e357c06241c9728e\$lut for cells of type $lut.
Using template $paramod$432f26b811c14bf54c5e87c8670ec65cbcaf38ac\$lut for cells of type $lut.
Using template $paramod$22ca34e45145bb3eb2ce78f5debe5bf61645321e\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$7d952586e2ff258e3ae006d85188c5abda773e8d\$lut for cells of type $lut.
Using template $paramod$7aee9f69444623e4c83a876d7b49067bd9373c95\$lut for cells of type $lut.
Using template $paramod$e1ac894a2723e96ae103a1941dc871fbb0ccd216\$lut for cells of type $lut.
Using template $paramod$c37303e5eb77ca6d13e2744abab9770d417e45cf\$lut for cells of type $lut.
Using template $paramod$523590621c58e40230fca869593c896ed6f8f50a\$lut for cells of type $lut.
Using template $paramod$01a094e3a22c5b0eaa66f01f6adf434b3ba350ff\$lut for cells of type $lut.
Using template $paramod$b335a7f4fc97b4be27ce497c5e8d1938cfc0c923\$lut for cells of type $lut.
Using template $paramod$463273e554a933f7be6777fb26911d287af3dd02\$lut for cells of type $lut.
Using template $paramod$5552b23a89809fed2b1588e8f91bb3893be2e6ce\$lut for cells of type $lut.
Using template $paramod$b18f60dfd13c21d3e472b89652353f3f5342b450\$lut for cells of type $lut.
Using template $paramod$78107355136c565d78c8ffe30e4a20f55dedc5b7\$lut for cells of type $lut.
Using template $paramod$87d995c9509899eb095b19b358f1d0ee4e974b2d\$lut for cells of type $lut.
Using template $paramod$59105a83b9939a8a8af066d9135f52fbfb3d7eb4\$lut for cells of type $lut.
Using template $paramod$fbeae4d13c6561566bb87c819d405873ec370e64\$lut for cells of type $lut.
Using template $paramod$a59854b679c443f21a6748ea460109b8241cb007\$lut for cells of type $lut.
Using template $paramod$048d747237dc7c0c9b3ac38b28fd102440b9c369\$lut for cells of type $lut.
Using template $paramod$121f66828c71d3c18a58c99e9f44b94525cfca81\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod$452071dd5b4d2cf3c491a87328b95851097aed44\$lut for cells of type $lut.
Using template $paramod$027b71830bd0fbfb04ad11206c5a0de76ed9d3f5\$lut for cells of type $lut.
Using template $paramod$8ac34a894423efd9a82f82a258e876396afb8880\$lut for cells of type $lut.
Using template $paramod$6c1257cd6f26206025b0302d117e9d5dc5e7ce17\$lut for cells of type $lut.
Using template $paramod$5637f6366c0fa622e75f886ee59706323e5fe6fc\$lut for cells of type $lut.
Using template $paramod$1f6b262f740bbc1bf5792157a78ad69b07e4ccd2\$lut for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod$7f8dcbbcc0931c3398304053d9bb53ce1acb1b1f\$lut for cells of type $lut.
Using template $paramod$61594d0f3b142edd1b56a1b06b880d35bf44947b\$lut for cells of type $lut.
Using template $paramod$4b544f91022bca4281a618411346553c7c590f28\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$b8364cfc824b84f073f85183d48f75395b673f9c\$lut for cells of type $lut.
Using template $paramod$47b2f5a9f58cb4be072657772748a1ab82d6819a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$f79cef88769904cf6213b5d19710904d29e3a483\$lut for cells of type $lut.
Using template $paramod$e211c3929b7c4a5a9666180a7619ec6dc9c22584\$lut for cells of type $lut.
Using template $paramod$3781e3abb34e1a7d01f42da7f7677fbccfd1635d\$lut for cells of type $lut.
Using template $paramod$e73b288e30501afeb7f15c56c2a27116490c93a8\$lut for cells of type $lut.
Using template $paramod$7eda405f71620bf5960fbd448a3cd259d608b76f\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$047ec0a110b3f33933a5b165fc8e4bbf23b12f0a\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$5b4061d5ffadcb791c1e030ff6ae7d405ad13188\$lut for cells of type $lut.
Using template $paramod$a8f554bb04e997796534a7dd766c8bb82563c4d4\$lut for cells of type $lut.
Using template $paramod$53ab9c39ec5d75411d6c239350c33dddef26e5e6\$lut for cells of type $lut.
Using template $paramod$46654478f15cf9dcb3f92426e419e9c9f11a784e\$lut for cells of type $lut.
Using template $paramod$03b33e8897154a3b6d1be647e0d321fa4c9d519b\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$270c46bf7d7d572830cd7185278f5dd15331a7a0\$lut for cells of type $lut.
Using template $paramod$4011d14457ba0051ff56810ce27b2be13220170a\$lut for cells of type $lut.
Using template $paramod$33a469d8f14c0f82a3512a221d287ac197f7d808\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$17d0f5800c5f64fa392606fd7bbde9f3f932b963\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~12862 debug messages>

4.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in colorlight_i5.
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148223.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$9624.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$9548.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$opt_dff.cc:272:make_patterns_logic$12362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$opt_dff.cc:272:make_patterns_logic$12362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$opt_dff.cc:272:make_patterns_logic$12362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$opt_dff.cc:272:make_patterns_logic$12362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$opt_dff.cc:272:make_patterns_logic$12362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$147554$lut$auto$opt_dff.cc:272:make_patterns_logic$12362.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$9484.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$opt_dff.cc:272:make_patterns_logic$12322.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3175:And$13453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3175:And$13453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3175:And$13453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3175:And$13453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3175:And$13453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$8442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$8400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$8400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$8400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$8400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$8400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$8354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$8354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$8354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$8348.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3263:Mux$13366[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3263:Mux$13366[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3263:Mux$13366[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3263:Mux$13366[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3263:Mux$13366[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3263:Mux$13366[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$147554$lut\picorv32.mem_rdata_latched[19].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3263:Mux$13366[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3263:Mux$13366[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3263:Mux$13366[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3263:Mux$13366[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3263:Mux$13366[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$147554$lut\picorv32.mem_rdata_latched[18].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8243.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8243.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$8243.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$8243.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8243.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8243.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$8237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$8237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$8237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$8237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$8192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$147554$lut$auto$opt_dff.cc:272:make_patterns_logic$12735.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$5924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$18580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$18580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$18580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$18580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$147554$lut$auto$share.cc:669:make_supercell$12907.Y[23].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$15001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$14177.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$13187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147554$lut$\mem$rdreg[0]$d[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$11577.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$11518.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$11033.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$8107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$8107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$8107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$8107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$8107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$147554$lut$flatten\picorv32.$procmux$4020.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$flatten\picorv32.$procmux$4020.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147554$lut$flatten\picorv32.$procmux$4020.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$147554$lut$flatten\picorv32.$procmux$4020.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$147554$lut$flatten\picorv32.$procmux$4020.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$147554$lut$flatten\picorv32.$procmux$4020.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$10500.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$10020.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$7907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$7907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$7907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$7907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$7907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$7907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$7900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$7900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$7900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$7900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$7900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$7900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$7900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$147554$lut\picorv32.mem_rdata_latched[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$7989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$7989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$7989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$147554$lut$auto$abc9_ops.cc:595:break_scc$57367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$abc9_ops.cc:595:break_scc$57367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$abc9_ops.cc:595:break_scc$57367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$abc9_ops.cc:595:break_scc$57367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$abc9_ops.cc:595:break_scc$57367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$abc9_ops.cc:595:break_scc$57367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$7205.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$7167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$6870.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$6539.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$6457.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$6207.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$5498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$5498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$5489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$5489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$5489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$5489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$5489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$5418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$5345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$18507.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$14752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$14752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$14746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$14746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147922.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$15441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$15431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$15431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$14049.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$14049.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$14049.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147961.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$17904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$17904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$17904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$17904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$14738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$13751.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$13751.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$13751.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$8763.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147663.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$8167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8133.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148035.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148081.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$8315.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8263.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$12939.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8212.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8087.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148196.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$6574.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$6567.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$6738.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$6153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$6084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$6051.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$147554$lut$\mem$rdreg[0]$d[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$10024.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$10124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$10184.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$10239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$10500.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$10504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$10563.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$10691.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$10713.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$10797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$10842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$10948.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$11033.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$11037.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$11063.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$11202.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$11413.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$11494.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$11577.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$11581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$11616.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$11753.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$11933.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$11982.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$12104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$12238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$12415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$12435.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$12526.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$\mem$rdreg[0]$d[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$12580.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$12790.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$12865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$12939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$12943.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$12987.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$13005.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$13187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$12967.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$13246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$13460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$13541.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$13655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$13714.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$13721.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$13742.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$13751.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$13881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$14027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$14040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$14049.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$14130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$14468.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$14477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$14727.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$14731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$14738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$14779.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$14866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$15001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$15041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$15069.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$14738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148206.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$15205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$15393.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$15431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$15441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$15441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$15465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148177.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$15751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$15929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$15937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$16025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148126.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148105.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148103.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$16415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$16504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$16556.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$16678.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$16788.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$16888.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$16896.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148045.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$17036.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148023.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$17261.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$17278.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148002.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$5511.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147986.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147663.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$17692.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147980.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$17941.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147952.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147951.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147930.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$18299.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$18418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$18507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147907.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$18530.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$5218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$5268.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$5322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$5345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$5345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$5389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$5418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$5418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$5489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$5489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$5498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$5523.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$5726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$5733.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$5742.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$5790.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$5868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$5894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$5957.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6015.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6024.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6051.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6051.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6070.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$6084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$6120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6136.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$6918.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$6207.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$6282.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$not$/home/joao/Documentos/Embarcatech/TarefaFPGA/Embarcatech-Tarefa-5-FPGA/hardware/litex/build/colorlight_i5/gateware/colorlight_i5.v:6451$1383_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$6353.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$6462.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6578.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$6493.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$6500.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$6543.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$6590.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6630.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$6700.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$6745.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$6745.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$6778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$6778.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$6785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$6795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$6820.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$6820.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$6827.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$6834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$6877.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$6896.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$6911.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$6918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$6945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$6945.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$6952.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$6959.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$7011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$7023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$7167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$7171.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$7205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$7209.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$7230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$7252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$7252.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$7471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$7528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$7731.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$7801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$7808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$7864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$7879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$7900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$7907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$7907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$7942.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$7942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$7955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$7955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8015.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8060.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8060.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8094.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8140.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8216.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$8192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8243.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148171.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8270.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3263:Mux$13366[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148141.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8322.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8382.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$8400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148005.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$8394.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$8579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$flatten\picorv32.\genblk2.pcpi_div.$0\pcpi_wait[0:0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$8740.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$8838.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$8978.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$10293.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148089.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$9077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$9077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$9084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$9144.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$9144.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$9174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$9174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$9181.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$9234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$9234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$9289.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$opt_dff.cc:272:make_patterns_logic$12382.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$9448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$9624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$9629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$9629.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$9676.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$8107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$9849.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$9940.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$9968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$abc9_ops.cc:595:break_scc$57367.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3175:And$13453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$opt_dff.cc:272:make_patterns_logic$12246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$opt_dff.cc:272:make_patterns_logic$12302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$opt_dff.cc:272:make_patterns_logic$12382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$opt_dff.cc:272:make_patterns_logic$12281.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$opt_dff.cc:272:make_patterns_logic$12825.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$opt_dff.cc:272:make_patterns_logic$51968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3175:And$13453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3263:Mux$13366[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$rtlil.cc:3263:Mux$13366[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$13765.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$14714.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$share.cc:669:make_supercell$12907.Y[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$13894.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$13505.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1064$2717_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1093$2819_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:870$2607_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$flatten\picorv32.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:872$2614_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$flatten\picorv32.$procmux$4020.A.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$14939.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$13291.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$procmux$6563_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$procmux$7845.B_AND_S[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$procmux$6563_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$11249.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$11673.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$procmux$7845.B_AND_S[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$procmux$7845.B_AND_S[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$auto$opt_dff.cc:272:make_patterns_logic$12342.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$13605.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$12612.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut\basesoc_uart_rx_fifo_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$10733.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$14805.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$auto$share.cc:669:make_supercell$12907.Y[23].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$14876.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$11392.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$11913.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$share.cc:669:make_supercell$12907.Y[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut\picorv32.mem_rdata_latched[18].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut\picorv32.mem_rdata_latched[19].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut\picorv32.mem_rdata_latched[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$9709.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$13961.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$14493.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut\sdram_bankmachine1_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147554$lut$aiger147553$11535.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$12630.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$auto$share.cc:669:make_supercell$12907.Y[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$12186.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$12284.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$14534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$12856.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$8506.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$6299.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147668.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147663.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$6393.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147646.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147708.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147712.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147713.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147758.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$18763.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$18691.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$18631.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147899.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147899.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147904.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147904.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147909.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$18459.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147920.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147930.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$18201.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$18142.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147942.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147945.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$18034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147952.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147961.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147963.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147963.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147973.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$17777.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$17547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147996.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$17385.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$17308.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148045.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148047.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148052.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148052.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$16880.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148059.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$16831.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$16705.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$16544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148089.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$16422.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$16250.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148115.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$16184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148121.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148135.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148141.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148143.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148154.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148154.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147554$lut$aiger147553$15769.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148157.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$15702.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148171.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148175.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148175.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148177.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147554$lut$aiger147553$15411.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147554$lut$aiger147553$15400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148196.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148206.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148223.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148224.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148224.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148237.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148248.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148259.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148270.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148272.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148278.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148278.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148286.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148292.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148292.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148301.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148311.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148315.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148315.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148319.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148321.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148321.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148329.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148342.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148342.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148346.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148353.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148353.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148360.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148360.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148371.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148383.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148386.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148386.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148389.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148395.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148398.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148402.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148407.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148411.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148424.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148426.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148430.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148436.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148439.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148439.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148446.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148458.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148468.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148654.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148478.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148478.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148487.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148489.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148495.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148495.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148511.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148511.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148515.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148532.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148539.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148548.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148566.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148566.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148573.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148641.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
Removed 0 unused cells and 9845 unused wires.

4.46. Executing AUTONAME pass.
Renamed 14002 objects in module colorlight_i5 (1666 iterations).
<suppressed ~14002 debug messages>

4.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `colorlight_i5'. Setting top module to colorlight_i5.

4.47.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

4.47.2. Analyzing design hierarchy..
Top module:  \colorlight_i5
Removed 0 unused modules.

4.48. Printing statistics.

=== colorlight_i5 ===

        +----------Local Count, excluding submodules.
        | 
     6128 wires
    24942 wire bits
     6128 public wires
    24942 public wire bits
       19 ports
       61 port bits
       79 cells
        3   $scopeinfo
       41   DP16KD
        1   EHXPLLL
        1   ODDRX1F
       32   TRELLIS_IO
        1   USRMCLK
     9403 submodules
      515   CCU2C
       98   L6MUX21
     5219   LUT4
      703   PFUMX
       24   TRELLIS_DPR16X4
     2844   TRELLIS_FF

=== design hierarchy ===

        +----------Count including submodules.
        | 
       79 colorlight_i5

        +----------Count including submodules.
        | 
     6128 wires
    24942 wire bits
     6128 public wires
    24942 public wire bits
       19 ports
       61 port bits
        - memories
        - memory bits
        - processes
       79 cells
        3   $scopeinfo
       41   DP16KD
        1   EHXPLLL
        1   ODDRX1F
       32   TRELLIS_IO
        1   USRMCLK
     9403 submodules
      515   CCU2C
       98   L6MUX21
     5219   LUT4
      703   PFUMX
       24   TRELLIS_DPR16X4
     2844   TRELLIS_FF

4.49. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Found and reported 0 problems.

5. Executing JSON backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 47950c0026, CPU: user 25.97s system 0.61s, MEM: 955.33 MB peak
Yosys 0.57+218 (git sha1 7ebd97216, clang++ 18.1.8 -fPIC -O3)
Time spent: 35% 1x autoname (10 sec), 12% 11x techmap (3 sec), ...
