// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "CONV.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic CONV::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic CONV::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<9> CONV::ap_ST_fsm_state1 = "1";
const sc_lv<9> CONV::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<9> CONV::ap_ST_fsm_state5 = "100";
const sc_lv<9> CONV::ap_ST_fsm_pp1_stage0 = "1000";
const sc_lv<9> CONV::ap_ST_fsm_state8 = "10000";
const sc_lv<9> CONV::ap_ST_fsm_pp2_stage0 = "100000";
const sc_lv<9> CONV::ap_ST_fsm_state14 = "1000000";
const sc_lv<9> CONV::ap_ST_fsm_pp3_stage0 = "10000000";
const sc_lv<9> CONV::ap_ST_fsm_state18 = "100000000";
const bool CONV::ap_const_boolean_1 = true;
const sc_lv<32> CONV::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> CONV::ap_const_lv32_1 = "1";
const bool CONV::ap_const_boolean_0 = false;
const sc_lv<1> CONV::ap_const_lv1_0 = "0";
const sc_lv<32> CONV::ap_const_lv32_2 = "10";
const sc_lv<32> CONV::ap_const_lv32_3 = "11";
const sc_lv<32> CONV::ap_const_lv32_5 = "101";
const sc_lv<32> CONV::ap_const_lv32_6 = "110";
const sc_lv<32> CONV::ap_const_lv32_7 = "111";
const sc_lv<1> CONV::ap_const_lv1_1 = "1";
const sc_lv<32> CONV::ap_const_lv32_4 = "100";
const sc_lv<14> CONV::ap_const_lv14_0 = "00000000000000";
const sc_lv<7> CONV::ap_const_lv7_0 = "0000000";
const sc_lv<4> CONV::ap_const_lv4_0 = "0000";
const sc_lv<2> CONV::ap_const_lv2_0 = "00";
const sc_lv<17> CONV::ap_const_lv17_0 = "00000000000000000";
const sc_lv<16> CONV::ap_const_lv16_0 = "0000000000000000";
const sc_lv<14> CONV::ap_const_lv14_2710 = "10011100010000";
const sc_lv<14> CONV::ap_const_lv14_1 = "1";
const sc_lv<7> CONV::ap_const_lv7_1 = "1";
const sc_lv<7> CONV::ap_const_lv7_64 = "1100100";
const sc_lv<4> CONV::ap_const_lv4_9 = "1001";
const sc_lv<4> CONV::ap_const_lv4_1 = "1";
const sc_lv<2> CONV::ap_const_lv2_1 = "1";
const sc_lv<2> CONV::ap_const_lv2_3 = "11";
const sc_lv<17> CONV::ap_const_lv17_151A4 = "10101000110100100";
const sc_lv<17> CONV::ap_const_lv17_1 = "1";
const sc_lv<16> CONV::ap_const_lv16_708C = "111000010001100";
const sc_lv<7> CONV::ap_const_lv7_62 = "1100010";
const sc_lv<14> CONV::ap_const_lv14_2584 = "10010110000100";
const sc_lv<16> CONV::ap_const_lv16_1 = "1";
const sc_lv<14> CONV::ap_const_lv14_62 = "1100010";
const sc_lv<32> CONV::ap_const_lv32_8 = "1000";
const sc_lv<32> CONV::ap_const_lv32_F = "1111";
const sc_lv<8> CONV::ap_const_lv8_0 = "00000000";
const sc_lv<14> CONV::ap_const_lv14_64 = "1100100";

CONV::CONV(sc_module_name name) : sc_module(name), mVcdFile(0) {
    IBRAM_U = new CONV_IBRAM("IBRAM_U");
    IBRAM_U->clk(ap_clk);
    IBRAM_U->reset(ap_rst);
    IBRAM_U->address0(IBRAM_address0);
    IBRAM_U->ce0(IBRAM_ce0);
    IBRAM_U->we0(IBRAM_we0);
    IBRAM_U->d0(input_img_q0);
    IBRAM_U->q0(IBRAM_q0);
    OBRAM_U = new CONV_OBRAM("OBRAM_U");
    OBRAM_U->clk(ap_clk);
    OBRAM_U->reset(ap_rst);
    OBRAM_U->address0(OBRAM_address0);
    OBRAM_U->ce0(OBRAM_ce0);
    OBRAM_U->q0(OBRAM_q0);
    OBRAM_U->address1(OBRAM_addr_1_reg_1367);
    OBRAM_U->ce1(OBRAM_ce1);
    OBRAM_U->we1(OBRAM_we1);
    OBRAM_U->d1(OBRAM_d1);
    WBRAM_U = new CONV_WBRAM("WBRAM_U");
    WBRAM_U->clk(ap_clk);
    WBRAM_U->reset(ap_rst);
    WBRAM_U->address0(WBRAM_address0);
    WBRAM_U->ce0(WBRAM_ce0);
    WBRAM_U->we0(WBRAM_we0);
    WBRAM_U->d0(kernel_q0);
    WBRAM_U->q0(WBRAM_q0);
    CNN_mac_muladd_7nbkb_U1 = new CNN_mac_muladd_7nbkb<1,1,7,8,7,14>("CNN_mac_muladd_7nbkb_U1");
    CNN_mac_muladd_7nbkb_U1->din0(grp_fu_1125_p0);
    CNN_mac_muladd_7nbkb_U1->din1(grp_fu_1125_p1);
    CNN_mac_muladd_7nbkb_U1->din2(grp_fu_1125_p2);
    CNN_mac_muladd_7nbkb_U1->dout(grp_fu_1125_p3);
    CNN_mac_muladd_7nbkb_U2 = new CNN_mac_muladd_7nbkb<1,1,7,8,7,14>("CNN_mac_muladd_7nbkb_U2");
    CNN_mac_muladd_7nbkb_U2->din0(grp_fu_1134_p0);
    CNN_mac_muladd_7nbkb_U2->din1(grp_fu_1134_p1);
    CNN_mac_muladd_7nbkb_U2->din2(grp_fu_1134_p2);
    CNN_mac_muladd_7nbkb_U2->dout(grp_fu_1134_p3);
    CNN_mac_muladd_7nbkb_U3 = new CNN_mac_muladd_7nbkb<1,1,7,8,7,14>("CNN_mac_muladd_7nbkb_U3");
    CNN_mac_muladd_7nbkb_U3->din0(grp_fu_1142_p0);
    CNN_mac_muladd_7nbkb_U3->din1(grp_fu_1142_p1);
    CNN_mac_muladd_7nbkb_U3->din2(grp_fu_1142_p2);
    CNN_mac_muladd_7nbkb_U3->dout(grp_fu_1142_p3);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_IBRAM_address0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( tmp_4_cast_fu_441_p1 );
    sensitive << ( tmp_43_cast_fu_1029_p1 );

    SC_METHOD(thread_IBRAM_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp2_iter2 );

    SC_METHOD(thread_IBRAM_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten_reg_1162_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_OBRAM_address0);
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( tmp_13_fu_1088_p1 );
    sensitive << ( ap_enable_reg_pp2_iter3 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( tmp_28_fu_1057_p1 );
    sensitive << ( ap_block_pp3_stage0 );

    SC_METHOD(thread_OBRAM_ce0);
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter3 );

    SC_METHOD(thread_OBRAM_ce1);
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter4 );

    SC_METHOD(thread_OBRAM_d1);
    sensitive << ( tmp_18_mid2_reg_1351_pp2_iter3_reg );
    sensitive << ( temp_reg_1361 );
    sensitive << ( ap_enable_reg_pp2_iter4 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( tmp_29_fu_1061_p2 );

    SC_METHOD(thread_OBRAM_we1);
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( exitcond_flatten3_reg_1234_pp2_iter3_reg );
    sensitive << ( ap_enable_reg_pp2_iter4 );

    SC_METHOD(thread_WBRAM_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( tmp_30_cast_fu_595_p1 );
    sensitive << ( tmp_19_cast_mid2_v_fu_992_p3 );

    SC_METHOD(thread_WBRAM_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter2 );

    SC_METHOD(thread_WBRAM_we0);
    sensitive << ( exitcond_flatten8_reg_1203 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp2_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp3_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state14);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state18);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state8);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_pp2_stage0);

    SC_METHOD(thread_ap_block_pp2_stage0_11001);

    SC_METHOD(thread_ap_block_pp2_stage0_subdone);

    SC_METHOD(thread_ap_block_pp3_stage0);

    SC_METHOD(thread_ap_block_pp3_stage0_11001);

    SC_METHOD(thread_ap_block_pp3_stage0_subdone);

    SC_METHOD(thread_ap_block_state10_pp2_stage0_iter1);

    SC_METHOD(thread_ap_block_state11_pp2_stage0_iter2);

    SC_METHOD(thread_ap_block_state12_pp2_stage0_iter3);

    SC_METHOD(thread_ap_block_state13_pp2_stage0_iter4);

    SC_METHOD(thread_ap_block_state15_pp3_stage0_iter0);

    SC_METHOD(thread_ap_block_state16_pp3_stage0_iter1);

    SC_METHOD(thread_ap_block_state17_pp3_stage0_iter2);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state6_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state7_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state9_pp2_stage0_iter0);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten_fu_382_p2 );

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state6);
    sensitive << ( exitcond_flatten8_fu_470_p2 );

    SC_METHOD(thread_ap_condition_pp2_exit_iter1_state10);
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );

    SC_METHOD(thread_ap_condition_pp3_exit_iter0_state15);
    sensitive << ( exitcond_fu_1076_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state18 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_enable_pp2);
    sensitive << ( ap_idle_pp2 );

    SC_METHOD(thread_ap_enable_pp3);
    sensitive << ( ap_idle_pp3 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_ap_idle_pp2);
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_enable_reg_pp2_iter3 );
    sensitive << ( ap_enable_reg_pp2_iter4 );

    SC_METHOD(thread_ap_idle_pp3);
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( ap_enable_reg_pp3_iter2 );

    SC_METHOD(thread_ap_phi_mux_i_phi_fu_243_p4);
    sensitive << ( i_reg_239 );
    sensitive << ( exitcond_flatten_reg_1162 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( tmp_3_mid2_v_v_reg_1176 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_m_1_phi_fu_342_p4);
    sensitive << ( m_1_reg_338 );
    sensitive << ( exitcond_flatten3_reg_1234_pp2_iter1_reg );
    sensitive << ( tmp_8_cast_mid2_reg_1311 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_ap_phi_mux_m_phi_fu_276_p4);
    sensitive << ( m_reg_272 );
    sensitive << ( exitcond_flatten8_reg_1203 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( tmp_7_mid2_v_reg_1212 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_phi_mux_n_1_phi_fu_353_p4);
    sensitive << ( n_1_reg_349 );
    sensitive << ( exitcond_flatten3_reg_1234_pp2_iter1_reg );
    sensitive << ( tmp_17_cast_mid2_reg_1325 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state18 );

    SC_METHOD(thread_exitcond1_fu_400_p2);
    sensitive << ( j_reg_250 );
    sensitive << ( exitcond_flatten_fu_382_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond1_mid1_fu_666_p2);
    sensitive << ( exitcond1_mid_fu_630_p2 );
    sensitive << ( not_exitcond_flatten_1_fu_660_p2 );

    SC_METHOD(thread_exitcond1_mid_fu_630_p2);
    sensitive << ( exitcond3_fu_624_p2 );
    sensitive << ( not_exitcond_flatten_fu_618_p2 );

    SC_METHOD(thread_exitcond2_fu_488_p2);
    sensitive << ( n_reg_283 );
    sensitive << ( exitcond_flatten8_fu_470_p2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_exitcond3_fu_624_p2);
    sensitive << ( j_1_reg_327 );
    sensitive << ( exitcond_flatten3_fu_600_p2 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_exitcond_flatten15_m_fu_642_p2);
    sensitive << ( not_exitcond_flatten_fu_618_p2 );
    sensitive << ( exitcond_flatten2_fu_636_p2 );

    SC_METHOD(thread_exitcond_flatten15_n_fu_654_p2);
    sensitive << ( exitcond_flatten2_fu_636_p2 );

    SC_METHOD(thread_exitcond_flatten1_fu_612_p2);
    sensitive << ( indvar_flatten2_reg_305 );
    sensitive << ( exitcond_flatten3_fu_600_p2 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_exitcond_flatten2_fu_636_p2);
    sensitive << ( indvar_flatten3_reg_316 );
    sensitive << ( exitcond_flatten3_fu_600_p2 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_exitcond_flatten3_fu_600_p2);
    sensitive << ( indvar_flatten1_reg_294 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_exitcond_flatten8_fu_470_p2);
    sensitive << ( indvar_flatten6_reg_261 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_382_p2);
    sensitive << ( indvar_flatten_reg_228 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_fu_1076_p2);
    sensitive << ( k_reg_371 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( ap_enable_reg_pp3_iter0 );

    SC_METHOD(thread_grp_fu_1125_p0);
    sensitive << ( exitcond_flatten_reg_1162 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_1125_p00 );

    SC_METHOD(thread_grp_fu_1125_p00);
    sensitive << ( tmp_3_mid2_v_v_reg_1176 );

    SC_METHOD(thread_grp_fu_1125_p1);
    sensitive << ( exitcond_flatten_reg_1162 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_grp_fu_1125_p2);
    sensitive << ( exitcond_flatten_reg_1162 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_cast_fu_434_p1 );

    SC_METHOD(thread_grp_fu_1134_p0);
    sensitive << ( exitcond_flatten_reg_1162 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_1134_p00 );

    SC_METHOD(thread_grp_fu_1134_p00);
    sensitive << ( tmp_3_mid2_v_v_reg_1176 );

    SC_METHOD(thread_grp_fu_1134_p1);
    sensitive << ( exitcond_flatten_reg_1162 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_grp_fu_1134_p2);
    sensitive << ( exitcond_flatten_reg_1162 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_9_cast_fu_434_p1 );

    SC_METHOD(thread_grp_fu_1142_p0);
    sensitive << ( exitcond_flatten3_reg_1234_pp2_iter1_reg );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( grp_fu_1142_p00 );

    SC_METHOD(thread_grp_fu_1142_p00);
    sensitive << ( tmp_20_mid2_reg_1331 );

    SC_METHOD(thread_grp_fu_1142_p1);
    sensitive << ( exitcond_flatten3_reg_1234_pp2_iter1_reg );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_grp_fu_1142_p2);
    sensitive << ( exitcond_flatten3_reg_1234_pp2_iter1_reg );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( grp_fu_1142_p20 );

    SC_METHOD(thread_grp_fu_1142_p20);
    sensitive << ( tmp_23_fu_1020_p2 );

    SC_METHOD(thread_i_1_mid2_fu_899_p3);
    sensitive << ( exitcond1_mid1_reg_1266 );
    sensitive << ( i_1_mid_fu_835_p3 );
    sensitive << ( i_3_fu_863_p2 );

    SC_METHOD(thread_i_1_mid_fu_835_p3);
    sensitive << ( i_1_reg_360 );
    sensitive << ( tmp_32_reg_1260 );

    SC_METHOD(thread_i_2_fu_394_p2);
    sensitive << ( ap_phi_mux_i_phi_fu_243_p4 );

    SC_METHOD(thread_i_3_fu_863_p2);
    sensitive << ( i_1_mid_fu_835_p3 );

    SC_METHOD(thread_indvar_flatten13_op_fu_698_p2);
    sensitive << ( indvar_flatten3_reg_316 );

    SC_METHOD(thread_indvar_flatten34_op_fu_712_p2);
    sensitive << ( indvar_flatten2_reg_305 );

    SC_METHOD(thread_indvar_flatten_next1_fu_704_p3);
    sensitive << ( tmp_32_fu_648_p2 );
    sensitive << ( indvar_flatten13_op_fu_698_p2 );

    SC_METHOD(thread_indvar_flatten_next2_fu_718_p3);
    sensitive << ( exitcond_flatten1_fu_612_p2 );
    sensitive << ( indvar_flatten34_op_fu_712_p2 );

    SC_METHOD(thread_indvar_flatten_next3_fu_606_p2);
    sensitive << ( indvar_flatten1_reg_294 );

    SC_METHOD(thread_indvar_flatten_next7_fu_476_p2);
    sensitive << ( indvar_flatten6_reg_261 );

    SC_METHOD(thread_indvar_flatten_next_fu_388_p2);
    sensitive << ( indvar_flatten_reg_228 );

    SC_METHOD(thread_input_img_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_1_fu_437_p1 );

    SC_METHOD(thread_input_img_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_j_1_mid2_fu_684_p3);
    sensitive << ( j_1_reg_327 );
    sensitive << ( tmp_35_fu_678_p2 );

    SC_METHOD(thread_j_2_fu_422_p2);
    sensitive << ( j_mid2_fu_406_p3 );

    SC_METHOD(thread_j_3_fu_692_p2);
    sensitive << ( j_1_mid2_fu_684_p3 );

    SC_METHOD(thread_j_mid2_fu_406_p3);
    sensitive << ( j_reg_250 );
    sensitive << ( exitcond1_fu_400_p2 );

    SC_METHOD(thread_k_1_fu_1082_p2);
    sensitive << ( k_reg_371 );

    SC_METHOD(thread_kernel_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( sum_cast_fu_559_p1 );

    SC_METHOD(thread_kernel_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_m_2_fu_482_p2);
    sensitive << ( ap_phi_mux_m_phi_fu_276_p4 );

    SC_METHOD(thread_m_3_fu_794_p2);
    sensitive << ( ap_phi_mux_m_1_phi_fu_342_p4 );

    SC_METHOD(thread_n_1_mid_fu_800_p3);
    sensitive << ( exitcond_flatten1_reg_1243 );
    sensitive << ( ap_phi_mux_n_1_phi_fu_353_p4 );

    SC_METHOD(thread_n_2_fu_564_p2);
    sensitive << ( n_mid2_fu_494_p3 );

    SC_METHOD(thread_n_3_fu_829_p2);
    sensitive << ( n_1_mid_fu_800_p3 );

    SC_METHOD(thread_n_mid2_fu_494_p3);
    sensitive << ( n_reg_283 );
    sensitive << ( exitcond2_fu_488_p2 );

    SC_METHOD(thread_not_exitcond_flatten_1_fu_660_p2);
    sensitive << ( exitcond_flatten1_fu_612_p2 );
    sensitive << ( exitcond_flatten15_n_fu_654_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_618_p2);
    sensitive << ( exitcond_flatten1_fu_612_p2 );

    SC_METHOD(thread_output_img_address0);
    sensitive << ( tmp_13_reg_1387_pp3_iter1_reg );
    sensitive << ( ap_enable_reg_pp3_iter2 );
    sensitive << ( ap_block_pp3_stage0 );

    SC_METHOD(thread_output_img_ce0);
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( ap_enable_reg_pp3_iter2 );

    SC_METHOD(thread_output_img_d0);
    sensitive << ( x_assign_1_reg_1397 );
    sensitive << ( ap_enable_reg_pp3_iter2 );
    sensitive << ( ap_block_pp3_stage0 );

    SC_METHOD(thread_output_img_we0);
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( exitcond_reg_1378_pp3_iter1_reg );
    sensitive << ( ap_enable_reg_pp3_iter2 );

    SC_METHOD(thread_p_shl1_cast_fu_580_p1);
    sensitive << ( tmp_7_fu_573_p3 );

    SC_METHOD(thread_p_shl2_cast_fu_742_p1);
    sensitive << ( tmp_11_fu_734_p3 );

    SC_METHOD(thread_p_shl3_cast_fu_925_p1);
    sensitive << ( tmp_24_fu_918_p3 );

    SC_METHOD(thread_p_shl4_fu_949_p1);
    sensitive << ( tmp_30_fu_942_p3 );

    SC_METHOD(thread_p_shl_cast_fu_460_p1);
    sensitive << ( p_shl_fu_452_p3 );

    SC_METHOD(thread_p_shl_cast_mid1_fu_514_p1);
    sensitive << ( p_shl_mid1_fu_506_p3 );

    SC_METHOD(thread_p_shl_fu_452_p3);
    sensitive << ( ap_phi_mux_m_phi_fu_276_p4 );

    SC_METHOD(thread_p_shl_mid1_fu_506_p3);
    sensitive << ( m_2_fu_482_p2 );

    SC_METHOD(thread_sum_cast_fu_559_p1);
    sensitive << ( sum_fu_554_p2 );

    SC_METHOD(thread_sum_fu_554_p2);
    sensitive << ( tmp_reg_1198 );
    sensitive << ( tmp_13_cast_fu_550_p1 );

    SC_METHOD(thread_tmp_10_fu_590_p2);
    sensitive << ( tmp_11_cast_reg_1219 );
    sensitive << ( tmp_2_fu_584_p2 );

    SC_METHOD(thread_tmp_11_cast_fu_540_p1);
    sensitive << ( n_mid2_fu_494_p3 );

    SC_METHOD(thread_tmp_11_fu_734_p3);
    sensitive << ( ap_phi_mux_m_1_phi_fu_342_p4 );

    SC_METHOD(thread_tmp_13_cast_fu_550_p1);
    sensitive << ( tmp_8_fu_544_p2 );

    SC_METHOD(thread_tmp_13_fu_1088_p1);
    sensitive << ( k_reg_371 );

    SC_METHOD(thread_tmp_14_fu_746_p2);
    sensitive << ( p_shl2_cast_fu_742_p1 );
    sensitive << ( tmp_8_cast1_fu_730_p1 );

    SC_METHOD(thread_tmp_15_fu_1107_p2);
    sensitive << ( exitcond_reg_1378 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( x_assign_fu_1097_p2 );

    SC_METHOD(thread_tmp_16_cast_fu_756_p1);
    sensitive << ( ap_phi_mux_n_1_phi_fu_353_p4 );

    SC_METHOD(thread_tmp_16_fu_760_p2);
    sensitive << ( tmp_32_cast_fu_752_p1 );
    sensitive << ( tmp_16_cast_fu_756_p1 );

    SC_METHOD(thread_tmp_16_mid1_fu_983_p1);
    sensitive << ( n_3_reg_1319 );

    SC_METHOD(thread_tmp_17_cast_mid2_cas_fu_980_p1);
    sensitive << ( tmp_17_cast_mid2_reg_1325 );

    SC_METHOD(thread_tmp_17_cast_mid2_fu_842_p3);
    sensitive << ( exitcond_flatten15_m_reg_1252 );
    sensitive << ( n_3_fu_829_p2 );
    sensitive << ( n_1_mid_fu_800_p3 );

    SC_METHOD(thread_tmp_17_fu_766_p2);
    sensitive << ( ap_phi_mux_m_1_phi_fu_342_p4 );
    sensitive << ( ap_phi_mux_n_1_phi_fu_353_p4 );

    SC_METHOD(thread_tmp_17_mid1_fu_1000_p2);
    sensitive << ( tmp_8_cast_mid2_reg_1311 );
    sensitive << ( n_3_reg_1319 );

    SC_METHOD(thread_tmp_18_fu_772_p2);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( exitcond_flatten1_reg_1243 );
    sensitive << ( exitcond_flatten15_m_reg_1252 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( tmp_17_fu_766_p2 );

    SC_METHOD(thread_tmp_18_mid1_fu_1004_p2);
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( exitcond_flatten3_reg_1234_pp2_iter1_reg );
    sensitive << ( exitcond_flatten15_m_reg_1252_pp2_iter1_reg );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( tmp_17_mid1_fu_1000_p2 );

    SC_METHOD(thread_tmp_18_mid2_fu_1010_p3);
    sensitive << ( exitcond_flatten15_m_reg_1252_pp2_iter1_reg );
    sensitive << ( tmp_18_mid1_fu_1004_p2 );
    sensitive << ( tmp_18_mid3_fu_974_p3 );

    SC_METHOD(thread_tmp_18_mid3_fu_974_p3);
    sensitive << ( exitcond_flatten1_reg_1243_pp2_iter1_reg );
    sensitive << ( tmp_18_reg_1299 );
    sensitive << ( tmp_18_mid_fu_969_p2 );

    SC_METHOD(thread_tmp_18_mid_fu_969_p2);
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( exitcond_flatten3_reg_1234_pp2_iter1_reg );
    sensitive << ( exitcond_flatten1_reg_1243_pp2_iter1_reg );
    sensitive << ( exitcond_flatten15_m_reg_1252_pp2_iter1_reg );
    sensitive << ( m_3_reg_1304 );
    sensitive << ( ap_enable_reg_pp2_iter2 );

    SC_METHOD(thread_tmp_19_cast_mid255_v_1_fu_965_p1);
    sensitive << ( tmp_19_cast_mid255_v_fu_959_p3 );

    SC_METHOD(thread_tmp_19_cast_mid255_v_fu_959_p3);
    sensitive << ( exitcond_flatten1_reg_1243_pp2_iter1_reg );
    sensitive << ( tmp_16_reg_1294 );
    sensitive << ( tmp_35_cast_fu_935_p1 );

    SC_METHOD(thread_tmp_19_cast_mid2_v_fu_992_p3);
    sensitive << ( exitcond_flatten15_m_reg_1252_pp2_iter1_reg );
    sensitive << ( tmp_33_fu_986_p2 );
    sensitive << ( tmp_19_cast_mid255_v_1_fu_965_p1 );

    SC_METHOD(thread_tmp_19_fu_782_p2);
    sensitive << ( i_1_reg_360 );
    sensitive << ( tmp_8_cast_fu_726_p1 );

    SC_METHOD(thread_tmp_19_mid1_fu_873_p2);
    sensitive << ( tmp_8_cast_mid2_cast_fu_814_p1 );
    sensitive << ( i_3_fu_863_p2 );

    SC_METHOD(thread_tmp_1_fu_437_p1);
    sensitive << ( grp_fu_1125_p3 );

    SC_METHOD(thread_tmp_20_fu_788_p0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( tmp_20_fu_788_p00 );

    SC_METHOD(thread_tmp_20_fu_788_p00);
    sensitive << ( i_1_reg_360 );

    SC_METHOD(thread_tmp_20_fu_788_p2);
    sensitive << ( tmp_20_fu_788_p0 );

    SC_METHOD(thread_tmp_20_mid2_fu_879_p3);
    sensitive << ( exitcond1_mid1_reg_1266 );
    sensitive << ( tmp_19_mid1_fu_873_p2 );
    sensitive << ( tmp_20_mid4_fu_849_p3 );

    SC_METHOD(thread_tmp_20_mid4_fu_849_p3);
    sensitive << ( exitcond_flatten15_m_reg_1252 );
    sensitive << ( tmp_8_cast_mid2_cast_fu_814_p1 );
    sensitive << ( tmp_20_mid_fu_822_p3 );

    SC_METHOD(thread_tmp_20_mid_fu_822_p3);
    sensitive << ( exitcond_flatten1_reg_1243 );
    sensitive << ( tmp_8_mid1_cast1_fu_818_p1 );
    sensitive << ( tmp_19_fu_782_p2 );

    SC_METHOD(thread_tmp_21_fu_1073_p1);
    sensitive << ( bias );

    SC_METHOD(thread_tmp_21_mid1_fu_886_p0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( tmp_21_mid1_fu_886_p00 );

    SC_METHOD(thread_tmp_21_mid1_fu_886_p00);
    sensitive << ( i_3_fu_863_p2 );

    SC_METHOD(thread_tmp_21_mid1_fu_886_p2);
    sensitive << ( tmp_21_mid1_fu_886_p0 );

    SC_METHOD(thread_tmp_21_mid2_fu_892_p3);
    sensitive << ( exitcond1_mid1_reg_1266 );
    sensitive << ( tmp_21_mid1_fu_886_p2 );
    sensitive << ( tmp_21_mid_fu_856_p3 );

    SC_METHOD(thread_tmp_21_mid_fu_856_p3);
    sensitive << ( tmp_32_reg_1260 );
    sensitive << ( tmp_20_fu_788_p2 );

    SC_METHOD(thread_tmp_23_fu_1020_p2);
    sensitive << ( j_1_mid2_reg_1273_pp2_iter1_reg );
    sensitive << ( tmp_17_cast_mid2_cas_fu_980_p1 );

    SC_METHOD(thread_tmp_24_fu_918_p3);
    sensitive << ( m_3_reg_1304 );

    SC_METHOD(thread_tmp_25_fu_1041_p0);
    sensitive << ( ap_enable_reg_pp2_iter3 );
    sensitive << ( IBRAM_q0 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_tmp_25_fu_1041_p1);
    sensitive << ( ap_enable_reg_pp2_iter3 );
    sensitive << ( WBRAM_q0 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_tmp_25_fu_1041_p2);
    sensitive << ( tmp_25_fu_1041_p0 );
    sensitive << ( tmp_25_fu_1041_p1 );

    SC_METHOD(thread_tmp_26_cast2_fu_906_p1);
    sensitive << ( j_1_mid2_reg_1273 );

    SC_METHOD(thread_tmp_26_fu_929_p2);
    sensitive << ( p_shl3_cast_fu_925_p1 );
    sensitive << ( tmp_8_mid1_cast_fu_915_p1 );

    SC_METHOD(thread_tmp_27_fu_909_p2);
    sensitive << ( tmp_26_cast2_fu_906_p1 );
    sensitive << ( tmp_21_mid2_fu_892_p3 );

    SC_METHOD(thread_tmp_28_fu_1057_p1);
    sensitive << ( tmp_27_reg_1341_pp2_iter2_reg );

    SC_METHOD(thread_tmp_29_fu_1061_p2);
    sensitive << ( temp_reg_1361 );
    sensitive << ( OBRAM_q0 );

    SC_METHOD(thread_tmp_2_fu_584_p2);
    sensitive << ( p_shl1_cast_fu_580_p1 );
    sensitive << ( tmp_7_mid2_cast_fu_570_p1 );

    SC_METHOD(thread_tmp_30_cast_fu_595_p1);
    sensitive << ( tmp_10_fu_590_p2 );

    SC_METHOD(thread_tmp_30_fu_942_p3);
    sensitive << ( tmp_8_cast_mid2_reg_1311 );

    SC_METHOD(thread_tmp_31_fu_953_p2);
    sensitive << ( p_shl4_fu_949_p1 );
    sensitive << ( tmp_8_mid2_cast_fu_939_p1 );

    SC_METHOD(thread_tmp_32_cast_fu_752_p1);
    sensitive << ( tmp_14_fu_746_p2 );

    SC_METHOD(thread_tmp_32_fu_648_p2);
    sensitive << ( exitcond_flatten1_fu_612_p2 );
    sensitive << ( exitcond_flatten15_m_fu_642_p2 );

    SC_METHOD(thread_tmp_33_fu_986_p2);
    sensitive << ( tmp_31_fu_953_p2 );
    sensitive << ( tmp_16_mid1_fu_983_p1 );

    SC_METHOD(thread_tmp_34_fu_672_p2);
    sensitive << ( exitcond_flatten15_m_fu_642_p2 );
    sensitive << ( exitcond1_mid1_fu_666_p2 );

    SC_METHOD(thread_tmp_35_cast_fu_935_p1);
    sensitive << ( tmp_26_fu_929_p2 );

    SC_METHOD(thread_tmp_35_fu_678_p2);
    sensitive << ( exitcond_flatten1_fu_612_p2 );
    sensitive << ( tmp_34_fu_672_p2 );

    SC_METHOD(thread_tmp_38_fu_1093_p1);
    sensitive << ( OBRAM_q0 );

    SC_METHOD(thread_tmp_3_mid2_v_v_fu_414_p3);
    sensitive << ( ap_phi_mux_i_phi_fu_243_p4 );
    sensitive << ( exitcond1_fu_400_p2 );
    sensitive << ( i_2_fu_394_p2 );

    SC_METHOD(thread_tmp_43_cast_fu_1029_p1);
    sensitive << ( grp_fu_1142_p3 );

    SC_METHOD(thread_tmp_4_cast_fu_441_p1);
    sensitive << ( tmp_4_reg_1193 );

    SC_METHOD(thread_tmp_5_cast7_fu_448_p1);
    sensitive << ( ap_phi_mux_m_phi_fu_276_p4 );

    SC_METHOD(thread_tmp_5_cast7_mid1_fu_502_p1);
    sensitive << ( m_2_fu_482_p2 );

    SC_METHOD(thread_tmp_6_fu_464_p2);
    sensitive << ( p_shl_cast_fu_460_p1 );
    sensitive << ( tmp_5_cast7_fu_448_p1 );

    SC_METHOD(thread_tmp_6_mid1_fu_518_p2);
    sensitive << ( p_shl_cast_mid1_fu_514_p1 );
    sensitive << ( tmp_5_cast7_mid1_fu_502_p1 );

    SC_METHOD(thread_tmp_6_mid2_fu_524_p3);
    sensitive << ( exitcond2_fu_488_p2 );
    sensitive << ( tmp_6_mid1_fu_518_p2 );
    sensitive << ( tmp_6_fu_464_p2 );

    SC_METHOD(thread_tmp_7_fu_573_p3);
    sensitive << ( tmp_7_mid2_v_reg_1212 );

    SC_METHOD(thread_tmp_7_mid2_cast_fu_570_p1);
    sensitive << ( tmp_7_mid2_v_reg_1212 );

    SC_METHOD(thread_tmp_7_mid2_v_fu_532_p3);
    sensitive << ( ap_phi_mux_m_phi_fu_276_p4 );
    sensitive << ( exitcond2_fu_488_p2 );
    sensitive << ( m_2_fu_482_p2 );

    SC_METHOD(thread_tmp_8_cast1_fu_730_p1);
    sensitive << ( ap_phi_mux_m_1_phi_fu_342_p4 );

    SC_METHOD(thread_tmp_8_cast_fu_726_p1);
    sensitive << ( ap_phi_mux_m_1_phi_fu_342_p4 );

    SC_METHOD(thread_tmp_8_cast_mid2_cast_fu_814_p1);
    sensitive << ( tmp_8_cast_mid2_fu_807_p3 );

    SC_METHOD(thread_tmp_8_cast_mid2_fu_807_p3);
    sensitive << ( exitcond_flatten1_reg_1243 );
    sensitive << ( m_3_fu_794_p2 );
    sensitive << ( ap_phi_mux_m_1_phi_fu_342_p4 );

    SC_METHOD(thread_tmp_8_fu_544_p2);
    sensitive << ( tmp_11_cast_fu_540_p1 );
    sensitive << ( tmp_6_mid2_fu_524_p3 );

    SC_METHOD(thread_tmp_8_mid1_cast1_fu_818_p1);
    sensitive << ( m_3_fu_794_p2 );

    SC_METHOD(thread_tmp_8_mid1_cast_fu_915_p1);
    sensitive << ( m_3_reg_1304 );

    SC_METHOD(thread_tmp_8_mid2_cast_fu_939_p1);
    sensitive << ( tmp_8_cast_mid2_reg_1311 );

    SC_METHOD(thread_tmp_9_cast_fu_434_p1);
    sensitive << ( j_mid2_reg_1171 );

    SC_METHOD(thread_tmp_fu_445_p1);
    sensitive << ( kernel_offset );

    SC_METHOD(thread_x_assign_1_fu_1113_p3);
    sensitive << ( tmp_15_fu_1107_p2 );
    sensitive << ( x_assign_cast_fu_1102_p2 );

    SC_METHOD(thread_x_assign_cast_fu_1102_p2);
    sensitive << ( tmp_21_reg_1373 );
    sensitive << ( tmp_38_fu_1093_p1 );

    SC_METHOD(thread_x_assign_fu_1097_p2);
    sensitive << ( bias );
    sensitive << ( OBRAM_q0 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( exitcond_flatten_fu_382_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_flatten8_fu_470_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( exitcond_fu_1076_p2 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_block_pp2_stage0_subdone );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_enable_reg_pp2_iter3 );
    sensitive << ( ap_enable_reg_pp2_iter4 );
    sensitive << ( ap_block_pp3_stage0_subdone );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( ap_enable_reg_pp3_iter2 );

    ap_CS_fsm = "000000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "CONV_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_img_address0, "(port)input_img_address0");
    sc_trace(mVcdFile, input_img_ce0, "(port)input_img_ce0");
    sc_trace(mVcdFile, input_img_q0, "(port)input_img_q0");
    sc_trace(mVcdFile, kernel_address0, "(port)kernel_address0");
    sc_trace(mVcdFile, kernel_ce0, "(port)kernel_ce0");
    sc_trace(mVcdFile, kernel_q0, "(port)kernel_q0");
    sc_trace(mVcdFile, kernel_offset, "(port)kernel_offset");
    sc_trace(mVcdFile, bias, "(port)bias");
    sc_trace(mVcdFile, output_img_address0, "(port)output_img_address0");
    sc_trace(mVcdFile, output_img_ce0, "(port)output_img_ce0");
    sc_trace(mVcdFile, output_img_we0, "(port)output_img_we0");
    sc_trace(mVcdFile, output_img_d0, "(port)output_img_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten_reg_228, "indvar_flatten_reg_228");
    sc_trace(mVcdFile, i_reg_239, "i_reg_239");
    sc_trace(mVcdFile, j_reg_250, "j_reg_250");
    sc_trace(mVcdFile, indvar_flatten6_reg_261, "indvar_flatten6_reg_261");
    sc_trace(mVcdFile, m_reg_272, "m_reg_272");
    sc_trace(mVcdFile, n_reg_283, "n_reg_283");
    sc_trace(mVcdFile, indvar_flatten1_reg_294, "indvar_flatten1_reg_294");
    sc_trace(mVcdFile, indvar_flatten2_reg_305, "indvar_flatten2_reg_305");
    sc_trace(mVcdFile, indvar_flatten3_reg_316, "indvar_flatten3_reg_316");
    sc_trace(mVcdFile, j_1_reg_327, "j_1_reg_327");
    sc_trace(mVcdFile, m_1_reg_338, "m_1_reg_338");
    sc_trace(mVcdFile, n_1_reg_349, "n_1_reg_349");
    sc_trace(mVcdFile, i_1_reg_360, "i_1_reg_360");
    sc_trace(mVcdFile, k_reg_371, "k_reg_371");
    sc_trace(mVcdFile, exitcond_flatten_fu_382_p2, "exitcond_flatten_fu_382_p2");
    sc_trace(mVcdFile, exitcond_flatten_reg_1162, "exitcond_flatten_reg_1162");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, exitcond_flatten_reg_1162_pp0_iter1_reg, "exitcond_flatten_reg_1162_pp0_iter1_reg");
    sc_trace(mVcdFile, indvar_flatten_next_fu_388_p2, "indvar_flatten_next_fu_388_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, j_mid2_fu_406_p3, "j_mid2_fu_406_p3");
    sc_trace(mVcdFile, j_mid2_reg_1171, "j_mid2_reg_1171");
    sc_trace(mVcdFile, tmp_3_mid2_v_v_fu_414_p3, "tmp_3_mid2_v_v_fu_414_p3");
    sc_trace(mVcdFile, tmp_3_mid2_v_v_reg_1176, "tmp_3_mid2_v_v_reg_1176");
    sc_trace(mVcdFile, j_2_fu_422_p2, "j_2_fu_422_p2");
    sc_trace(mVcdFile, grp_fu_1134_p3, "grp_fu_1134_p3");
    sc_trace(mVcdFile, tmp_4_reg_1193, "tmp_4_reg_1193");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, tmp_fu_445_p1, "tmp_fu_445_p1");
    sc_trace(mVcdFile, tmp_reg_1198, "tmp_reg_1198");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, exitcond_flatten8_fu_470_p2, "exitcond_flatten8_fu_470_p2");
    sc_trace(mVcdFile, exitcond_flatten8_reg_1203, "exitcond_flatten8_reg_1203");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_block_state6_pp1_stage0_iter0, "ap_block_state6_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp1_stage0_iter1, "ap_block_state7_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, indvar_flatten_next7_fu_476_p2, "indvar_flatten_next7_fu_476_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, tmp_7_mid2_v_fu_532_p3, "tmp_7_mid2_v_fu_532_p3");
    sc_trace(mVcdFile, tmp_7_mid2_v_reg_1212, "tmp_7_mid2_v_reg_1212");
    sc_trace(mVcdFile, tmp_11_cast_fu_540_p1, "tmp_11_cast_fu_540_p1");
    sc_trace(mVcdFile, tmp_11_cast_reg_1219, "tmp_11_cast_reg_1219");
    sc_trace(mVcdFile, n_2_fu_564_p2, "n_2_fu_564_p2");
    sc_trace(mVcdFile, exitcond_flatten3_fu_600_p2, "exitcond_flatten3_fu_600_p2");
    sc_trace(mVcdFile, exitcond_flatten3_reg_1234, "exitcond_flatten3_reg_1234");
    sc_trace(mVcdFile, ap_CS_fsm_pp2_stage0, "ap_CS_fsm_pp2_stage0");
    sc_trace(mVcdFile, ap_block_state9_pp2_stage0_iter0, "ap_block_state9_pp2_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state10_pp2_stage0_iter1, "ap_block_state10_pp2_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state11_pp2_stage0_iter2, "ap_block_state11_pp2_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state12_pp2_stage0_iter3, "ap_block_state12_pp2_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state13_pp2_stage0_iter4, "ap_block_state13_pp2_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp2_stage0_11001, "ap_block_pp2_stage0_11001");
    sc_trace(mVcdFile, exitcond_flatten3_reg_1234_pp2_iter1_reg, "exitcond_flatten3_reg_1234_pp2_iter1_reg");
    sc_trace(mVcdFile, exitcond_flatten3_reg_1234_pp2_iter2_reg, "exitcond_flatten3_reg_1234_pp2_iter2_reg");
    sc_trace(mVcdFile, exitcond_flatten3_reg_1234_pp2_iter3_reg, "exitcond_flatten3_reg_1234_pp2_iter3_reg");
    sc_trace(mVcdFile, indvar_flatten_next3_fu_606_p2, "indvar_flatten_next3_fu_606_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter0, "ap_enable_reg_pp2_iter0");
    sc_trace(mVcdFile, exitcond_flatten1_fu_612_p2, "exitcond_flatten1_fu_612_p2");
    sc_trace(mVcdFile, exitcond_flatten1_reg_1243, "exitcond_flatten1_reg_1243");
    sc_trace(mVcdFile, exitcond_flatten1_reg_1243_pp2_iter1_reg, "exitcond_flatten1_reg_1243_pp2_iter1_reg");
    sc_trace(mVcdFile, exitcond_flatten15_m_fu_642_p2, "exitcond_flatten15_m_fu_642_p2");
    sc_trace(mVcdFile, exitcond_flatten15_m_reg_1252, "exitcond_flatten15_m_reg_1252");
    sc_trace(mVcdFile, exitcond_flatten15_m_reg_1252_pp2_iter1_reg, "exitcond_flatten15_m_reg_1252_pp2_iter1_reg");
    sc_trace(mVcdFile, tmp_32_fu_648_p2, "tmp_32_fu_648_p2");
    sc_trace(mVcdFile, tmp_32_reg_1260, "tmp_32_reg_1260");
    sc_trace(mVcdFile, exitcond1_mid1_fu_666_p2, "exitcond1_mid1_fu_666_p2");
    sc_trace(mVcdFile, exitcond1_mid1_reg_1266, "exitcond1_mid1_reg_1266");
    sc_trace(mVcdFile, j_1_mid2_fu_684_p3, "j_1_mid2_fu_684_p3");
    sc_trace(mVcdFile, j_1_mid2_reg_1273, "j_1_mid2_reg_1273");
    sc_trace(mVcdFile, j_1_mid2_reg_1273_pp2_iter1_reg, "j_1_mid2_reg_1273_pp2_iter1_reg");
    sc_trace(mVcdFile, j_3_fu_692_p2, "j_3_fu_692_p2");
    sc_trace(mVcdFile, indvar_flatten_next1_fu_704_p3, "indvar_flatten_next1_fu_704_p3");
    sc_trace(mVcdFile, indvar_flatten_next2_fu_718_p3, "indvar_flatten_next2_fu_718_p3");
    sc_trace(mVcdFile, tmp_16_fu_760_p2, "tmp_16_fu_760_p2");
    sc_trace(mVcdFile, tmp_16_reg_1294, "tmp_16_reg_1294");
    sc_trace(mVcdFile, tmp_18_fu_772_p2, "tmp_18_fu_772_p2");
    sc_trace(mVcdFile, tmp_18_reg_1299, "tmp_18_reg_1299");
    sc_trace(mVcdFile, m_3_fu_794_p2, "m_3_fu_794_p2");
    sc_trace(mVcdFile, m_3_reg_1304, "m_3_reg_1304");
    sc_trace(mVcdFile, tmp_8_cast_mid2_fu_807_p3, "tmp_8_cast_mid2_fu_807_p3");
    sc_trace(mVcdFile, tmp_8_cast_mid2_reg_1311, "tmp_8_cast_mid2_reg_1311");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter1, "ap_enable_reg_pp2_iter1");
    sc_trace(mVcdFile, n_3_fu_829_p2, "n_3_fu_829_p2");
    sc_trace(mVcdFile, n_3_reg_1319, "n_3_reg_1319");
    sc_trace(mVcdFile, tmp_17_cast_mid2_fu_842_p3, "tmp_17_cast_mid2_fu_842_p3");
    sc_trace(mVcdFile, tmp_17_cast_mid2_reg_1325, "tmp_17_cast_mid2_reg_1325");
    sc_trace(mVcdFile, tmp_20_mid2_fu_879_p3, "tmp_20_mid2_fu_879_p3");
    sc_trace(mVcdFile, tmp_20_mid2_reg_1331, "tmp_20_mid2_reg_1331");
    sc_trace(mVcdFile, i_1_mid2_fu_899_p3, "i_1_mid2_fu_899_p3");
    sc_trace(mVcdFile, tmp_27_fu_909_p2, "tmp_27_fu_909_p2");
    sc_trace(mVcdFile, tmp_27_reg_1341, "tmp_27_reg_1341");
    sc_trace(mVcdFile, tmp_27_reg_1341_pp2_iter2_reg, "tmp_27_reg_1341_pp2_iter2_reg");
    sc_trace(mVcdFile, tmp_18_mid2_fu_1010_p3, "tmp_18_mid2_fu_1010_p3");
    sc_trace(mVcdFile, tmp_18_mid2_reg_1351, "tmp_18_mid2_reg_1351");
    sc_trace(mVcdFile, tmp_18_mid2_reg_1351_pp2_iter3_reg, "tmp_18_mid2_reg_1351_pp2_iter3_reg");
    sc_trace(mVcdFile, temp_reg_1361, "temp_reg_1361");
    sc_trace(mVcdFile, OBRAM_addr_1_reg_1367, "OBRAM_addr_1_reg_1367");
    sc_trace(mVcdFile, tmp_21_fu_1073_p1, "tmp_21_fu_1073_p1");
    sc_trace(mVcdFile, tmp_21_reg_1373, "tmp_21_reg_1373");
    sc_trace(mVcdFile, ap_CS_fsm_state14, "ap_CS_fsm_state14");
    sc_trace(mVcdFile, exitcond_fu_1076_p2, "exitcond_fu_1076_p2");
    sc_trace(mVcdFile, exitcond_reg_1378, "exitcond_reg_1378");
    sc_trace(mVcdFile, ap_CS_fsm_pp3_stage0, "ap_CS_fsm_pp3_stage0");
    sc_trace(mVcdFile, ap_block_state15_pp3_stage0_iter0, "ap_block_state15_pp3_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state16_pp3_stage0_iter1, "ap_block_state16_pp3_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state17_pp3_stage0_iter2, "ap_block_state17_pp3_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp3_stage0_11001, "ap_block_pp3_stage0_11001");
    sc_trace(mVcdFile, exitcond_reg_1378_pp3_iter1_reg, "exitcond_reg_1378_pp3_iter1_reg");
    sc_trace(mVcdFile, k_1_fu_1082_p2, "k_1_fu_1082_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter0, "ap_enable_reg_pp3_iter0");
    sc_trace(mVcdFile, tmp_13_fu_1088_p1, "tmp_13_fu_1088_p1");
    sc_trace(mVcdFile, tmp_13_reg_1387, "tmp_13_reg_1387");
    sc_trace(mVcdFile, tmp_13_reg_1387_pp3_iter1_reg, "tmp_13_reg_1387_pp3_iter1_reg");
    sc_trace(mVcdFile, x_assign_1_fu_1113_p3, "x_assign_1_fu_1113_p3");
    sc_trace(mVcdFile, x_assign_1_reg_1397, "x_assign_1_reg_1397");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state6, "ap_condition_pp1_exit_iter0_state6");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, ap_CS_fsm_state8, "ap_CS_fsm_state8");
    sc_trace(mVcdFile, ap_block_pp2_stage0_subdone, "ap_block_pp2_stage0_subdone");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter2, "ap_enable_reg_pp2_iter2");
    sc_trace(mVcdFile, ap_condition_pp2_exit_iter1_state10, "ap_condition_pp2_exit_iter1_state10");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter3, "ap_enable_reg_pp2_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter4, "ap_enable_reg_pp2_iter4");
    sc_trace(mVcdFile, ap_block_pp3_stage0_subdone, "ap_block_pp3_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp3_exit_iter0_state15, "ap_condition_pp3_exit_iter0_state15");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter1, "ap_enable_reg_pp3_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter2, "ap_enable_reg_pp3_iter2");
    sc_trace(mVcdFile, IBRAM_address0, "IBRAM_address0");
    sc_trace(mVcdFile, IBRAM_ce0, "IBRAM_ce0");
    sc_trace(mVcdFile, IBRAM_we0, "IBRAM_we0");
    sc_trace(mVcdFile, IBRAM_q0, "IBRAM_q0");
    sc_trace(mVcdFile, OBRAM_address0, "OBRAM_address0");
    sc_trace(mVcdFile, OBRAM_ce0, "OBRAM_ce0");
    sc_trace(mVcdFile, OBRAM_q0, "OBRAM_q0");
    sc_trace(mVcdFile, OBRAM_ce1, "OBRAM_ce1");
    sc_trace(mVcdFile, OBRAM_we1, "OBRAM_we1");
    sc_trace(mVcdFile, OBRAM_d1, "OBRAM_d1");
    sc_trace(mVcdFile, WBRAM_address0, "WBRAM_address0");
    sc_trace(mVcdFile, WBRAM_ce0, "WBRAM_ce0");
    sc_trace(mVcdFile, WBRAM_we0, "WBRAM_we0");
    sc_trace(mVcdFile, WBRAM_q0, "WBRAM_q0");
    sc_trace(mVcdFile, ap_phi_mux_i_phi_fu_243_p4, "ap_phi_mux_i_phi_fu_243_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_m_phi_fu_276_p4, "ap_phi_mux_m_phi_fu_276_p4");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, ap_phi_mux_m_1_phi_fu_342_p4, "ap_phi_mux_m_1_phi_fu_342_p4");
    sc_trace(mVcdFile, ap_block_pp2_stage0, "ap_block_pp2_stage0");
    sc_trace(mVcdFile, ap_phi_mux_n_1_phi_fu_353_p4, "ap_phi_mux_n_1_phi_fu_353_p4");
    sc_trace(mVcdFile, tmp_1_fu_437_p1, "tmp_1_fu_437_p1");
    sc_trace(mVcdFile, tmp_4_cast_fu_441_p1, "tmp_4_cast_fu_441_p1");
    sc_trace(mVcdFile, sum_cast_fu_559_p1, "sum_cast_fu_559_p1");
    sc_trace(mVcdFile, tmp_30_cast_fu_595_p1, "tmp_30_cast_fu_595_p1");
    sc_trace(mVcdFile, tmp_19_cast_mid2_v_fu_992_p3, "tmp_19_cast_mid2_v_fu_992_p3");
    sc_trace(mVcdFile, tmp_43_cast_fu_1029_p1, "tmp_43_cast_fu_1029_p1");
    sc_trace(mVcdFile, tmp_28_fu_1057_p1, "tmp_28_fu_1057_p1");
    sc_trace(mVcdFile, ap_block_pp3_stage0, "ap_block_pp3_stage0");
    sc_trace(mVcdFile, exitcond1_fu_400_p2, "exitcond1_fu_400_p2");
    sc_trace(mVcdFile, i_2_fu_394_p2, "i_2_fu_394_p2");
    sc_trace(mVcdFile, grp_fu_1125_p3, "grp_fu_1125_p3");
    sc_trace(mVcdFile, p_shl_fu_452_p3, "p_shl_fu_452_p3");
    sc_trace(mVcdFile, p_shl_cast_fu_460_p1, "p_shl_cast_fu_460_p1");
    sc_trace(mVcdFile, tmp_5_cast7_fu_448_p1, "tmp_5_cast7_fu_448_p1");
    sc_trace(mVcdFile, exitcond2_fu_488_p2, "exitcond2_fu_488_p2");
    sc_trace(mVcdFile, m_2_fu_482_p2, "m_2_fu_482_p2");
    sc_trace(mVcdFile, p_shl_mid1_fu_506_p3, "p_shl_mid1_fu_506_p3");
    sc_trace(mVcdFile, p_shl_cast_mid1_fu_514_p1, "p_shl_cast_mid1_fu_514_p1");
    sc_trace(mVcdFile, tmp_5_cast7_mid1_fu_502_p1, "tmp_5_cast7_mid1_fu_502_p1");
    sc_trace(mVcdFile, tmp_6_mid1_fu_518_p2, "tmp_6_mid1_fu_518_p2");
    sc_trace(mVcdFile, tmp_6_fu_464_p2, "tmp_6_fu_464_p2");
    sc_trace(mVcdFile, n_mid2_fu_494_p3, "n_mid2_fu_494_p3");
    sc_trace(mVcdFile, tmp_6_mid2_fu_524_p3, "tmp_6_mid2_fu_524_p3");
    sc_trace(mVcdFile, tmp_8_fu_544_p2, "tmp_8_fu_544_p2");
    sc_trace(mVcdFile, tmp_13_cast_fu_550_p1, "tmp_13_cast_fu_550_p1");
    sc_trace(mVcdFile, sum_fu_554_p2, "sum_fu_554_p2");
    sc_trace(mVcdFile, tmp_7_fu_573_p3, "tmp_7_fu_573_p3");
    sc_trace(mVcdFile, p_shl1_cast_fu_580_p1, "p_shl1_cast_fu_580_p1");
    sc_trace(mVcdFile, tmp_7_mid2_cast_fu_570_p1, "tmp_7_mid2_cast_fu_570_p1");
    sc_trace(mVcdFile, tmp_2_fu_584_p2, "tmp_2_fu_584_p2");
    sc_trace(mVcdFile, tmp_10_fu_590_p2, "tmp_10_fu_590_p2");
    sc_trace(mVcdFile, exitcond3_fu_624_p2, "exitcond3_fu_624_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_618_p2, "not_exitcond_flatten_fu_618_p2");
    sc_trace(mVcdFile, exitcond_flatten2_fu_636_p2, "exitcond_flatten2_fu_636_p2");
    sc_trace(mVcdFile, exitcond_flatten15_n_fu_654_p2, "exitcond_flatten15_n_fu_654_p2");
    sc_trace(mVcdFile, exitcond1_mid_fu_630_p2, "exitcond1_mid_fu_630_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_1_fu_660_p2, "not_exitcond_flatten_1_fu_660_p2");
    sc_trace(mVcdFile, tmp_34_fu_672_p2, "tmp_34_fu_672_p2");
    sc_trace(mVcdFile, tmp_35_fu_678_p2, "tmp_35_fu_678_p2");
    sc_trace(mVcdFile, indvar_flatten13_op_fu_698_p2, "indvar_flatten13_op_fu_698_p2");
    sc_trace(mVcdFile, indvar_flatten34_op_fu_712_p2, "indvar_flatten34_op_fu_712_p2");
    sc_trace(mVcdFile, tmp_11_fu_734_p3, "tmp_11_fu_734_p3");
    sc_trace(mVcdFile, p_shl2_cast_fu_742_p1, "p_shl2_cast_fu_742_p1");
    sc_trace(mVcdFile, tmp_8_cast1_fu_730_p1, "tmp_8_cast1_fu_730_p1");
    sc_trace(mVcdFile, tmp_14_fu_746_p2, "tmp_14_fu_746_p2");
    sc_trace(mVcdFile, tmp_32_cast_fu_752_p1, "tmp_32_cast_fu_752_p1");
    sc_trace(mVcdFile, tmp_16_cast_fu_756_p1, "tmp_16_cast_fu_756_p1");
    sc_trace(mVcdFile, tmp_17_fu_766_p2, "tmp_17_fu_766_p2");
    sc_trace(mVcdFile, tmp_8_cast_fu_726_p1, "tmp_8_cast_fu_726_p1");
    sc_trace(mVcdFile, tmp_20_fu_788_p0, "tmp_20_fu_788_p0");
    sc_trace(mVcdFile, tmp_8_mid1_cast1_fu_818_p1, "tmp_8_mid1_cast1_fu_818_p1");
    sc_trace(mVcdFile, tmp_19_fu_782_p2, "tmp_19_fu_782_p2");
    sc_trace(mVcdFile, n_1_mid_fu_800_p3, "n_1_mid_fu_800_p3");
    sc_trace(mVcdFile, tmp_8_cast_mid2_cast_fu_814_p1, "tmp_8_cast_mid2_cast_fu_814_p1");
    sc_trace(mVcdFile, tmp_20_mid_fu_822_p3, "tmp_20_mid_fu_822_p3");
    sc_trace(mVcdFile, tmp_20_fu_788_p2, "tmp_20_fu_788_p2");
    sc_trace(mVcdFile, i_1_mid_fu_835_p3, "i_1_mid_fu_835_p3");
    sc_trace(mVcdFile, i_3_fu_863_p2, "i_3_fu_863_p2");
    sc_trace(mVcdFile, tmp_19_mid1_fu_873_p2, "tmp_19_mid1_fu_873_p2");
    sc_trace(mVcdFile, tmp_20_mid4_fu_849_p3, "tmp_20_mid4_fu_849_p3");
    sc_trace(mVcdFile, tmp_21_mid1_fu_886_p0, "tmp_21_mid1_fu_886_p0");
    sc_trace(mVcdFile, tmp_21_mid1_fu_886_p2, "tmp_21_mid1_fu_886_p2");
    sc_trace(mVcdFile, tmp_21_mid_fu_856_p3, "tmp_21_mid_fu_856_p3");
    sc_trace(mVcdFile, tmp_26_cast2_fu_906_p1, "tmp_26_cast2_fu_906_p1");
    sc_trace(mVcdFile, tmp_21_mid2_fu_892_p3, "tmp_21_mid2_fu_892_p3");
    sc_trace(mVcdFile, tmp_24_fu_918_p3, "tmp_24_fu_918_p3");
    sc_trace(mVcdFile, p_shl3_cast_fu_925_p1, "p_shl3_cast_fu_925_p1");
    sc_trace(mVcdFile, tmp_8_mid1_cast_fu_915_p1, "tmp_8_mid1_cast_fu_915_p1");
    sc_trace(mVcdFile, tmp_26_fu_929_p2, "tmp_26_fu_929_p2");
    sc_trace(mVcdFile, tmp_30_fu_942_p3, "tmp_30_fu_942_p3");
    sc_trace(mVcdFile, p_shl4_fu_949_p1, "p_shl4_fu_949_p1");
    sc_trace(mVcdFile, tmp_8_mid2_cast_fu_939_p1, "tmp_8_mid2_cast_fu_939_p1");
    sc_trace(mVcdFile, tmp_35_cast_fu_935_p1, "tmp_35_cast_fu_935_p1");
    sc_trace(mVcdFile, tmp_19_cast_mid255_v_fu_959_p3, "tmp_19_cast_mid255_v_fu_959_p3");
    sc_trace(mVcdFile, tmp_18_mid_fu_969_p2, "tmp_18_mid_fu_969_p2");
    sc_trace(mVcdFile, tmp_31_fu_953_p2, "tmp_31_fu_953_p2");
    sc_trace(mVcdFile, tmp_16_mid1_fu_983_p1, "tmp_16_mid1_fu_983_p1");
    sc_trace(mVcdFile, tmp_33_fu_986_p2, "tmp_33_fu_986_p2");
    sc_trace(mVcdFile, tmp_19_cast_mid255_v_1_fu_965_p1, "tmp_19_cast_mid255_v_1_fu_965_p1");
    sc_trace(mVcdFile, tmp_17_mid1_fu_1000_p2, "tmp_17_mid1_fu_1000_p2");
    sc_trace(mVcdFile, tmp_18_mid1_fu_1004_p2, "tmp_18_mid1_fu_1004_p2");
    sc_trace(mVcdFile, tmp_18_mid3_fu_974_p3, "tmp_18_mid3_fu_974_p3");
    sc_trace(mVcdFile, tmp_17_cast_mid2_cas_fu_980_p1, "tmp_17_cast_mid2_cas_fu_980_p1");
    sc_trace(mVcdFile, tmp_23_fu_1020_p2, "tmp_23_fu_1020_p2");
    sc_trace(mVcdFile, grp_fu_1142_p3, "grp_fu_1142_p3");
    sc_trace(mVcdFile, tmp_25_fu_1041_p0, "tmp_25_fu_1041_p0");
    sc_trace(mVcdFile, tmp_25_fu_1041_p1, "tmp_25_fu_1041_p1");
    sc_trace(mVcdFile, tmp_25_fu_1041_p2, "tmp_25_fu_1041_p2");
    sc_trace(mVcdFile, tmp_29_fu_1061_p2, "tmp_29_fu_1061_p2");
    sc_trace(mVcdFile, tmp_38_fu_1093_p1, "tmp_38_fu_1093_p1");
    sc_trace(mVcdFile, x_assign_fu_1097_p2, "x_assign_fu_1097_p2");
    sc_trace(mVcdFile, tmp_15_fu_1107_p2, "tmp_15_fu_1107_p2");
    sc_trace(mVcdFile, x_assign_cast_fu_1102_p2, "x_assign_cast_fu_1102_p2");
    sc_trace(mVcdFile, grp_fu_1125_p0, "grp_fu_1125_p0");
    sc_trace(mVcdFile, grp_fu_1125_p1, "grp_fu_1125_p1");
    sc_trace(mVcdFile, grp_fu_1125_p2, "grp_fu_1125_p2");
    sc_trace(mVcdFile, tmp_9_cast_fu_434_p1, "tmp_9_cast_fu_434_p1");
    sc_trace(mVcdFile, grp_fu_1134_p0, "grp_fu_1134_p0");
    sc_trace(mVcdFile, grp_fu_1134_p1, "grp_fu_1134_p1");
    sc_trace(mVcdFile, grp_fu_1134_p2, "grp_fu_1134_p2");
    sc_trace(mVcdFile, grp_fu_1142_p0, "grp_fu_1142_p0");
    sc_trace(mVcdFile, grp_fu_1142_p1, "grp_fu_1142_p1");
    sc_trace(mVcdFile, grp_fu_1142_p2, "grp_fu_1142_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state18, "ap_CS_fsm_state18");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, ap_idle_pp2, "ap_idle_pp2");
    sc_trace(mVcdFile, ap_enable_pp2, "ap_enable_pp2");
    sc_trace(mVcdFile, ap_idle_pp3, "ap_idle_pp3");
    sc_trace(mVcdFile, ap_enable_pp3, "ap_enable_pp3");
    sc_trace(mVcdFile, grp_fu_1125_p00, "grp_fu_1125_p00");
    sc_trace(mVcdFile, grp_fu_1134_p00, "grp_fu_1134_p00");
    sc_trace(mVcdFile, grp_fu_1142_p00, "grp_fu_1142_p00");
    sc_trace(mVcdFile, grp_fu_1142_p20, "grp_fu_1142_p20");
    sc_trace(mVcdFile, tmp_20_fu_788_p00, "tmp_20_fu_788_p00");
    sc_trace(mVcdFile, tmp_21_mid1_fu_886_p00, "tmp_21_mid1_fu_886_p00");
#endif

    }
}

CONV::~CONV() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete IBRAM_U;
    delete OBRAM_U;
    delete WBRAM_U;
    delete CNN_mac_muladd_7nbkb_U1;
    delete CNN_mac_muladd_7nbkb_U2;
    delete CNN_mac_muladd_7nbkb_U3;
}

void CONV::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state6.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state6.read()))) {
            ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state6.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
            ap_enable_reg_pp1_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(exitcond_flatten3_fu_600_p2.read(), ap_const_lv1_1))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter1 = ap_enable_reg_pp2_iter0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter1_state10.read())) {
                ap_enable_reg_pp2_iter2 = ap_enable_reg_pp2_iter0.read();
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp2_iter2 = ap_enable_reg_pp2_iter1.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter3 = ap_enable_reg_pp2_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter4 = ap_enable_reg_pp2_iter3.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
            ap_enable_reg_pp2_iter4 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp3_exit_iter0_state15.read()))) {
            ap_enable_reg_pp3_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read())) {
            ap_enable_reg_pp3_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp3_exit_iter0_state15.read())) {
                ap_enable_reg_pp3_iter1 = (ap_condition_pp3_exit_iter0_state15.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp3_iter1 = ap_enable_reg_pp3_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp3_iter2 = ap_enable_reg_pp3_iter1.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read())) {
            ap_enable_reg_pp3_iter2 = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
        i_1_reg_360 = ap_const_lv7_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_reg_1234.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()))) {
        i_1_reg_360 = i_1_mid2_fu_899_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_1162.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        i_reg_239 = tmp_3_mid2_v_v_reg_1176.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        i_reg_239 = ap_const_lv7_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
        indvar_flatten1_reg_294 = ap_const_lv17_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_fu_600_p2.read()))) {
        indvar_flatten1_reg_294 = indvar_flatten_next3_fu_606_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
        indvar_flatten2_reg_305 = ap_const_lv16_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_fu_600_p2.read()))) {
        indvar_flatten2_reg_305 = indvar_flatten_next2_fu_718_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
        indvar_flatten3_reg_316 = ap_const_lv14_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_fu_600_p2.read()))) {
        indvar_flatten3_reg_316 = indvar_flatten_next1_fu_704_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten8_fu_470_p2.read()))) {
        indvar_flatten6_reg_261 = indvar_flatten_next7_fu_476_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        indvar_flatten6_reg_261 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_fu_382_p2.read(), ap_const_lv1_0))) {
        indvar_flatten_reg_228 = indvar_flatten_next_fu_388_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten_reg_228 = ap_const_lv14_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
        j_1_reg_327 = ap_const_lv7_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_fu_600_p2.read()))) {
        j_1_reg_327 = j_3_fu_692_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_fu_382_p2.read(), ap_const_lv1_0))) {
        j_reg_250 = j_2_fu_422_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        j_reg_250 = ap_const_lv7_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read())) {
        k_reg_371 = ap_const_lv14_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_fu_1076_p2.read()))) {
        k_reg_371 = k_1_fu_1082_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
        m_1_reg_338 = ap_const_lv2_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_reg_1234_pp2_iter1_reg.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()))) {
        m_1_reg_338 = tmp_8_cast_mid2_reg_1311.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten8_reg_1203.read()))) {
        m_reg_272 = tmp_7_mid2_v_reg_1212.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        m_reg_272 = ap_const_lv2_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
        n_1_reg_349 = ap_const_lv2_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_reg_1234_pp2_iter1_reg.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()))) {
        n_1_reg_349 = tmp_17_cast_mid2_reg_1325.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten8_fu_470_p2.read()))) {
        n_reg_283 = n_2_fu_564_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        n_reg_283 = ap_const_lv2_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_reg_1234_pp2_iter2_reg.read()))) {
        OBRAM_addr_1_reg_1367 =  (sc_lv<14>) (tmp_28_fu_1057_p1.read());
        temp_reg_1361 = tmp_25_fu_1041_p2.read().range(15, 8);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_fu_600_p2.read()))) {
        exitcond1_mid1_reg_1266 = exitcond1_mid1_fu_666_p2.read();
        exitcond_flatten15_m_reg_1252 = exitcond_flatten15_m_fu_642_p2.read();
        exitcond_flatten1_reg_1243 = exitcond_flatten1_fu_612_p2.read();
        j_1_mid2_reg_1273 = j_1_mid2_fu_684_p3.read();
        tmp_32_reg_1260 = tmp_32_fu_648_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten15_m_reg_1252_pp2_iter1_reg = exitcond_flatten15_m_reg_1252.read();
        exitcond_flatten1_reg_1243_pp2_iter1_reg = exitcond_flatten1_reg_1243.read();
        exitcond_flatten3_reg_1234 = exitcond_flatten3_fu_600_p2.read();
        exitcond_flatten3_reg_1234_pp2_iter1_reg = exitcond_flatten3_reg_1234.read();
        j_1_mid2_reg_1273_pp2_iter1_reg = j_1_mid2_reg_1273.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0)) {
        exitcond_flatten3_reg_1234_pp2_iter2_reg = exitcond_flatten3_reg_1234_pp2_iter1_reg.read();
        exitcond_flatten3_reg_1234_pp2_iter3_reg = exitcond_flatten3_reg_1234_pp2_iter2_reg.read();
        tmp_18_mid2_reg_1351_pp2_iter3_reg = tmp_18_mid2_reg_1351.read();
        tmp_27_reg_1341_pp2_iter2_reg = tmp_27_reg_1341.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten8_reg_1203 = exitcond_flatten8_fu_470_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten_reg_1162 = exitcond_flatten_fu_382_p2.read();
        exitcond_flatten_reg_1162_pp0_iter1_reg = exitcond_flatten_reg_1162.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_reg_1378 = exitcond_fu_1076_p2.read();
        exitcond_reg_1378_pp3_iter1_reg = exitcond_reg_1378.read();
        tmp_13_reg_1387_pp3_iter1_reg = tmp_13_reg_1387.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(exitcond_flatten_fu_382_p2.read(), ap_const_lv1_0))) {
        j_mid2_reg_1171 = j_mid2_fu_406_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_reg_1234.read()))) {
        m_3_reg_1304 = m_3_fu_794_p2.read();
        n_3_reg_1319 = n_3_fu_829_p2.read();
        tmp_20_mid2_reg_1331 = tmp_20_mid2_fu_879_p3.read();
        tmp_27_reg_1341 = tmp_27_fu_909_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten8_fu_470_p2.read()))) {
        tmp_11_cast_reg_1219 = tmp_11_cast_fu_540_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_fu_1076_p2.read()))) {
        tmp_13_reg_1387 = tmp_13_fu_1088_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten1_reg_1243.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten15_m_reg_1252.read()))) {
        tmp_16_reg_1294 = tmp_16_fu_760_p2.read();
        tmp_18_reg_1299 = tmp_18_fu_772_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_reg_1234.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()))) {
        tmp_17_cast_mid2_reg_1325 = tmp_17_cast_mid2_fu_842_p3.read();
        tmp_8_cast_mid2_reg_1311 = tmp_8_cast_mid2_fu_807_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_reg_1234_pp2_iter1_reg.read()))) {
        tmp_18_mid2_reg_1351 = tmp_18_mid2_fu_1010_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read())) {
        tmp_21_reg_1373 = tmp_21_fu_1073_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(exitcond_flatten_fu_382_p2.read(), ap_const_lv1_0))) {
        tmp_3_mid2_v_v_reg_1176 = tmp_3_mid2_v_v_fu_414_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(exitcond_flatten_reg_1162.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        tmp_4_reg_1193 = grp_fu_1134_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten8_fu_470_p2.read()))) {
        tmp_7_mid2_v_reg_1212 = tmp_7_mid2_v_fu_532_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        tmp_reg_1198 = tmp_fu_445_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_reg_1378.read()))) {
        x_assign_1_reg_1397 = x_assign_1_fu_1113_p3.read();
    }
}

void CONV::thread_IBRAM_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        IBRAM_address0 =  (sc_lv<14>) (tmp_43_cast_fu_1029_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        IBRAM_address0 =  (sc_lv<14>) (tmp_4_cast_fu_441_p1.read());
    } else {
        IBRAM_address0 = "XXXXXXXXXXXXXX";
    }
}

void CONV::thread_IBRAM_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())))) {
        IBRAM_ce0 = ap_const_logic_1;
    } else {
        IBRAM_ce0 = ap_const_logic_0;
    }
}

void CONV::thread_IBRAM_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_1162_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        IBRAM_we0 = ap_const_logic_1;
    } else {
        IBRAM_we0 = ap_const_logic_0;
    }
}

void CONV::thread_OBRAM_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp3_stage0.read(), ap_const_boolean_0))) {
        OBRAM_address0 =  (sc_lv<14>) (tmp_13_fu_1088_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter3.read()))) {
        OBRAM_address0 =  (sc_lv<14>) (tmp_28_fu_1057_p1.read());
    } else {
        OBRAM_address0 = "XXXXXXXXXXXXXX";
    }
}

void CONV::thread_OBRAM_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter3.read())))) {
        OBRAM_ce0 = ap_const_logic_1;
    } else {
        OBRAM_ce0 = ap_const_logic_0;
    }
}

void CONV::thread_OBRAM_ce1() {
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter4.read()))) {
        OBRAM_ce1 = ap_const_logic_1;
    } else {
        OBRAM_ce1 = ap_const_logic_0;
    }
}

void CONV::thread_OBRAM_d1() {
    OBRAM_d1 = (!tmp_18_mid2_reg_1351_pp2_iter3_reg.read()[0].is_01())? sc_lv<8>(): ((tmp_18_mid2_reg_1351_pp2_iter3_reg.read()[0].to_bool())? temp_reg_1361.read(): tmp_29_fu_1061_p2.read());
}

void CONV::thread_OBRAM_we1() {
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_reg_1234_pp2_iter3_reg.read()))) {
        OBRAM_we1 = ap_const_logic_1;
    } else {
        OBRAM_we1 = ap_const_logic_0;
    }
}

void CONV::thread_WBRAM_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        WBRAM_address0 =  (sc_lv<4>) (tmp_19_cast_mid2_v_fu_992_p3.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        WBRAM_address0 =  (sc_lv<4>) (tmp_30_cast_fu_595_p1.read());
    } else {
        WBRAM_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void CONV::thread_WBRAM_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read())))) {
        WBRAM_ce0 = ap_const_logic_1;
    } else {
        WBRAM_ce0 = ap_const_logic_0;
    }
}

void CONV::thread_WBRAM_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten8_reg_1203.read()))) {
        WBRAM_we0 = ap_const_logic_1;
    } else {
        WBRAM_we0 = ap_const_logic_0;
    }
}

void CONV::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void CONV::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[3];
}

void CONV::thread_ap_CS_fsm_pp2_stage0() {
    ap_CS_fsm_pp2_stage0 = ap_CS_fsm.read()[5];
}

void CONV::thread_ap_CS_fsm_pp3_stage0() {
    ap_CS_fsm_pp3_stage0 = ap_CS_fsm.read()[7];
}

void CONV::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void CONV::thread_ap_CS_fsm_state14() {
    ap_CS_fsm_state14 = ap_CS_fsm.read()[6];
}

void CONV::thread_ap_CS_fsm_state18() {
    ap_CS_fsm_state18 = ap_CS_fsm.read()[8];
}

void CONV::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[2];
}

void CONV::thread_ap_CS_fsm_state8() {
    ap_CS_fsm_state8 = ap_CS_fsm.read()[4];
}

void CONV::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_pp2_stage0() {
    ap_block_pp2_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_pp2_stage0_11001() {
    ap_block_pp2_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_pp2_stage0_subdone() {
    ap_block_pp2_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_pp3_stage0() {
    ap_block_pp3_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_pp3_stage0_11001() {
    ap_block_pp3_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_pp3_stage0_subdone() {
    ap_block_pp3_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_state10_pp2_stage0_iter1() {
    ap_block_state10_pp2_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_state11_pp2_stage0_iter2() {
    ap_block_state11_pp2_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_state12_pp2_stage0_iter3() {
    ap_block_state12_pp2_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_state13_pp2_stage0_iter4() {
    ap_block_state13_pp2_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_state15_pp3_stage0_iter0() {
    ap_block_state15_pp3_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_state16_pp3_stage0_iter1() {
    ap_block_state16_pp3_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_state17_pp3_stage0_iter2() {
    ap_block_state17_pp3_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_state6_pp1_stage0_iter0() {
    ap_block_state6_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_state7_pp1_stage0_iter1() {
    ap_block_state7_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_block_state9_pp2_stage0_iter0() {
    ap_block_state9_pp2_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void CONV::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(exitcond_flatten_fu_382_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void CONV::thread_ap_condition_pp1_exit_iter0_state6() {
    if (esl_seteq<1,1,1>(exitcond_flatten8_fu_470_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state6 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state6 = ap_const_logic_0;
    }
}

void CONV::thread_ap_condition_pp2_exit_iter1_state10() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp2_iter0.read(), ap_const_logic_0))) {
        ap_condition_pp2_exit_iter1_state10 = ap_const_logic_1;
    } else {
        ap_condition_pp2_exit_iter1_state10 = ap_const_logic_0;
    }
}

void CONV::thread_ap_condition_pp3_exit_iter0_state15() {
    if (esl_seteq<1,1,1>(exitcond_fu_1076_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp3_exit_iter0_state15 = ap_const_logic_1;
    } else {
        ap_condition_pp3_exit_iter0_state15 = ap_const_logic_0;
    }
}

void CONV::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void CONV::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void CONV::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void CONV::thread_ap_enable_pp2() {
    ap_enable_pp2 = (ap_idle_pp2.read() ^ ap_const_logic_1);
}

void CONV::thread_ap_enable_pp3() {
    ap_enable_pp3 = (ap_idle_pp3.read() ^ ap_const_logic_1);
}

void CONV::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void CONV::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void CONV::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void CONV::thread_ap_idle_pp2() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter4.read()))) {
        ap_idle_pp2 = ap_const_logic_1;
    } else {
        ap_idle_pp2 = ap_const_logic_0;
    }
}

void CONV::thread_ap_idle_pp3() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter2.read()))) {
        ap_idle_pp3 = ap_const_logic_1;
    } else {
        ap_idle_pp3 = ap_const_logic_0;
    }
}

void CONV::thread_ap_phi_mux_i_phi_fu_243_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_1162.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i_phi_fu_243_p4 = tmp_3_mid2_v_v_reg_1176.read();
    } else {
        ap_phi_mux_i_phi_fu_243_p4 = i_reg_239.read();
    }
}

void CONV::thread_ap_phi_mux_m_1_phi_fu_342_p4() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_reg_1234_pp2_iter1_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_m_1_phi_fu_342_p4 = tmp_8_cast_mid2_reg_1311.read();
    } else {
        ap_phi_mux_m_1_phi_fu_342_p4 = m_1_reg_338.read();
    }
}

void CONV::thread_ap_phi_mux_m_phi_fu_276_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten8_reg_1203.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_m_phi_fu_276_p4 = tmp_7_mid2_v_reg_1212.read();
    } else {
        ap_phi_mux_m_phi_fu_276_p4 = m_reg_272.read();
    }
}

void CONV::thread_ap_phi_mux_n_1_phi_fu_353_p4() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten3_reg_1234_pp2_iter1_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_n_1_phi_fu_353_p4 = tmp_17_cast_mid2_reg_1325.read();
    } else {
        ap_phi_mux_n_1_phi_fu_353_p4 = n_1_reg_349.read();
    }
}

void CONV::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void CONV::thread_exitcond1_fu_400_p2() {
    exitcond1_fu_400_p2 = (!j_reg_250.read().is_01() || !ap_const_lv7_64.is_01())? sc_lv<1>(): sc_lv<1>(j_reg_250.read() == ap_const_lv7_64);
}

void CONV::thread_exitcond1_mid1_fu_666_p2() {
    exitcond1_mid1_fu_666_p2 = (exitcond1_mid_fu_630_p2.read() & not_exitcond_flatten_1_fu_660_p2.read());
}

void CONV::thread_exitcond1_mid_fu_630_p2() {
    exitcond1_mid_fu_630_p2 = (exitcond3_fu_624_p2.read() & not_exitcond_flatten_fu_618_p2.read());
}

void CONV::thread_exitcond2_fu_488_p2() {
    exitcond2_fu_488_p2 = (!n_reg_283.read().is_01() || !ap_const_lv2_3.is_01())? sc_lv<1>(): sc_lv<1>(n_reg_283.read() == ap_const_lv2_3);
}

void CONV::thread_exitcond3_fu_624_p2() {
    exitcond3_fu_624_p2 = (!j_1_reg_327.read().is_01() || !ap_const_lv7_62.is_01())? sc_lv<1>(): sc_lv<1>(j_1_reg_327.read() == ap_const_lv7_62);
}

void CONV::thread_exitcond_flatten15_m_fu_642_p2() {
    exitcond_flatten15_m_fu_642_p2 = (exitcond_flatten2_fu_636_p2.read() & not_exitcond_flatten_fu_618_p2.read());
}

void CONV::thread_exitcond_flatten15_n_fu_654_p2() {
    exitcond_flatten15_n_fu_654_p2 = (exitcond_flatten2_fu_636_p2.read() ^ ap_const_lv1_1);
}

void CONV::thread_exitcond_flatten1_fu_612_p2() {
    exitcond_flatten1_fu_612_p2 = (!indvar_flatten2_reg_305.read().is_01() || !ap_const_lv16_708C.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten2_reg_305.read() == ap_const_lv16_708C);
}

void CONV::thread_exitcond_flatten2_fu_636_p2() {
    exitcond_flatten2_fu_636_p2 = (!indvar_flatten3_reg_316.read().is_01() || !ap_const_lv14_2584.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten3_reg_316.read() == ap_const_lv14_2584);
}

void CONV::thread_exitcond_flatten3_fu_600_p2() {
    exitcond_flatten3_fu_600_p2 = (!indvar_flatten1_reg_294.read().is_01() || !ap_const_lv17_151A4.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten1_reg_294.read() == ap_const_lv17_151A4);
}

void CONV::thread_exitcond_flatten8_fu_470_p2() {
    exitcond_flatten8_fu_470_p2 = (!indvar_flatten6_reg_261.read().is_01() || !ap_const_lv4_9.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten6_reg_261.read() == ap_const_lv4_9);
}

void CONV::thread_exitcond_flatten_fu_382_p2() {
    exitcond_flatten_fu_382_p2 = (!indvar_flatten_reg_228.read().is_01() || !ap_const_lv14_2710.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_228.read() == ap_const_lv14_2710);
}

void CONV::thread_exitcond_fu_1076_p2() {
    exitcond_fu_1076_p2 = (!k_reg_371.read().is_01() || !ap_const_lv14_2584.is_01())? sc_lv<1>(): sc_lv<1>(k_reg_371.read() == ap_const_lv14_2584);
}

void CONV::thread_grp_fu_1125_p0() {
    grp_fu_1125_p0 =  (sc_lv<7>) (grp_fu_1125_p00.read());
}

void CONV::thread_grp_fu_1125_p00() {
    grp_fu_1125_p00 = esl_zext<14,7>(tmp_3_mid2_v_v_reg_1176.read());
}

void CONV::thread_grp_fu_1125_p1() {
    grp_fu_1125_p1 =  (sc_lv<8>) (ap_const_lv14_64);
}

void CONV::thread_grp_fu_1125_p2() {
    grp_fu_1125_p2 =  (sc_lv<7>) (tmp_9_cast_fu_434_p1.read());
}

void CONV::thread_grp_fu_1134_p0() {
    grp_fu_1134_p0 =  (sc_lv<7>) (grp_fu_1134_p00.read());
}

void CONV::thread_grp_fu_1134_p00() {
    grp_fu_1134_p00 = esl_zext<14,7>(tmp_3_mid2_v_v_reg_1176.read());
}

void CONV::thread_grp_fu_1134_p1() {
    grp_fu_1134_p1 =  (sc_lv<8>) (ap_const_lv14_64);
}

void CONV::thread_grp_fu_1134_p2() {
    grp_fu_1134_p2 =  (sc_lv<7>) (tmp_9_cast_fu_434_p1.read());
}

void CONV::thread_grp_fu_1142_p0() {
    grp_fu_1142_p0 =  (sc_lv<7>) (grp_fu_1142_p00.read());
}

void CONV::thread_grp_fu_1142_p00() {
    grp_fu_1142_p00 = esl_zext<14,7>(tmp_20_mid2_reg_1331.read());
}

void CONV::thread_grp_fu_1142_p1() {
    grp_fu_1142_p1 =  (sc_lv<8>) (ap_const_lv14_64);
}

void CONV::thread_grp_fu_1142_p2() {
    grp_fu_1142_p2 =  (sc_lv<7>) (grp_fu_1142_p20.read());
}

void CONV::thread_grp_fu_1142_p20() {
    grp_fu_1142_p20 = esl_zext<14,7>(tmp_23_fu_1020_p2.read());
}

void CONV::thread_i_1_mid2_fu_899_p3() {
    i_1_mid2_fu_899_p3 = (!exitcond1_mid1_reg_1266.read()[0].is_01())? sc_lv<7>(): ((exitcond1_mid1_reg_1266.read()[0].to_bool())? i_3_fu_863_p2.read(): i_1_mid_fu_835_p3.read());
}

void CONV::thread_i_1_mid_fu_835_p3() {
    i_1_mid_fu_835_p3 = (!tmp_32_reg_1260.read()[0].is_01())? sc_lv<7>(): ((tmp_32_reg_1260.read()[0].to_bool())? ap_const_lv7_0: i_1_reg_360.read());
}

void CONV::thread_i_2_fu_394_p2() {
    i_2_fu_394_p2 = (!ap_phi_mux_i_phi_fu_243_p4.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(ap_phi_mux_i_phi_fu_243_p4.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void CONV::thread_i_3_fu_863_p2() {
    i_3_fu_863_p2 = (!i_1_mid_fu_835_p3.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(i_1_mid_fu_835_p3.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void CONV::thread_indvar_flatten13_op_fu_698_p2() {
    indvar_flatten13_op_fu_698_p2 = (!indvar_flatten3_reg_316.read().is_01() || !ap_const_lv14_1.is_01())? sc_lv<14>(): (sc_biguint<14>(indvar_flatten3_reg_316.read()) + sc_biguint<14>(ap_const_lv14_1));
}

void CONV::thread_indvar_flatten34_op_fu_712_p2() {
    indvar_flatten34_op_fu_712_p2 = (!indvar_flatten2_reg_305.read().is_01() || !ap_const_lv16_1.is_01())? sc_lv<16>(): (sc_biguint<16>(indvar_flatten2_reg_305.read()) + sc_biguint<16>(ap_const_lv16_1));
}

void CONV::thread_indvar_flatten_next1_fu_704_p3() {
    indvar_flatten_next1_fu_704_p3 = (!tmp_32_fu_648_p2.read()[0].is_01())? sc_lv<14>(): ((tmp_32_fu_648_p2.read()[0].to_bool())? ap_const_lv14_1: indvar_flatten13_op_fu_698_p2.read());
}

void CONV::thread_indvar_flatten_next2_fu_718_p3() {
    indvar_flatten_next2_fu_718_p3 = (!exitcond_flatten1_fu_612_p2.read()[0].is_01())? sc_lv<16>(): ((exitcond_flatten1_fu_612_p2.read()[0].to_bool())? ap_const_lv16_1: indvar_flatten34_op_fu_712_p2.read());
}

void CONV::thread_indvar_flatten_next3_fu_606_p2() {
    indvar_flatten_next3_fu_606_p2 = (!indvar_flatten1_reg_294.read().is_01() || !ap_const_lv17_1.is_01())? sc_lv<17>(): (sc_biguint<17>(indvar_flatten1_reg_294.read()) + sc_biguint<17>(ap_const_lv17_1));
}

void CONV::thread_indvar_flatten_next7_fu_476_p2() {
    indvar_flatten_next7_fu_476_p2 = (!indvar_flatten6_reg_261.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(indvar_flatten6_reg_261.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void CONV::thread_indvar_flatten_next_fu_388_p2() {
    indvar_flatten_next_fu_388_p2 = (!indvar_flatten_reg_228.read().is_01() || !ap_const_lv14_1.is_01())? sc_lv<14>(): (sc_biguint<14>(indvar_flatten_reg_228.read()) + sc_biguint<14>(ap_const_lv14_1));
}

void CONV::thread_input_img_address0() {
    input_img_address0 =  (sc_lv<14>) (tmp_1_fu_437_p1.read());
}

void CONV::thread_input_img_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        input_img_ce0 = ap_const_logic_1;
    } else {
        input_img_ce0 = ap_const_logic_0;
    }
}

void CONV::thread_j_1_mid2_fu_684_p3() {
    j_1_mid2_fu_684_p3 = (!tmp_35_fu_678_p2.read()[0].is_01())? sc_lv<7>(): ((tmp_35_fu_678_p2.read()[0].to_bool())? ap_const_lv7_0: j_1_reg_327.read());
}

void CONV::thread_j_2_fu_422_p2() {
    j_2_fu_422_p2 = (!j_mid2_fu_406_p3.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(j_mid2_fu_406_p3.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void CONV::thread_j_3_fu_692_p2() {
    j_3_fu_692_p2 = (!j_1_mid2_fu_684_p3.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(j_1_mid2_fu_684_p3.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void CONV::thread_j_mid2_fu_406_p3() {
    j_mid2_fu_406_p3 = (!exitcond1_fu_400_p2.read()[0].is_01())? sc_lv<7>(): ((exitcond1_fu_400_p2.read()[0].to_bool())? ap_const_lv7_0: j_reg_250.read());
}

void CONV::thread_k_1_fu_1082_p2() {
    k_1_fu_1082_p2 = (!k_reg_371.read().is_01() || !ap_const_lv14_1.is_01())? sc_lv<14>(): (sc_biguint<14>(k_reg_371.read()) + sc_biguint<14>(ap_const_lv14_1));
}

void CONV::thread_kernel_address0() {
    kernel_address0 =  (sc_lv<5>) (sum_cast_fu_559_p1.read());
}

void CONV::thread_kernel_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()))) {
        kernel_ce0 = ap_const_logic_1;
    } else {
        kernel_ce0 = ap_const_logic_0;
    }
}

void CONV::thread_m_2_fu_482_p2() {
    m_2_fu_482_p2 = (!ap_phi_mux_m_phi_fu_276_p4.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(ap_phi_mux_m_phi_fu_276_p4.read()) + sc_biguint<2>(ap_const_lv2_1));
}

void CONV::thread_m_3_fu_794_p2() {
    m_3_fu_794_p2 = (!ap_phi_mux_m_1_phi_fu_342_p4.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(ap_phi_mux_m_1_phi_fu_342_p4.read()) + sc_biguint<2>(ap_const_lv2_1));
}

void CONV::thread_n_1_mid_fu_800_p3() {
    n_1_mid_fu_800_p3 = (!exitcond_flatten1_reg_1243.read()[0].is_01())? sc_lv<2>(): ((exitcond_flatten1_reg_1243.read()[0].to_bool())? ap_const_lv2_0: ap_phi_mux_n_1_phi_fu_353_p4.read());
}

void CONV::thread_n_2_fu_564_p2() {
    n_2_fu_564_p2 = (!n_mid2_fu_494_p3.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(n_mid2_fu_494_p3.read()) + sc_biguint<2>(ap_const_lv2_1));
}

void CONV::thread_n_3_fu_829_p2() {
    n_3_fu_829_p2 = (!n_1_mid_fu_800_p3.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<2>(): (sc_biguint<2>(n_1_mid_fu_800_p3.read()) + sc_biguint<2>(ap_const_lv2_1));
}

void CONV::thread_n_mid2_fu_494_p3() {
    n_mid2_fu_494_p3 = (!exitcond2_fu_488_p2.read()[0].is_01())? sc_lv<2>(): ((exitcond2_fu_488_p2.read()[0].to_bool())? ap_const_lv2_0: n_reg_283.read());
}

void CONV::thread_not_exitcond_flatten_1_fu_660_p2() {
    not_exitcond_flatten_1_fu_660_p2 = (exitcond_flatten1_fu_612_p2.read() | exitcond_flatten15_n_fu_654_p2.read());
}

void CONV::thread_not_exitcond_flatten_fu_618_p2() {
    not_exitcond_flatten_fu_618_p2 = (exitcond_flatten1_fu_612_p2.read() ^ ap_const_lv1_1);
}

void CONV::thread_output_img_address0() {
    output_img_address0 =  (sc_lv<14>) (tmp_13_reg_1387_pp3_iter1_reg.read());
}

void CONV::thread_output_img_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter2.read()))) {
        output_img_ce0 = ap_const_logic_1;
    } else {
        output_img_ce0 = ap_const_logic_0;
    }
}

void CONV::thread_output_img_d0() {
    output_img_d0 = esl_zext<8,7>(x_assign_1_reg_1397.read());
}

void CONV::thread_output_img_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_reg_1378_pp3_iter1_reg.read()))) {
        output_img_we0 = ap_const_logic_1;
    } else {
        output_img_we0 = ap_const_logic_0;
    }
}

void CONV::thread_p_shl1_cast_fu_580_p1() {
    p_shl1_cast_fu_580_p1 = esl_zext<5,4>(tmp_7_fu_573_p3.read());
}

void CONV::thread_p_shl2_cast_fu_742_p1() {
    p_shl2_cast_fu_742_p1 = esl_zext<5,4>(tmp_11_fu_734_p3.read());
}

void CONV::thread_p_shl3_cast_fu_925_p1() {
    p_shl3_cast_fu_925_p1 = esl_zext<5,4>(tmp_24_fu_918_p3.read());
}

void CONV::thread_p_shl4_fu_949_p1() {
    p_shl4_fu_949_p1 = esl_zext<64,4>(tmp_30_fu_942_p3.read());
}

void CONV::thread_p_shl_cast_fu_460_p1() {
    p_shl_cast_fu_460_p1 = esl_zext<5,4>(p_shl_fu_452_p3.read());
}

void CONV::thread_p_shl_cast_mid1_fu_514_p1() {
    p_shl_cast_mid1_fu_514_p1 = esl_zext<5,4>(p_shl_mid1_fu_506_p3.read());
}

void CONV::thread_p_shl_fu_452_p3() {
    p_shl_fu_452_p3 = esl_concat<2,2>(ap_phi_mux_m_phi_fu_276_p4.read(), ap_const_lv2_0);
}

void CONV::thread_p_shl_mid1_fu_506_p3() {
    p_shl_mid1_fu_506_p3 = esl_concat<2,2>(m_2_fu_482_p2.read(), ap_const_lv2_0);
}

void CONV::thread_sum_cast_fu_559_p1() {
    sum_cast_fu_559_p1 = esl_zext<64,6>(sum_fu_554_p2.read());
}

void CONV::thread_sum_fu_554_p2() {
    sum_fu_554_p2 = (!tmp_reg_1198.read().is_01() || !tmp_13_cast_fu_550_p1.read().is_01())? sc_lv<6>(): (sc_biguint<6>(tmp_reg_1198.read()) + sc_bigint<6>(tmp_13_cast_fu_550_p1.read()));
}

void CONV::thread_tmp_10_fu_590_p2() {
    tmp_10_fu_590_p2 = (!tmp_2_fu_584_p2.read().is_01() || !tmp_11_cast_reg_1219.read().is_01())? sc_lv<5>(): (sc_biguint<5>(tmp_2_fu_584_p2.read()) + sc_biguint<5>(tmp_11_cast_reg_1219.read()));
}

void CONV::thread_tmp_11_cast_fu_540_p1() {
    tmp_11_cast_fu_540_p1 = esl_zext<5,2>(n_mid2_fu_494_p3.read());
}

void CONV::thread_tmp_11_fu_734_p3() {
    tmp_11_fu_734_p3 = esl_concat<2,2>(ap_phi_mux_m_1_phi_fu_342_p4.read(), ap_const_lv2_0);
}

void CONV::thread_tmp_13_cast_fu_550_p1() {
    tmp_13_cast_fu_550_p1 = esl_sext<6,5>(tmp_8_fu_544_p2.read());
}

void CONV::thread_tmp_13_fu_1088_p1() {
    tmp_13_fu_1088_p1 = esl_zext<64,14>(k_reg_371.read());
}

void CONV::thread_tmp_14_fu_746_p2() {
    tmp_14_fu_746_p2 = (!p_shl2_cast_fu_742_p1.read().is_01() || !tmp_8_cast1_fu_730_p1.read().is_01())? sc_lv<5>(): (sc_biguint<5>(p_shl2_cast_fu_742_p1.read()) - sc_biguint<5>(tmp_8_cast1_fu_730_p1.read()));
}

void CONV::thread_tmp_15_fu_1107_p2() {
    tmp_15_fu_1107_p2 = (!x_assign_fu_1097_p2.read().is_01() || !ap_const_lv8_0.is_01())? sc_lv<1>(): (sc_bigint<8>(x_assign_fu_1097_p2.read()) > sc_bigint<8>(ap_const_lv8_0));
}

void CONV::thread_tmp_16_cast_fu_756_p1() {
    tmp_16_cast_fu_756_p1 = esl_zext<6,2>(ap_phi_mux_n_1_phi_fu_353_p4.read());
}

void CONV::thread_tmp_16_fu_760_p2() {
    tmp_16_fu_760_p2 = (!tmp_32_cast_fu_752_p1.read().is_01() || !tmp_16_cast_fu_756_p1.read().is_01())? sc_lv<6>(): (sc_bigint<6>(tmp_32_cast_fu_752_p1.read()) + sc_biguint<6>(tmp_16_cast_fu_756_p1.read()));
}

void CONV::thread_tmp_16_mid1_fu_983_p1() {
    tmp_16_mid1_fu_983_p1 = esl_zext<64,2>(n_3_reg_1319.read());
}

void CONV::thread_tmp_17_cast_mid2_cas_fu_980_p1() {
    tmp_17_cast_mid2_cas_fu_980_p1 = esl_zext<7,2>(tmp_17_cast_mid2_reg_1325.read());
}

void CONV::thread_tmp_17_cast_mid2_fu_842_p3() {
    tmp_17_cast_mid2_fu_842_p3 = (!exitcond_flatten15_m_reg_1252.read()[0].is_01())? sc_lv<2>(): ((exitcond_flatten15_m_reg_1252.read()[0].to_bool())? n_3_fu_829_p2.read(): n_1_mid_fu_800_p3.read());
}

void CONV::thread_tmp_17_fu_766_p2() {
    tmp_17_fu_766_p2 = (ap_phi_mux_n_1_phi_fu_353_p4.read() | ap_phi_mux_m_1_phi_fu_342_p4.read());
}

void CONV::thread_tmp_17_mid1_fu_1000_p2() {
    tmp_17_mid1_fu_1000_p2 = (n_3_reg_1319.read() | tmp_8_cast_mid2_reg_1311.read());
}

void CONV::thread_tmp_18_fu_772_p2() {
    tmp_18_fu_772_p2 = (!tmp_17_fu_766_p2.read().is_01() || !ap_const_lv2_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_17_fu_766_p2.read() == ap_const_lv2_0);
}

void CONV::thread_tmp_18_mid1_fu_1004_p2() {
    tmp_18_mid1_fu_1004_p2 = (!tmp_17_mid1_fu_1000_p2.read().is_01() || !ap_const_lv2_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_17_mid1_fu_1000_p2.read() == ap_const_lv2_0);
}

void CONV::thread_tmp_18_mid2_fu_1010_p3() {
    tmp_18_mid2_fu_1010_p3 = (!exitcond_flatten15_m_reg_1252_pp2_iter1_reg.read()[0].is_01())? sc_lv<1>(): ((exitcond_flatten15_m_reg_1252_pp2_iter1_reg.read()[0].to_bool())? tmp_18_mid1_fu_1004_p2.read(): tmp_18_mid3_fu_974_p3.read());
}

void CONV::thread_tmp_18_mid3_fu_974_p3() {
    tmp_18_mid3_fu_974_p3 = (!exitcond_flatten1_reg_1243_pp2_iter1_reg.read()[0].is_01())? sc_lv<1>(): ((exitcond_flatten1_reg_1243_pp2_iter1_reg.read()[0].to_bool())? tmp_18_mid_fu_969_p2.read(): tmp_18_reg_1299.read());
}

void CONV::thread_tmp_18_mid_fu_969_p2() {
    tmp_18_mid_fu_969_p2 = (!m_3_reg_1304.read().is_01() || !ap_const_lv2_0.is_01())? sc_lv<1>(): sc_lv<1>(m_3_reg_1304.read() == ap_const_lv2_0);
}

void CONV::thread_tmp_19_cast_mid255_v_1_fu_965_p1() {
    tmp_19_cast_mid255_v_1_fu_965_p1 = esl_sext<64,6>(tmp_19_cast_mid255_v_fu_959_p3.read());
}

void CONV::thread_tmp_19_cast_mid255_v_fu_959_p3() {
    tmp_19_cast_mid255_v_fu_959_p3 = (!exitcond_flatten1_reg_1243_pp2_iter1_reg.read()[0].is_01())? sc_lv<6>(): ((exitcond_flatten1_reg_1243_pp2_iter1_reg.read()[0].to_bool())? tmp_35_cast_fu_935_p1.read(): tmp_16_reg_1294.read());
}

void CONV::thread_tmp_19_cast_mid2_v_fu_992_p3() {
    tmp_19_cast_mid2_v_fu_992_p3 = (!exitcond_flatten15_m_reg_1252_pp2_iter1_reg.read()[0].is_01())? sc_lv<64>(): ((exitcond_flatten15_m_reg_1252_pp2_iter1_reg.read()[0].to_bool())? tmp_33_fu_986_p2.read(): tmp_19_cast_mid255_v_1_fu_965_p1.read());
}

void CONV::thread_tmp_19_fu_782_p2() {
    tmp_19_fu_782_p2 = (!i_1_reg_360.read().is_01() || !tmp_8_cast_fu_726_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(i_1_reg_360.read()) + sc_biguint<7>(tmp_8_cast_fu_726_p1.read()));
}

void CONV::thread_tmp_19_mid1_fu_873_p2() {
    tmp_19_mid1_fu_873_p2 = (!i_3_fu_863_p2.read().is_01() || !tmp_8_cast_mid2_cast_fu_814_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(i_3_fu_863_p2.read()) + sc_biguint<7>(tmp_8_cast_mid2_cast_fu_814_p1.read()));
}

void CONV::thread_tmp_1_fu_437_p1() {
    tmp_1_fu_437_p1 = esl_zext<64,14>(grp_fu_1125_p3.read());
}

void CONV::thread_tmp_20_fu_788_p0() {
    tmp_20_fu_788_p0 =  (sc_lv<7>) (tmp_20_fu_788_p00.read());
}

void CONV::thread_tmp_20_fu_788_p00() {
    tmp_20_fu_788_p00 = esl_zext<14,7>(i_1_reg_360.read());
}

void CONV::thread_tmp_20_fu_788_p2() {
    tmp_20_fu_788_p2 = (!tmp_20_fu_788_p0.read().is_01() || !ap_const_lv14_62.is_01())? sc_lv<14>(): sc_biguint<7>(tmp_20_fu_788_p0.read()) * sc_biguint<14>(ap_const_lv14_62);
}

void CONV::thread_tmp_20_mid2_fu_879_p3() {
    tmp_20_mid2_fu_879_p3 = (!exitcond1_mid1_reg_1266.read()[0].is_01())? sc_lv<7>(): ((exitcond1_mid1_reg_1266.read()[0].to_bool())? tmp_19_mid1_fu_873_p2.read(): tmp_20_mid4_fu_849_p3.read());
}

void CONV::thread_tmp_20_mid4_fu_849_p3() {
    tmp_20_mid4_fu_849_p3 = (!exitcond_flatten15_m_reg_1252.read()[0].is_01())? sc_lv<7>(): ((exitcond_flatten15_m_reg_1252.read()[0].to_bool())? tmp_8_cast_mid2_cast_fu_814_p1.read(): tmp_20_mid_fu_822_p3.read());
}

void CONV::thread_tmp_20_mid_fu_822_p3() {
    tmp_20_mid_fu_822_p3 = (!exitcond_flatten1_reg_1243.read()[0].is_01())? sc_lv<7>(): ((exitcond_flatten1_reg_1243.read()[0].to_bool())? tmp_8_mid1_cast1_fu_818_p1.read(): tmp_19_fu_782_p2.read());
}

void CONV::thread_tmp_21_fu_1073_p1() {
    tmp_21_fu_1073_p1 = bias.read().range(7-1, 0);
}

void CONV::thread_tmp_21_mid1_fu_886_p0() {
    tmp_21_mid1_fu_886_p0 =  (sc_lv<7>) (tmp_21_mid1_fu_886_p00.read());
}

void CONV::thread_tmp_21_mid1_fu_886_p00() {
    tmp_21_mid1_fu_886_p00 = esl_zext<14,7>(i_3_fu_863_p2.read());
}

void CONV::thread_tmp_21_mid1_fu_886_p2() {
    tmp_21_mid1_fu_886_p2 = (!tmp_21_mid1_fu_886_p0.read().is_01() || !ap_const_lv14_62.is_01())? sc_lv<14>(): sc_biguint<7>(tmp_21_mid1_fu_886_p0.read()) * sc_biguint<14>(ap_const_lv14_62);
}

void CONV::thread_tmp_21_mid2_fu_892_p3() {
    tmp_21_mid2_fu_892_p3 = (!exitcond1_mid1_reg_1266.read()[0].is_01())? sc_lv<14>(): ((exitcond1_mid1_reg_1266.read()[0].to_bool())? tmp_21_mid1_fu_886_p2.read(): tmp_21_mid_fu_856_p3.read());
}

void CONV::thread_tmp_21_mid_fu_856_p3() {
    tmp_21_mid_fu_856_p3 = (!tmp_32_reg_1260.read()[0].is_01())? sc_lv<14>(): ((tmp_32_reg_1260.read()[0].to_bool())? ap_const_lv14_0: tmp_20_fu_788_p2.read());
}

void CONV::thread_tmp_23_fu_1020_p2() {
    tmp_23_fu_1020_p2 = (!j_1_mid2_reg_1273_pp2_iter1_reg.read().is_01() || !tmp_17_cast_mid2_cas_fu_980_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(j_1_mid2_reg_1273_pp2_iter1_reg.read()) + sc_biguint<7>(tmp_17_cast_mid2_cas_fu_980_p1.read()));
}

void CONV::thread_tmp_24_fu_918_p3() {
    tmp_24_fu_918_p3 = esl_concat<2,2>(m_3_reg_1304.read(), ap_const_lv2_0);
}

void CONV::thread_tmp_25_fu_1041_p0() {
    tmp_25_fu_1041_p0 = IBRAM_q0.read();
}

void CONV::thread_tmp_25_fu_1041_p1() {
    tmp_25_fu_1041_p1 = WBRAM_q0.read();
}

void CONV::thread_tmp_25_fu_1041_p2() {
    tmp_25_fu_1041_p2 = (!tmp_25_fu_1041_p0.read().is_01() || !tmp_25_fu_1041_p1.read().is_01())? sc_lv<16>(): sc_bigint<8>(tmp_25_fu_1041_p0.read()) * sc_bigint<8>(tmp_25_fu_1041_p1.read());
}

void CONV::thread_tmp_26_cast2_fu_906_p1() {
    tmp_26_cast2_fu_906_p1 = esl_zext<14,7>(j_1_mid2_reg_1273.read());
}

void CONV::thread_tmp_26_fu_929_p2() {
    tmp_26_fu_929_p2 = (!p_shl3_cast_fu_925_p1.read().is_01() || !tmp_8_mid1_cast_fu_915_p1.read().is_01())? sc_lv<5>(): (sc_biguint<5>(p_shl3_cast_fu_925_p1.read()) - sc_biguint<5>(tmp_8_mid1_cast_fu_915_p1.read()));
}

void CONV::thread_tmp_27_fu_909_p2() {
    tmp_27_fu_909_p2 = (!tmp_26_cast2_fu_906_p1.read().is_01() || !tmp_21_mid2_fu_892_p3.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp_26_cast2_fu_906_p1.read()) + sc_biguint<14>(tmp_21_mid2_fu_892_p3.read()));
}

void CONV::thread_tmp_28_fu_1057_p1() {
    tmp_28_fu_1057_p1 = esl_zext<64,14>(tmp_27_reg_1341_pp2_iter2_reg.read());
}

void CONV::thread_tmp_29_fu_1061_p2() {
    tmp_29_fu_1061_p2 = (!temp_reg_1361.read().is_01() || !OBRAM_q0.read().is_01())? sc_lv<8>(): (sc_biguint<8>(temp_reg_1361.read()) + sc_biguint<8>(OBRAM_q0.read()));
}

void CONV::thread_tmp_2_fu_584_p2() {
    tmp_2_fu_584_p2 = (!p_shl1_cast_fu_580_p1.read().is_01() || !tmp_7_mid2_cast_fu_570_p1.read().is_01())? sc_lv<5>(): (sc_biguint<5>(p_shl1_cast_fu_580_p1.read()) - sc_biguint<5>(tmp_7_mid2_cast_fu_570_p1.read()));
}

void CONV::thread_tmp_30_cast_fu_595_p1() {
    tmp_30_cast_fu_595_p1 = esl_sext<64,5>(tmp_10_fu_590_p2.read());
}

void CONV::thread_tmp_30_fu_942_p3() {
    tmp_30_fu_942_p3 = esl_concat<2,2>(tmp_8_cast_mid2_reg_1311.read(), ap_const_lv2_0);
}

void CONV::thread_tmp_31_fu_953_p2() {
    tmp_31_fu_953_p2 = (!p_shl4_fu_949_p1.read().is_01() || !tmp_8_mid2_cast_fu_939_p1.read().is_01())? sc_lv<64>(): (sc_biguint<64>(p_shl4_fu_949_p1.read()) - sc_biguint<64>(tmp_8_mid2_cast_fu_939_p1.read()));
}

void CONV::thread_tmp_32_cast_fu_752_p1() {
    tmp_32_cast_fu_752_p1 = esl_sext<6,5>(tmp_14_fu_746_p2.read());
}

void CONV::thread_tmp_32_fu_648_p2() {
    tmp_32_fu_648_p2 = (exitcond_flatten15_m_fu_642_p2.read() | exitcond_flatten1_fu_612_p2.read());
}

void CONV::thread_tmp_33_fu_986_p2() {
    tmp_33_fu_986_p2 = (!tmp_31_fu_953_p2.read().is_01() || !tmp_16_mid1_fu_983_p1.read().is_01())? sc_lv<64>(): (sc_biguint<64>(tmp_31_fu_953_p2.read()) + sc_biguint<64>(tmp_16_mid1_fu_983_p1.read()));
}

void CONV::thread_tmp_34_fu_672_p2() {
    tmp_34_fu_672_p2 = (exitcond1_mid1_fu_666_p2.read() | exitcond_flatten15_m_fu_642_p2.read());
}

void CONV::thread_tmp_35_cast_fu_935_p1() {
    tmp_35_cast_fu_935_p1 = esl_sext<6,5>(tmp_26_fu_929_p2.read());
}

void CONV::thread_tmp_35_fu_678_p2() {
    tmp_35_fu_678_p2 = (tmp_34_fu_672_p2.read() | exitcond_flatten1_fu_612_p2.read());
}

void CONV::thread_tmp_38_fu_1093_p1() {
    tmp_38_fu_1093_p1 = OBRAM_q0.read().range(7-1, 0);
}

void CONV::thread_tmp_3_mid2_v_v_fu_414_p3() {
    tmp_3_mid2_v_v_fu_414_p3 = (!exitcond1_fu_400_p2.read()[0].is_01())? sc_lv<7>(): ((exitcond1_fu_400_p2.read()[0].to_bool())? i_2_fu_394_p2.read(): ap_phi_mux_i_phi_fu_243_p4.read());
}

void CONV::thread_tmp_43_cast_fu_1029_p1() {
    tmp_43_cast_fu_1029_p1 = esl_zext<64,14>(grp_fu_1142_p3.read());
}

void CONV::thread_tmp_4_cast_fu_441_p1() {
    tmp_4_cast_fu_441_p1 = esl_zext<64,14>(tmp_4_reg_1193.read());
}

void CONV::thread_tmp_5_cast7_fu_448_p1() {
    tmp_5_cast7_fu_448_p1 = esl_zext<5,2>(ap_phi_mux_m_phi_fu_276_p4.read());
}

void CONV::thread_tmp_5_cast7_mid1_fu_502_p1() {
    tmp_5_cast7_mid1_fu_502_p1 = esl_zext<5,2>(m_2_fu_482_p2.read());
}

void CONV::thread_tmp_6_fu_464_p2() {
    tmp_6_fu_464_p2 = (!p_shl_cast_fu_460_p1.read().is_01() || !tmp_5_cast7_fu_448_p1.read().is_01())? sc_lv<5>(): (sc_biguint<5>(p_shl_cast_fu_460_p1.read()) - sc_biguint<5>(tmp_5_cast7_fu_448_p1.read()));
}

void CONV::thread_tmp_6_mid1_fu_518_p2() {
    tmp_6_mid1_fu_518_p2 = (!p_shl_cast_mid1_fu_514_p1.read().is_01() || !tmp_5_cast7_mid1_fu_502_p1.read().is_01())? sc_lv<5>(): (sc_biguint<5>(p_shl_cast_mid1_fu_514_p1.read()) - sc_biguint<5>(tmp_5_cast7_mid1_fu_502_p1.read()));
}

void CONV::thread_tmp_6_mid2_fu_524_p3() {
    tmp_6_mid2_fu_524_p3 = (!exitcond2_fu_488_p2.read()[0].is_01())? sc_lv<5>(): ((exitcond2_fu_488_p2.read()[0].to_bool())? tmp_6_mid1_fu_518_p2.read(): tmp_6_fu_464_p2.read());
}

void CONV::thread_tmp_7_fu_573_p3() {
    tmp_7_fu_573_p3 = esl_concat<2,2>(tmp_7_mid2_v_reg_1212.read(), ap_const_lv2_0);
}

void CONV::thread_tmp_7_mid2_cast_fu_570_p1() {
    tmp_7_mid2_cast_fu_570_p1 = esl_zext<5,2>(tmp_7_mid2_v_reg_1212.read());
}

void CONV::thread_tmp_7_mid2_v_fu_532_p3() {
    tmp_7_mid2_v_fu_532_p3 = (!exitcond2_fu_488_p2.read()[0].is_01())? sc_lv<2>(): ((exitcond2_fu_488_p2.read()[0].to_bool())? m_2_fu_482_p2.read(): ap_phi_mux_m_phi_fu_276_p4.read());
}

void CONV::thread_tmp_8_cast1_fu_730_p1() {
    tmp_8_cast1_fu_730_p1 = esl_zext<5,2>(ap_phi_mux_m_1_phi_fu_342_p4.read());
}

void CONV::thread_tmp_8_cast_fu_726_p1() {
    tmp_8_cast_fu_726_p1 = esl_zext<7,2>(ap_phi_mux_m_1_phi_fu_342_p4.read());
}

void CONV::thread_tmp_8_cast_mid2_cast_fu_814_p1() {
    tmp_8_cast_mid2_cast_fu_814_p1 = esl_zext<7,2>(tmp_8_cast_mid2_fu_807_p3.read());
}

void CONV::thread_tmp_8_cast_mid2_fu_807_p3() {
    tmp_8_cast_mid2_fu_807_p3 = (!exitcond_flatten1_reg_1243.read()[0].is_01())? sc_lv<2>(): ((exitcond_flatten1_reg_1243.read()[0].to_bool())? m_3_fu_794_p2.read(): ap_phi_mux_m_1_phi_fu_342_p4.read());
}

void CONV::thread_tmp_8_fu_544_p2() {
    tmp_8_fu_544_p2 = (!tmp_11_cast_fu_540_p1.read().is_01() || !tmp_6_mid2_fu_524_p3.read().is_01())? sc_lv<5>(): (sc_biguint<5>(tmp_11_cast_fu_540_p1.read()) + sc_biguint<5>(tmp_6_mid2_fu_524_p3.read()));
}

void CONV::thread_tmp_8_mid1_cast1_fu_818_p1() {
    tmp_8_mid1_cast1_fu_818_p1 = esl_zext<7,2>(m_3_fu_794_p2.read());
}

void CONV::thread_tmp_8_mid1_cast_fu_915_p1() {
    tmp_8_mid1_cast_fu_915_p1 = esl_zext<5,2>(m_3_reg_1304.read());
}

void CONV::thread_tmp_8_mid2_cast_fu_939_p1() {
    tmp_8_mid2_cast_fu_939_p1 = esl_zext<64,2>(tmp_8_cast_mid2_reg_1311.read());
}

void CONV::thread_tmp_9_cast_fu_434_p1() {
    tmp_9_cast_fu_434_p1 = esl_zext<14,7>(j_mid2_reg_1171.read());
}

void CONV::thread_tmp_fu_445_p1() {
    tmp_fu_445_p1 = kernel_offset.read().range(6-1, 0);
}

void CONV::thread_x_assign_1_fu_1113_p3() {
    x_assign_1_fu_1113_p3 = (!tmp_15_fu_1107_p2.read()[0].is_01())? sc_lv<7>(): ((tmp_15_fu_1107_p2.read()[0].to_bool())? x_assign_cast_fu_1102_p2.read(): ap_const_lv7_0);
}

void CONV::thread_x_assign_cast_fu_1102_p2() {
    x_assign_cast_fu_1102_p2 = (!tmp_38_fu_1093_p1.read().is_01() || !tmp_21_reg_1373.read().is_01())? sc_lv<7>(): (sc_biguint<7>(tmp_38_fu_1093_p1.read()) + sc_biguint<7>(tmp_21_reg_1373.read()));
}

void CONV::thread_x_assign_fu_1097_p2() {
    x_assign_fu_1097_p2 = (!bias.read().is_01() || !OBRAM_q0.read().is_01())? sc_lv<8>(): (sc_biguint<8>(bias.read()) + sc_biguint<8>(OBRAM_q0.read()));
}

void CONV::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(exitcond_flatten_fu_382_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(exitcond_flatten_fu_382_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 8 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(exitcond_flatten8_fu_470_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(exitcond_flatten8_fu_470_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state8;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            break;
        case 32 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter4.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter3.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter0.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter2.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter4.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp2_iter3.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp2_iter0.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp2_iter2.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state14;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            break;
        case 128 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp3_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(exitcond_fu_1076_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp3_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp3_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(exitcond_fu_1076_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp3_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state18;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            }
            break;
        case 256 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<9>) ("XXXXXXXXX");
            break;
    }
}

}

