#
# For a description of the syntax of this configuration file,
# see scripts/kbuild/config-language.txt.
#

if ARCH_SPIKE

menu "Simulated RISCV (SPIKE) board options"

choice
	prompt "CPU ISA"
	help
	  Selects CPUs that compiled sdfirm should run against.

config SPIKE_CPU32
	bool "32-bit CPU"
	select CPU_SPIKE32
	select CPU_SV32

config SPIKE_CPU64
	bool "64-bit CPU"
	select CPU_SPIKE64
	select CPU_SV39

endchoice

config SPIKE_SMP
	bool "Enable Symmetrical Multi-Processing (SMP)"
	select CPU_SMP

config SPIKE_MEM1_BASE
	hex "Primary memory base address"
	default 0x80000000

config SPIKE_MEM1_SIZE
	hex "Primary memory size"
	default 0x80000000

config SPIKE_MEM2
	bool "Enable secondary memory range"

if SPIKE_MEM2

config SPIKE_MEM2_BASE
	hex "Secondary memory base"
	default 0x00000000

config SPIKE_MEM2_SIZE
	hex "Secondary memory size"
	default 0x80000000

config SPIKE_MEM2_ROM
	bool "Use secondary memory range as ROM"

endif

config SPIKE_ICACHE
	bool "Enable I-cache"

if SPIKE_ICACHE

config SPIKE_ICACHE_W
	hex "I-cache ways"

config SPIKE_ICACHE_S
	hex "I-cache sets"

config SPIKE_ICACHE_B
	hex "I-cache byte"

endif

config SPIKE_DCACHE
	bool "Enable D-cache"

if SPIKE_DCACHE

config SPIKE_DCACHE_W
	hex "D-cache ways"

config SPIKE_DCACHE_S
	hex "D-cache sets"

config SPIKE_DCACHE_B
	hex "D-cache byte"

endif

config SPIKE_L2_CACHE
	bool "Enable L2-cache"
	depends CPU_SMP

if SPIKE_L2_CACHE

config SPIKE_L2_CACHE_W
	hex "L2 cache ways"

config SPIKE_L2_CACHE_S
	hex "L2 cache sets"

config SPIKE_L2_CACHE_B
	hex "L2 cache byte"

endif

endmenu

endif
