0.6
2018.1
Apr  4 2018
19:30:32
D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 5/Lab 5.srcs/sim_1/new/Counter_Sim.vhd,1682364669,vhdl,,,,counter_sim,,,,,,,,
D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 5/Lab 5.srcs/sources_1/new/Conter.vhd,1681382195,vhdl,,,,conter,,,,,,,,
D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 5/Lab 5.srcs/sources_1/new/D_FF.vhd,1681382195,vhdl,,,,d_ff,,,,,,,,
D:/gayka/Documents/Semester 2/Computer Organization and Digital Design/Vivado/Labs/Lab 5/Lab 5.srcs/sources_1/new/Slow_Clk.vhd,1681382195,vhdl,,,,slow_clk,,,,,,,,
