Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:\MyProject\My_project\Altera\Nios2CPU\output_files --output-directory=E:\MyProject\My_project\Altera\Nios2CPU\output_files\Nios2CPU --report-file=bsf:E:\MyProject\My_project\Altera\Nios2CPU\output_files\Nios2CPU\Nios2CPU.bsf --system-info=DEVICE_FAMILY="MAX 10" --system-info=DEVICE=10M08SAE144C8GES --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:\MyProject\My_project\Altera\Nios2CPU\output_files\Nios2CPU.qsys --remove-qsys-generate-warning
Progress: Loading output_files/Nios2CPU.qsys
Progress: Reading input file
Progress: Adding PIO [altera_avalon_pio 14.1]
Progress: Parameterizing module PIO
Progress: Adding RAM [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module RAM
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2 [altera_nios2_gen2 14.1]
Progress: Parameterizing module nios2
Progress: Adding sysid [altera_avalon_sysid_qsys 14.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios2CPU.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios2CPU.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:\MyProject\My_project\Altera\Nios2CPU\output_files --output-directory=E:\MyProject\My_project\Altera\Nios2CPU\output_files\Nios2CPU\synthesis --file-set=QUARTUS_SYNTH --report-file=html:E:\MyProject\My_project\Altera\Nios2CPU\output_files\Nios2CPU\Nios2CPU.html --report-file=sopcinfo:E:\MyProject\My_project\Altera\Nios2CPU\output_files\Nios2CPU.sopcinfo --report-file=cmp:E:\MyProject\My_project\Altera\Nios2CPU\output_files\Nios2CPU\Nios2CPU.cmp --report-file=qip:E:\MyProject\My_project\Altera\Nios2CPU\output_files\Nios2CPU\synthesis\Nios2CPU.qip --report-file=svd:E:\MyProject\My_project\Altera\Nios2CPU\output_files\Nios2CPU\synthesis\Nios2CPU.svd --report-file=regmap:E:\MyProject\My_project\Altera\Nios2CPU\output_files\Nios2CPU\synthesis\Nios2CPU.regmap --report-file=xml:E:\MyProject\My_project\Altera\Nios2CPU\output_files\Nios2CPU\Nios2CPU.xml --report-file=debuginfo:E:\MyProject\My_project\Altera\Nios2CPU\output_files\Nios2CPU\synthesis\Nios2CPU.debuginfo --system-info=DEVICE_FAMILY="MAX 10" --system-info=DEVICE=10M08SAE144C8GES --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:\MyProject\My_project\Altera\Nios2CPU\output_files\Nios2CPU.qsys --remove-qsys-generate-warning --language=VERILOG
Progress: Loading output_files/Nios2CPU.qsys
Progress: Reading input file
Progress: Adding PIO [altera_avalon_pio 14.1]
Progress: Parameterizing module PIO
Progress: Adding RAM [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module RAM
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2 [altera_nios2_gen2 14.1]
Progress: Parameterizing module nios2
Progress: Adding sysid [altera_avalon_sysid_qsys 14.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios2CPU.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios2CPU.sysid: Time stamp will be automatically updated when this component is generated.
Info: Nios2CPU: Generating Nios2CPU "Nios2CPU" for QUARTUS_SYNTH
Info: PIO: Starting RTL generation for module 'Nios2CPU_PIO'
Info: PIO:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl} --name=Nios2CPU_PIO --dir=C:/Users/obyn/AppData/Local/Temp/alt6618_8923848665781093416.dir/0001_PIO_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6618_8923848665781093416.dir/0001_PIO_gen//Nios2CPU_PIO_component_configuration.pl  --do_build_sim=0  ]
Info: PIO: Done RTL generation for module 'Nios2CPU_PIO'
Info: PIO: "Nios2CPU" instantiated altera_avalon_pio "PIO"
Info: RAM: Starting RTL generation for module 'Nios2CPU_RAM'
Info: RAM:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl} --name=Nios2CPU_RAM --dir=C:/Users/obyn/AppData/Local/Temp/alt6618_8923848665781093416.dir/0002_RAM_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6618_8923848665781093416.dir/0002_RAM_gen//Nios2CPU_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'Nios2CPU_RAM'
Info: RAM: "Nios2CPU" instantiated altera_avalon_onchip_memory2 "RAM"
Info: jtag_uart: Starting RTL generation for module 'Nios2CPU_jtag_uart'
Info: jtag_uart:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl} --name=Nios2CPU_jtag_uart --dir=C:/Users/obyn/AppData/Local/Temp/alt6618_8923848665781093416.dir/0003_jtag_uart_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6618_8923848665781093416.dir/0003_jtag_uart_gen//Nios2CPU_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'Nios2CPU_jtag_uart'
Info: jtag_uart: "Nios2CPU" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2: "Nios2CPU" instantiated altera_nios2_gen2 "nios2"
Info: sysid: "Nios2CPU" instantiated altera_avalon_sysid_qsys "sysid"
Info: mm_interconnect_0: "Nios2CPU" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Nios2CPU" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Nios2CPU" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Nios2CPU_nios2_cpu'
Info: cpu:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/eperlcmd.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2} -- {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl} --name=Nios2CPU_nios2_cpu --dir=C:/Users/obyn/AppData/Local/Temp/alt6618_8923848665781093416.dir/0007_cpu_gen/ {--quartus_bindir=D:/program files/altera/14.1/quartus/bin64} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6618_8923848665781093416.dir/0007_cpu_gen//Nios2CPU_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2015.07.02 11:05:30 (*) Starting Nios II generation
Info: cpu: # 2015.07.02 11:05:30 (*)   Checking for plaintext license.
Info: cpu: # 2015.07.02 11:05:32 (*)   Plaintext license not found.
Info: cpu: # 2015.07.02 11:05:32 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2015.07.02 11:05:32 (*)   Elaborating CPU configuration settings
Info: cpu: # 2015.07.02 11:05:32 (*)   Creating all objects for CPU
Info: cpu: # 2015.07.02 11:05:34 (*)   Generating RTL from CPU objects
Info: cpu: # 2015.07.02 11:05:34 (*)   Creating plain-text RTL
Info: cpu: # 2015.07.02 11:05:36 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Nios2CPU_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/MyProject/My_project/Altera/Nios2CPU/output_files/Nios2CPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Nios2CPU: Done "Nios2CPU" with 21 modules, 34 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
