<profile>

<section name = "Vitis HLS Report for 'ap_fixed_base'" level="0">
<item name = "Date">Wed Sep 27 17:42:58 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">fpga</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.279 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 723, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="sub30_fu_126_p2">+, 0, 0, 19, 12, 6</column>
<column name="sub31_fu_132_p2">-, 0, 0, 19, 5, 12</column>
<column name="sub_fu_114_p2">-, 0, 0, 19, 11, 12</column>
<column name="sub_i_i_fu_94_p2">-, 0, 0, 61, 1, 54</column>
<column name="sel_tmp14_fu_284_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp2_fu_238_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp_fu_224_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp16_fu_278_p2">and, 0, 0, 2, 1, 1</column>
<column name="shr_fu_200_p2">ashr, 0, 0, 159, 54, 54</column>
<column name="cmp29_fu_120_p2">icmp, 0, 0, 19, 12, 5</column>
<column name="cmp32_fu_150_p2">icmp, 0, 0, 19, 12, 5</column>
<column name="cmp40_fu_160_p2">icmp, 0, 0, 19, 12, 6</column>
<column name="cmp_fu_108_p2">icmp, 0, 0, 70, 63, 1</column>
<column name="icmp_fu_176_p2">icmp, 0, 0, 14, 7, 1</column>
<column name="sel_tmp6_demorgan_fu_252_p2">or, 0, 0, 2, 1, 1</column>
<column name="sel_tmp8_demorgan_fu_258_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_return">select, 0, 0, 32, 1, 32</column>
<column name="cond_fu_138_p3">select, 0, 0, 11, 1, 12</column>
<column name="man_0_fu_100_p3">select, 0, 0, 52, 1, 54</column>
<column name="sel_tmp3_fu_244_p3">select, 0, 0, 32, 1, 32</column>
<column name="sel_tmp9_fu_264_p3">select, 0, 0, 32, 1, 32</column>
<column name="sel_tmp_cast_fu_230_p3">select, 0, 0, 2, 1, 2</column>
<column name="storemerge_fu_188_p3">select, 0, 0, 32, 1, 32</column>
<column name="shl_fu_182_p2">shl, 0, 0, 96, 32, 32</column>
<column name="not_cmp_fu_218_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp12_fu_272_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_ready">out, 1, ap_ctrl_hs, ap_fixed_base, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, ap_fixed_base, return value</column>
<column name="d">in, 64, ap_none, d, scalar</column>
</table>
</item>
</section>
</profile>
