// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Ext_KWTA64k,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.703929,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=15,HLS_SYN_DSP=0,HLS_SYN_FF=4474,HLS_SYN_LUT=9472,HLS_VERSION=2018_2}" *)

module Ext_KWTA64k (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alloc_size,
        alloc_size_ap_vld,
        alloc_size_ap_ack,
        alloc_free_target,
        alloc_free_target_ap_vld,
        alloc_free_target_ap_ack,
        alloc_addr,
        alloc_addr_ap_vld,
        alloc_addr_ap_ack,
        alloc_cmd,
        alloc_cmd_ap_vld,
        alloc_cmd_ap_ack,
        com_port_layer_V,
        com_port_layer_V_ap_vld,
        com_port_layer_V_ap_ack,
        com_port_target_V,
        com_port_target_V_ap_vld,
        com_port_target_V_ap_ack,
        com_port_allocated_addr_V,
        com_port_allocated_addr_V_ap_vld,
        com_port_allocated_addr_V_ap_ack,
        com_port_cmd,
        com_port_cmd_ap_vld,
        com_port_cmd_ap_ack
);

parameter    ap_ST_fsm_state1 = 63'd1;
parameter    ap_ST_fsm_state2 = 63'd2;
parameter    ap_ST_fsm_state3 = 63'd4;
parameter    ap_ST_fsm_state4 = 63'd8;
parameter    ap_ST_fsm_state5 = 63'd16;
parameter    ap_ST_fsm_state6 = 63'd32;
parameter    ap_ST_fsm_state7 = 63'd64;
parameter    ap_ST_fsm_state8 = 63'd128;
parameter    ap_ST_fsm_state9 = 63'd256;
parameter    ap_ST_fsm_state10 = 63'd512;
parameter    ap_ST_fsm_state11 = 63'd1024;
parameter    ap_ST_fsm_state12 = 63'd2048;
parameter    ap_ST_fsm_state13 = 63'd4096;
parameter    ap_ST_fsm_state14 = 63'd8192;
parameter    ap_ST_fsm_state15 = 63'd16384;
parameter    ap_ST_fsm_state16 = 63'd32768;
parameter    ap_ST_fsm_state17 = 63'd65536;
parameter    ap_ST_fsm_state18 = 63'd131072;
parameter    ap_ST_fsm_state19 = 63'd262144;
parameter    ap_ST_fsm_state20 = 63'd524288;
parameter    ap_ST_fsm_state21 = 63'd1048576;
parameter    ap_ST_fsm_state22 = 63'd2097152;
parameter    ap_ST_fsm_state23 = 63'd4194304;
parameter    ap_ST_fsm_state24 = 63'd8388608;
parameter    ap_ST_fsm_state25 = 63'd16777216;
parameter    ap_ST_fsm_state26 = 63'd33554432;
parameter    ap_ST_fsm_state27 = 63'd67108864;
parameter    ap_ST_fsm_state28 = 63'd134217728;
parameter    ap_ST_fsm_state29 = 63'd268435456;
parameter    ap_ST_fsm_state30 = 63'd536870912;
parameter    ap_ST_fsm_state31 = 63'd1073741824;
parameter    ap_ST_fsm_state32 = 63'd2147483648;
parameter    ap_ST_fsm_state33 = 63'd4294967296;
parameter    ap_ST_fsm_state34 = 63'd8589934592;
parameter    ap_ST_fsm_state35 = 63'd17179869184;
parameter    ap_ST_fsm_state36 = 63'd34359738368;
parameter    ap_ST_fsm_state37 = 63'd68719476736;
parameter    ap_ST_fsm_state38 = 63'd137438953472;
parameter    ap_ST_fsm_state39 = 63'd274877906944;
parameter    ap_ST_fsm_state40 = 63'd549755813888;
parameter    ap_ST_fsm_state41 = 63'd1099511627776;
parameter    ap_ST_fsm_state42 = 63'd2199023255552;
parameter    ap_ST_fsm_state43 = 63'd4398046511104;
parameter    ap_ST_fsm_state44 = 63'd8796093022208;
parameter    ap_ST_fsm_state45 = 63'd17592186044416;
parameter    ap_ST_fsm_state46 = 63'd35184372088832;
parameter    ap_ST_fsm_state47 = 63'd70368744177664;
parameter    ap_ST_fsm_state48 = 63'd140737488355328;
parameter    ap_ST_fsm_state49 = 63'd281474976710656;
parameter    ap_ST_fsm_state50 = 63'd562949953421312;
parameter    ap_ST_fsm_state51 = 63'd1125899906842624;
parameter    ap_ST_fsm_state52 = 63'd2251799813685248;
parameter    ap_ST_fsm_state53 = 63'd4503599627370496;
parameter    ap_ST_fsm_state54 = 63'd9007199254740992;
parameter    ap_ST_fsm_state55 = 63'd18014398509481984;
parameter    ap_ST_fsm_state56 = 63'd36028797018963968;
parameter    ap_ST_fsm_state57 = 63'd72057594037927936;
parameter    ap_ST_fsm_state58 = 63'd144115188075855872;
parameter    ap_ST_fsm_state59 = 63'd288230376151711744;
parameter    ap_ST_fsm_state60 = 63'd576460752303423488;
parameter    ap_ST_fsm_state61 = 63'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 63'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 63'd4611686018427387904;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alloc_size;
input   alloc_size_ap_vld;
output   alloc_size_ap_ack;
input  [31:0] alloc_free_target;
input   alloc_free_target_ap_vld;
output   alloc_free_target_ap_ack;
output  [31:0] alloc_addr;
output   alloc_addr_ap_vld;
input   alloc_addr_ap_ack;
input  [7:0] alloc_cmd;
input   alloc_cmd_ap_vld;
output   alloc_cmd_ap_ack;
output  [7:0] com_port_layer_V;
output   com_port_layer_V_ap_vld;
input   com_port_layer_V_ap_ack;
output  [15:0] com_port_target_V;
output   com_port_target_V_ap_vld;
input   com_port_target_V_ap_ack;
input  [15:0] com_port_allocated_addr_V;
input   com_port_allocated_addr_V_ap_vld;
output   com_port_allocated_addr_V_ap_ack;
output  [7:0] com_port_cmd;
output   com_port_cmd_ap_vld;
input   com_port_cmd_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg alloc_size_ap_ack;
reg alloc_free_target_ap_ack;
reg[31:0] alloc_addr;
reg alloc_addr_ap_vld;
reg alloc_cmd_ap_ack;
reg[7:0] com_port_layer_V;
reg com_port_layer_V_ap_vld;
reg[15:0] com_port_target_V;
reg com_port_target_V_ap_vld;
reg com_port_allocated_addr_V_ap_ack;
reg[7:0] com_port_cmd;
reg com_port_cmd_ap_vld;

(* fsm_encoding = "none" *) reg   [62:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] maintain_mask_V_address0;
reg    maintain_mask_V_ce0;
wire   [32:0] maintain_mask_V_q0;
reg   [63:0] top_heap_V_0;
reg   [63:0] top_heap_V_1;
reg   [63:0] top_heap_V_2;
reg   [63:0] top_heap_V_3;
reg   [63:0] top_heap_V_4;
reg   [5:0] heap_tree_V_0_address0;
reg    heap_tree_V_0_ce0;
reg    heap_tree_V_0_we0;
reg   [31:0] heap_tree_V_0_d0;
wire   [31:0] heap_tree_V_0_q0;
reg   [5:0] heap_tree_V_1_address0;
reg    heap_tree_V_1_ce0;
reg    heap_tree_V_1_we0;
reg   [31:0] heap_tree_V_1_d0;
wire   [31:0] heap_tree_V_1_q0;
reg   [5:0] heap_tree_V_2_address0;
reg    heap_tree_V_2_ce0;
reg    heap_tree_V_2_we0;
reg   [31:0] heap_tree_V_2_d0;
wire   [31:0] heap_tree_V_2_q0;
reg   [5:0] heap_tree_V_3_address0;
reg    heap_tree_V_3_ce0;
reg    heap_tree_V_3_we0;
reg   [31:0] heap_tree_V_3_d0;
wire   [31:0] heap_tree_V_3_q0;
reg   [5:0] heap_tree_V_4_address0;
reg    heap_tree_V_4_ce0;
reg    heap_tree_V_4_we0;
reg   [31:0] heap_tree_V_4_d0;
wire   [31:0] heap_tree_V_4_q0;
reg   [10:0] group_tree_V_address0;
reg    group_tree_V_ce0;
reg    group_tree_V_we0;
reg   [63:0] group_tree_V_d0;
wire   [63:0] group_tree_V_q0;
wire   [2:0] group_tree_mask_V_address0;
reg    group_tree_mask_V_ce0;
wire   [30:0] group_tree_mask_V_q0;
reg   [2:0] shift_constant_V_address0;
reg    shift_constant_V_ce0;
wire   [4:0] shift_constant_V_q0;
reg   [6:0] mark_mask_V_address0;
reg    mark_mask_V_ce0;
wire   [61:0] mark_mask_V_q0;
wire   [2:0] extra_mask_V_address0;
reg    extra_mask_V_ce0;
wire   [4:0] extra_mask_V_q0;
reg    alloc_size_blk_n;
reg    alloc_free_target_blk_n;
reg    alloc_addr_blk_n;
wire    ap_CS_fsm_state52;
wire   [0:0] tmp_46_fu_4786_p3;
wire    ap_CS_fsm_state38;
wire   [0:0] or_cond_101_fu_3986_p2;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state4;
wire   [0:0] tmp_9_fu_2458_p2;
wire   [0:0] tmp_5_fu_2463_p2;
reg    alloc_cmd_blk_n;
reg    com_port_layer_V_blk_n;
wire   [0:0] grp_fu_2243_p2;
wire    ap_CS_fsm_state18;
reg   [0:0] tmp_5_reg_5301;
reg   [0:0] tmp_11_reg_5305;
reg   [0:0] tmp_73_reg_5608;
reg    com_port_target_V_blk_n;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state19;
reg    com_port_allocated_addr_V_blk_n;
wire    ap_CS_fsm_state51;
reg    com_port_cmd_blk_n;
wire   [4:0] grp_fu_2249_p2;
reg   [4:0] reg_2290;
reg    ap_sig_ioackin_alloc_addr_ap_ack;
reg    ap_predicate_op142_write_state4;
reg    ap_sig_ioackin_com_port_cmd_ap_ack;
reg    ap_predicate_op152_write_state4;
reg    ap_sig_ioackin_com_port_layer_V_ap_ack;
reg    ap_predicate_op177_write_state4;
reg    ap_block_state4_io;
wire    ap_CS_fsm_state34;
reg   [4:0] reg_2294;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state41;
reg   [31:0] reg_2298;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state53;
reg   [31:0] reg_2316;
reg   [31:0] reg_2334;
reg   [31:0] reg_2352;
reg   [31:0] reg_2370;
reg   [32:0] reg_2376;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state62;
reg   [7:0] alloc_cmd_read_reg_5247;
reg    ap_block_state1;
reg   [31:0] size_V_reg_5253;
reg   [31:0] alloc_free_target_re_reg_5258;
wire   [19:0] free_target_V_fu_2380_p1;
reg   [19:0] free_target_V_reg_5267;
reg   [31:0] p_Result_30_fu_2390_p4;
reg   [31:0] p_Result_30_reg_5273;
wire   [0:0] tmp_fu_2400_p2;
reg   [0:0] tmp_reg_5279;
wire    ap_CS_fsm_state2;
wire   [15:0] BB_V_fu_2419_p4;
reg   [15:0] BB_V_reg_5286;
wire   [0:0] tmp_3_fu_2435_p2;
reg   [0:0] tmp_3_reg_5293;
reg   [0:0] tmp_9_reg_5297;
wire   [15:0] addr_HTA_V_fu_2479_p1;
reg   [15:0] addr_HTA_V_reg_5319;
reg   [4:0] loc2_V_1_reg_5324;
wire   [9:0] tmp_15_fu_2492_p4;
reg   [9:0] tmp_15_reg_5329;
wire   [10:0] phitmp2_fu_2501_p1;
reg   [10:0] phitmp2_reg_5335;
reg   [0:0] tmp_s_reg_5342;
reg   [63:0] p_Val2_65_reg_5346;
reg   [63:0] p_Val2_57_reg_5351;
reg   [63:0] p_Val2_59_reg_5356;
reg   [63:0] p_Val2_61_reg_5361;
reg   [63:0] p_Val2_63_reg_5366;
wire   [63:0] TMP_0_V_fu_2557_p3;
reg   [63:0] TMP_0_V_reg_5371;
wire   [63:0] p_not_fu_2565_p2;
reg   [63:0] p_not_reg_5376;
wire   [19:0] r_V_41_fu_2626_p3;
reg   [19:0] r_V_41_reg_5381;
reg   [4:0] extra_mask_V_load_reg_5387;
wire   [5:0] tmp_48_fu_2634_p2;
reg   [5:0] tmp_48_reg_5392;
wire   [5:0] loc_in_group_tree_V_3_fu_2656_p2;
reg   [5:0] loc_in_group_tree_V_3_reg_5397;
wire    ap_CS_fsm_state6;
wire   [19:0] tmp_50_fu_2665_p2;
reg   [19:0] tmp_50_reg_5402;
wire   [4:0] loc2_V_2_fu_2674_p1;
reg   [4:0] loc2_V_2_reg_5408;
reg   [10:0] r_V_11_reg_5413;
reg   [10:0] group_tree_V_addr_reg_5419;
wire   [3:0] tmp_111_fu_2708_p1;
reg   [3:0] tmp_111_reg_5429;
wire    ap_CS_fsm_state7;
wire   [14:0] grp_fu_2255_p4;
reg   [14:0] tmp_18_reg_5434;
wire   [61:0] tmp_54_fu_2728_p2;
reg   [61:0] tmp_54_reg_5439;
reg   [1:0] tmp_58_reg_5444;
wire   [15:0] addr_HTA_V_1_fu_2744_p1;
reg   [15:0] addr_HTA_V_1_reg_5449;
wire    ap_CS_fsm_state8;
wire   [63:0] r_V_42_fu_2750_p3;
reg   [15:0] p_Result_31_fu_2756_p4;
wire   [63:0] r_V_15_fu_2770_p2;
wire   [3:0] now1_V_fu_2776_p2;
reg   [63:0] p_Result_32_fu_2827_p4;
wire    ap_CS_fsm_state9;
wire   [0:0] tmp_68_fu_2797_p2;
reg   [15:0] p_Result_33_fu_2837_p4;
wire   [63:0] r_V_19_fu_2851_p2;
wire   [3:0] now1_V_1_fu_2857_p2;
reg   [4:0] arrayNo4_reg_5497;
wire    ap_CS_fsm_state10;
reg   [5:0] heap_tree_V_0_addr_2_reg_5502;
reg   [5:0] heap_tree_V_1_addr_2_reg_5507;
reg   [5:0] heap_tree_V_2_addr_2_reg_5512;
reg   [5:0] heap_tree_V_3_addr_2_reg_5517;
reg   [5:0] heap_tree_V_4_addr_2_reg_5522;
wire   [1:0] tmp_152_fu_2897_p1;
reg   [1:0] tmp_152_reg_5527;
wire   [31:0] i_assign_3_fu_2901_p1;
reg   [31:0] i_assign_3_reg_5532;
reg   [31:0] p_Result_s_fu_2929_p4;
reg   [31:0] p_Result_s_reg_5540;
wire   [31:0] i_assign_4_fu_2943_p1;
reg   [31:0] i_assign_4_reg_5549;
wire    ap_CS_fsm_state12;
wire   [11:0] rhs_V_7_cast_fu_2967_p1;
reg   [11:0] rhs_V_7_cast_reg_5557;
wire   [5:0] tmp_116_fu_2992_p4;
reg   [5:0] tmp_116_reg_5563;
reg   [31:0] p_Result_4_fu_3050_p4;
reg   [31:0] p_Result_4_reg_5567;
wire   [5:0] tmp_130_fu_3100_p4;
reg   [5:0] tmp_130_reg_5578;
wire    ap_CS_fsm_state14;
reg   [31:0] p_Result_8_fu_3138_p4;
reg   [31:0] p_Result_8_reg_5582;
wire   [0:0] cond_fu_3170_p2;
reg   [0:0] cond_reg_5591;
wire    ap_CS_fsm_state15;
reg   [31:0] p_Result_16_fu_3219_p4;
reg   [31:0] p_Result_16_reg_5596;
wire    ap_CS_fsm_state16;
wire   [0:0] p_Repl2_18_fu_3238_p2;
reg   [0:0] p_Repl2_18_reg_5603;
wire    ap_CS_fsm_state17;
wire   [0:0] tmp_73_fu_3244_p2;
wire    ap_CS_fsm_state21;
wire   [0:0] grp_fu_2284_p2;
reg   [3:0] arrayNo1_reg_5620;
reg   [5:0] heap_tree_V_0_addr_1_reg_5625;
reg   [5:0] heap_tree_V_1_addr_1_reg_5630;
reg   [5:0] heap_tree_V_2_addr_1_reg_5635;
reg   [5:0] heap_tree_V_3_addr_1_reg_5640;
reg   [5:0] heap_tree_V_4_addr_1_reg_5645;
wire   [31:0] r_V_39_fu_3359_p2;
reg   [31:0] r_V_39_reg_5655;
wire   [31:0] tmp_49_fu_3384_p2;
reg   [31:0] tmp_49_reg_5664;
wire    ap_CS_fsm_state23;
wire   [31:0] i_assign_1_fu_3393_p1;
reg   [31:0] i_assign_1_reg_5673;
wire    ap_CS_fsm_state24;
wire   [4:0] tmp_115_fu_3422_p4;
reg   [4:0] tmp_115_reg_5681;
wire   [31:0] tmp_55_fu_3480_p2;
reg   [31:0] tmp_55_reg_5685;
wire   [4:0] tmp_129_fu_3510_p4;
reg   [4:0] tmp_129_reg_5696;
wire    ap_CS_fsm_state26;
wire   [31:0] tmp_57_fu_3548_p2;
reg   [31:0] tmp_57_reg_5700;
wire   [0:0] cond2_fu_3576_p2;
reg   [0:0] cond2_reg_5709;
wire    ap_CS_fsm_state27;
wire   [31:0] tmp_59_fu_3609_p2;
reg   [31:0] tmp_59_reg_5714;
wire    ap_CS_fsm_state28;
reg   [63:0] p_Result_14_fu_3646_p4;
wire    ap_CS_fsm_state30;
wire   [63:0] tmp_44_fu_3716_p2;
wire    ap_CS_fsm_state32;
wire   [63:0] tmp_8_fu_3728_p1;
reg   [63:0] tmp_8_reg_5731;
wire   [63:0] tmp0_V_5_fu_3732_p2;
reg   [63:0] tmp0_V_5_reg_5737;
wire   [6:0] p_0167_0_i1_cast_fu_3776_p1;
reg   [6:0] p_0167_0_i1_cast_reg_5757;
wire   [6:0] p_0252_0_i1_cast_fu_3786_p1;
reg   [6:0] p_0252_0_i1_cast_reg_5765;
wire   [6:0] p_0248_0_i1_cast_fu_3796_p1;
reg   [6:0] p_0248_0_i1_cast_reg_5773;
wire   [7:0] tmp_76_fu_3839_p2;
reg   [7:0] tmp_76_reg_5781;
wire    ap_CS_fsm_state35;
reg   [5:0] heap_tree_V_0_addr_3_reg_5791;
reg   [5:0] heap_tree_V_1_addr_3_reg_5796;
reg   [5:0] heap_tree_V_2_addr_3_reg_5801;
reg   [5:0] heap_tree_V_3_addr_3_reg_5806;
reg   [5:0] heap_tree_V_4_addr_3_reg_5811;
wire   [31:0] tmp_80_fu_3907_p7;
reg   [31:0] tmp_80_reg_5816;
wire   [31:0] tmp_79_fu_3923_p2;
reg   [31:0] tmp_79_reg_5823;
wire   [31:0] tmp_81_fu_3929_p2;
reg   [31:0] tmp_81_reg_5828;
wire    ap_CS_fsm_state37;
wire   [5:0] p_061_0_i_cast_fu_3958_p1;
reg   [5:0] p_061_0_i_cast_reg_5842;
wire   [5:0] tmp_84_fu_3972_p2;
reg   [5:0] tmp_84_reg_5850;
reg    ap_block_state38_io;
reg   [0:0] or_cond_101_reg_5855;
wire   [12:0] tree_offset_V_fu_4003_p2;
reg   [12:0] tree_offset_V_reg_5859;
reg   [10:0] group_tree_V_addr_1_reg_5865;
reg   [63:0] lhs_V_4_reg_5875;
wire    ap_CS_fsm_state39;
wire   [61:0] tmp_178_fu_4014_p1;
reg   [61:0] tmp_178_reg_5884;
wire   [15:0] AA_V_3_fu_4046_p1;
reg   [15:0] AA_V_3_reg_5889;
reg   [15:0] BB_V_3_reg_5894;
reg   [15:0] CC_V_1_reg_5899;
reg   [13:0] tmp_90_reg_5904;
wire   [15:0] tree_offset_V_cast_fu_4080_p1;
reg   [15:0] tree_offset_V_cast_reg_5909;
wire    ap_CS_fsm_state40;
wire   [6:0] p_0167_0_i_cast_fu_4088_p1;
reg   [6:0] p_0167_0_i_cast_reg_5917;
wire   [6:0] tmp91_fu_4115_p2;
reg   [6:0] tmp91_reg_5931;
wire   [7:0] tmp_95_fu_4141_p2;
reg   [7:0] tmp_95_reg_5941;
wire   [5:0] lhs_V_8_cast_fu_4147_p1;
reg   [5:0] lhs_V_8_cast_reg_5946;
wire   [16:0] r_V_28_fu_4182_p2;
reg   [16:0] r_V_28_reg_5951;
wire    ap_CS_fsm_state45;
wire   [61:0] val_assign_7_cast_fu_4344_p2;
reg   [61:0] val_assign_7_cast_reg_5961;
wire    ap_CS_fsm_state46;
wire   [29:0] val_assign_7_cast1_fu_4350_p2;
reg   [29:0] val_assign_7_cast1_reg_5966;
wire   [13:0] val_assign_7_cast2_fu_4356_p2;
reg   [13:0] val_assign_7_cast2_reg_5971;
wire   [31:0] i_assign_5_fu_4368_p1;
reg   [31:0] i_assign_5_reg_5976;
wire   [1:0] tmp_135_fu_4377_p4;
reg   [1:0] tmp_135_reg_5984;
reg   [31:0] p_Result_20_fu_4414_p4;
wire   [31:0] i_assign_6_fu_4427_p1;
reg   [31:0] i_assign_6_reg_5996;
wire   [0:0] p_Repl2_22_fu_4461_p2;
reg   [0:0] p_Repl2_22_reg_6004;
wire   [8:0] rhs_V_13_cast_fu_4467_p1;
reg   [8:0] rhs_V_13_cast_reg_6009;
wire    ap_CS_fsm_state47;
wire   [1:0] tmp_136_fu_4475_p4;
reg   [1:0] tmp_136_reg_6015;
reg   [31:0] p_Result_22_fu_4513_p4;
reg   [31:0] p_Result_22_reg_6019;
wire   [2:0] tmp_137_fu_4561_p4;
reg   [2:0] tmp_137_reg_6029;
wire    ap_CS_fsm_state48;
reg   [31:0] p_Result_24_fu_4599_p4;
reg   [31:0] p_Result_24_reg_6033;
reg   [31:0] p_Result_26_fu_4680_p4;
wire    ap_CS_fsm_state49;
wire   [0:0] p_Repl2_28_fu_4719_p2;
reg   [0:0] p_Repl2_28_reg_6051;
reg   [15:0] addr_HTA_V_3_reg_6056;
wire   [4:0] loc2_V_fu_4782_p1;
reg   [4:0] loc2_V_reg_6065;
reg   [0:0] tmp_46_reg_6070;
reg    ap_block_state52_io;
reg   [10:0] r_V_s_reg_6074;
reg   [4:0] arrayNo_reg_6091;
reg   [5:0] heap_tree_V_0_addr_reg_6096;
reg   [5:0] heap_tree_V_1_addr_reg_6101;
reg   [5:0] heap_tree_V_2_addr_reg_6106;
reg   [5:0] heap_tree_V_3_addr_reg_6111;
reg   [5:0] heap_tree_V_4_addr_reg_6116;
wire   [31:0] tmp_32_fu_4878_p2;
reg   [31:0] tmp_32_reg_6126;
wire   [31:0] tmp_33_fu_4903_p2;
reg   [31:0] tmp_33_reg_6135;
wire    ap_CS_fsm_state54;
wire   [31:0] i_assign_fu_4912_p1;
reg   [31:0] i_assign_reg_6144;
wire    ap_CS_fsm_state55;
wire   [4:0] tmp_108_fu_4941_p4;
reg   [4:0] tmp_108_reg_6152;
wire   [31:0] tmp_35_fu_4999_p2;
reg   [31:0] tmp_35_reg_6156;
wire   [4:0] tmp_128_fu_5029_p4;
reg   [4:0] tmp_128_reg_6167;
wire    ap_CS_fsm_state57;
wire   [31:0] tmp_37_fu_5067_p2;
reg   [31:0] tmp_37_reg_6171;
wire   [0:0] cond1_fu_5095_p2;
reg   [0:0] cond1_reg_6180;
wire    ap_CS_fsm_state58;
wire   [31:0] tmp_39_fu_5128_p2;
reg   [31:0] tmp_39_reg_6185;
wire    ap_CS_fsm_state59;
reg   [63:0] p_Result_12_fu_5165_p4;
wire    ap_CS_fsm_state61;
wire   [63:0] tmp_27_fu_5241_p2;
wire    ap_CS_fsm_state63;
reg   [3:0] p_061_0_i1_reg_854;
wire   [0:0] tmp_1_fu_2429_p2;
wire   [15:0] AA_V_fu_2415_p1;
reg   [4:0] ap_phi_mux_p_0102_0_i1_phi_fu_929_p34;
wire    ap_CS_fsm_state3;
wire   [4:0] layer_V_fu_2451_p2;
reg   [4:0] layer0_V_reg_982;
reg   [3:0] p_3_reg_994;
reg   [63:0] p_02894_0_in_reg_1003;
reg   [15:0] p_02759_0_in_in_reg_1012;
reg   [63:0] p_Val2_66_reg_1021;
wire   [31:0] ap_phi_mux_heap_tree_V_3_load_4_phi_fu_1034_p10;
reg   [31:0] heap_tree_V_3_load_4_reg_1031;
wire   [31:0] ap_phi_mux_heap_tree_V_2_load_4_phi_fu_1050_p10;
reg   [31:0] heap_tree_V_2_load_4_reg_1047;
reg   [31:0] heap_tree_V_1_load_2_reg_1063;
reg   [31:0] heap_tree_V_4_load_4_reg_1078;
wire   [31:0] ap_phi_mux_heap_tree_V_3_load_7_phi_fu_1097_p8;
reg   [31:0] heap_tree_V_3_load_7_reg_1094;
wire    ap_CS_fsm_state13;
reg   [31:0] heap_tree_V_2_load_5_reg_1111;
reg   [31:0] heap_tree_V_4_load_7_reg_1127;
reg   [31:0] heap_tree_V_4_load_s_reg_1144;
reg   [31:0] heap_tree_V_3_load_8_reg_1158;
reg   [31:0] p_Val2_51_reg_1171;
wire   [31:0] ap_phi_mux_heap_tree_V_3_load_1_phi_fu_1184_p10;
reg   [31:0] heap_tree_V_3_load_1_reg_1181;
wire   [31:0] ap_phi_mux_heap_tree_V_2_load_1_phi_fu_1200_p10;
reg   [31:0] heap_tree_V_2_load_1_reg_1197;
reg   [31:0] heap_tree_V_1_load_1_reg_1213;
reg   [31:0] heap_tree_V_4_load_1_reg_1228;
wire   [31:0] ap_phi_mux_heap_tree_V_3_load_3_phi_fu_1247_p8;
reg   [31:0] heap_tree_V_3_load_3_reg_1244;
wire    ap_CS_fsm_state25;
reg   [31:0] heap_tree_V_2_load_3_reg_1261;
reg   [31:0] heap_tree_V_4_load_3_reg_1277;
reg   [31:0] heap_tree_V_4_load_6_reg_1294;
reg   [31:0] heap_tree_V_3_load_6_reg_1308;
reg   [31:0] heap_tree_V_4_load_9_reg_1321;
wire    ap_CS_fsm_state29;
reg   [63:0] storemerge_reg_1331;
reg   [3:0] ap_phi_mux_p_0167_0_i1_phi_fu_1343_p34;
reg   [3:0] p_0167_0_i1_reg_1340;
wire   [0:0] tmp_10_fu_3770_p2;
wire   [15:0] AA_V_1_fu_3736_p1;
reg   [4:0] ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34;
reg   [4:0] p_0252_0_i1_reg_1397;
wire   [0:0] tmp_63_fu_3780_p2;
wire   [15:0] BB_V_1_fu_3740_p4;
reg   [5:0] ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34;
reg   [5:0] p_0248_0_i1_reg_1454;
wire   [0:0] tmp_71_fu_3790_p2;
wire   [15:0] CC_V_fu_3750_p4;
reg   [4:0] p_0244_0_i1_reg_1511;
wire   [0:0] tmp_72_fu_3800_p2;
wire   [15:0] DD_V_fu_3760_p4;
reg   [3:0] ap_phi_mux_p_061_0_i_phi_fu_1587_p34;
wire   [0:0] tmp_82_fu_3952_p2;
wire   [15:0] AA_V_2_fu_3938_p1;
reg   [4:0] p_0102_0_i_reg_1640;
wire   [0:0] tmp_83_fu_3962_p2;
wire   [15:0] BB_V_2_fu_3942_p4;
reg   [3:0] ap_phi_mux_p_0167_0_i_phi_fu_1716_p34;
wire   [0:0] tmp_91_fu_4083_p2;
reg   [4:0] ap_phi_mux_p_0252_0_i_phi_fu_1772_p34;
wire   [0:0] tmp_92_fu_4092_p2;
reg   [5:0] ap_phi_mux_p_0248_0_i_phi_fu_1828_p34;
wire   [0:0] tmp_93_fu_4101_p2;
reg   [4:0] p_0244_0_i_reg_1881;
wire   [0:0] tmp_94_fu_4110_p2;
reg   [31:0] tmp_123_reg_1946;
wire   [31:0] ap_phi_mux_heap_tree_V_2_load_7_phi_fu_1961_p6;
reg   [31:0] heap_tree_V_2_load_7_reg_1958;
wire   [31:0] ap_phi_mux_heap_tree_V_1_load_4_phi_fu_1973_p6;
reg   [31:0] heap_tree_V_1_load_4_reg_1970;
reg   [31:0] tmp_124_reg_1982;
reg   [31:0] ap_phi_mux_heap_tree_V_3_load_s_phi_fu_1999_p6;
reg   [31:0] heap_tree_V_3_load_s_reg_1996;
reg   [31:0] ap_phi_mux_heap_tree_V_2_load_8_phi_fu_2011_p6;
reg   [31:0] heap_tree_V_2_load_8_reg_2008;
reg   [31:0] tmp_125_reg_2022;
reg   [31:0] ap_phi_mux_heap_tree_V_4_load_10_phi_fu_2039_p6;
reg   [31:0] heap_tree_V_4_load_10_reg_2036;
reg   [31:0] ap_phi_mux_heap_tree_V_3_load_10_phi_fu_2051_p6;
reg   [31:0] heap_tree_V_3_load_10_reg_2048;
reg   [31:0] tmp_126_reg_2062;
wire   [0:0] cond3_fu_4666_p2;
reg   [31:0] tmp_127_reg_2072;
reg   [63:0] p_Result_29_fu_4767_p4;
reg   [63:0] ap_phi_mux_storemerge1_phi_fu_2085_p6;
reg   [63:0] storemerge1_reg_2082;
wire    ap_CS_fsm_state50;
wire   [31:0] ap_phi_mux_heap_tree_V_3_load_phi_fu_2096_p10;
reg   [31:0] heap_tree_V_3_load_reg_2093;
wire   [31:0] ap_phi_mux_heap_tree_V_2_load_phi_fu_2112_p10;
reg   [31:0] heap_tree_V_2_load_reg_2109;
reg   [31:0] heap_tree_V_1_load_reg_2125;
reg   [31:0] heap_tree_V_4_load_reg_2140;
wire   [31:0] ap_phi_mux_heap_tree_V_3_load_2_phi_fu_2159_p8;
reg   [31:0] heap_tree_V_3_load_2_reg_2156;
wire    ap_CS_fsm_state56;
reg   [31:0] heap_tree_V_2_load_2_reg_2173;
reg   [31:0] heap_tree_V_4_load_2_reg_2189;
reg   [31:0] heap_tree_V_4_load_5_reg_2206;
reg   [31:0] heap_tree_V_3_load_5_reg_2220;
reg   [31:0] heap_tree_V_4_load_8_reg_2233;
wire    ap_CS_fsm_state60;
wire   [63:0] tmp_31_fu_2468_p1;
wire   [63:0] tmp_51_fu_2688_p1;
wire   [63:0] tmp_52_fu_2703_p1;
wire   [63:0] newIndex3_fu_2888_p1;
wire   [63:0] tmp_45_fu_3309_p1;
wire   [63:0] newIndex_fu_3332_p1;
wire   [63:0] tmp_34_fu_3347_p1;
wire   [63:0] newIndex9_fu_3863_p1;
wire   [63:0] tmp_87_fu_4009_p1;
wire   [63:0] tmp_107_fu_4265_p1;
wire   [63:0] tmp_28_fu_4822_p1;
wire   [63:0] newIndex5_fu_4845_p1;
wire   [63:0] tmp_21_fu_4860_p1;
reg   [63:0] p_Result_3_fu_2951_p4;
reg   [63:0] p_Result_2_fu_3401_p4;
wire   [63:0] tmp_38_fu_3668_p2;
reg   [63:0] p_Result_21_fu_4436_p4;
reg   [63:0] p_Result_1_fu_4920_p4;
wire   [63:0] tmp_23_fu_5193_p2;
reg   [63:0] p_Result_7_fu_3064_p4;
reg   [63:0] p_Result_6_fu_3490_p4;
wire   [63:0] tmp_40_fu_3680_p2;
reg   [63:0] p_Result_23_fu_4527_p4;
reg   [63:0] p_Result_5_fu_5009_p4;
wire   [63:0] tmp_24_fu_5205_p2;
reg   [63:0] p_Result_15_fu_3181_p4;
reg   [63:0] p_Result_10_fu_3587_p4;
wire   [63:0] tmp_42_fu_3692_p2;
reg   [63:0] p_Result_25_fu_4614_p4;
reg   [63:0] p_Result_9_fu_5106_p4;
wire   [63:0] tmp_25_fu_5217_p2;
reg   [63:0] p_Result_17_fu_3254_p4;
reg    ap_predicate_op368_write_state18;
reg    ap_sig_ioackin_com_port_target_V_ap_ack;
reg    ap_block_state18_io;
reg   [63:0] p_Result_13_fu_3619_p4;
wire   [63:0] tmp_43_fu_3704_p2;
reg   [63:0] p_Result_27_fu_4696_p4;
reg   [63:0] p_Result_11_fu_5138_p4;
wire   [63:0] tmp_26_fu_5229_p2;
reg   [63:0] p_Result_19_fu_3284_p4;
wire    ap_CS_fsm_state33;
wire   [31:0] tmp_105_fu_4260_p1;
wire   [31:0] tmp_12_fu_4798_p1;
reg    ap_reg_ioackin_alloc_addr_ap_ack;
reg    ap_block_state42_io;
reg    ap_reg_ioackin_com_port_cmd_ap_ack;
wire   [7:0] p_2_fu_2474_p1;
wire   [7:0] p_1_fu_2571_p1;
reg    ap_reg_ioackin_com_port_layer_V_ap_ack;
reg    ap_reg_ioackin_com_port_target_V_ap_ack;
wire   [63:0] val_assign_2_fu_2863_p2;
wire   [63:0] r_V_32_fu_4335_p3;
reg   [31:0] p_Result_18_fu_3269_p4;
wire   [31:0] tmp_61_fu_3634_p2;
reg   [31:0] p_Result_28_fu_4752_p4;
wire   [31:0] tmp_41_fu_5153_p2;
wire   [31:0] tmp_size_V_fu_2384_p2;
wire   [31:0] p_s_fu_2405_p2;
wire   [31:0] p_Val2_1_fu_2410_p2;
wire   [4:0] p_061_0_i1_cast_fu_2441_p1;
wire   [4:0] tmp_6_fu_2445_p2;
wire   [2:0] tmp_56_fu_2505_p1;
wire   [0:0] sel_tmp_i_fu_2509_p2;
wire   [0:0] sel_tmp2_i_fu_2523_p2;
wire   [63:0] sel_tmp1_i_fu_2515_p3;
wire   [0:0] sel_tmp4_i_fu_2537_p2;
wire   [63:0] sel_tmp3_i_fu_2529_p3;
wire   [0:0] sel_tmp6_i_fu_2551_p2;
wire   [63:0] sel_tmp5_i_fu_2543_p3;
wire   [5:0] rhs_V_14_cast_fu_2576_p1;
wire  signed [5:0] r_V_40_fu_2580_p2;
wire   [5:0] tmp_20_fu_2601_p2;
wire   [31:0] tmp_19_fu_2598_p1;
wire  signed [31:0] tmp_52_cast_fu_2607_p1;
wire   [31:0] tmp_29_fu_2611_p2;
wire  signed [19:0] tmp_50_cast_fu_2594_p1;
wire   [0:0] tmp_112_fu_2586_p3;
wire   [19:0] tmp_113_fu_2617_p1;
wire   [19:0] tmp_30_fu_2621_p2;
wire   [4:0] tmp_114_fu_2640_p1;
wire   [4:0] tmp_47_fu_2643_p2;
wire   [5:0] shift_constant_V_loa_2_fu_2652_p1;
wire   [5:0] tmp_67_cast_fu_2648_p1;
wire   [19:0] tmp_76_cast_fu_2662_p1;
wire   [15:0] tree_offset_V_2_fu_2670_p1;
wire   [6:0] rhs_V_cast_fu_2693_p1;
wire   [6:0] r_V_13_fu_2697_p2;
wire   [61:0] tmp_134_fu_2712_p1;
wire   [61:0] tmp_53_fu_2722_p2;
wire   [63:0] lhs_V_1_fu_2716_p2;
wire   [15:0] loc_in_group_tree_V_s_fu_2747_p1;
wire   [63:0] tmp_60_fu_2766_p1;
wire   [1:0] rec_bits_V_fu_2781_p1;
wire   [0:0] tmp_67_fu_2785_p2;
wire   [0:0] not_s_fu_2791_p2;
wire   [14:0] p_02759_0_in_fu_2803_p4;
wire   [15:0] tmp_88_fu_2813_p1;
wire   [15:0] loc_in_group_tree_V_fu_2817_p2;
wire   [31:0] i_assign_2_fu_2823_p1;
wire   [63:0] tmp_70_fu_2847_p1;
wire   [5:0] newIndex_trunc4_fu_2879_p4;
wire   [15:0] p_Val2_s_fu_2913_p6;
wire   [31:0] p_Val2_s_fu_2913_p7;
wire   [0:0] p_Repl2_s_fu_2904_p2;
wire   [0:0] p_Repl2_3_fu_2946_p2;
wire   [3:0] tmp_157_fu_2976_p4;
wire   [11:0] r_V_20_fu_2970_p2;
wire   [0:0] sel_tmp6_fu_3014_p2;
wire   [0:0] sel_tmp5_fu_3008_p2;
wire   [0:0] sel_tmp3_fu_3002_p2;
wire   [0:0] or_cond2_fu_3028_p2;
wire   [31:0] newSel6_fu_3020_p3;
wire   [31:0] newSel7_fu_3034_p3;
wire   [31:0] p_Val2_34_fu_3042_p3;
wire   [0:0] p_Repl2_4_fu_2986_p2;
wire   [0:0] p_Repl2_7_fu_3059_p2;
wire   [7:0] tmp_162_fu_3084_p4;
wire   [11:0] r_V_22_fu_3079_p2;
wire   [0:0] sel_tmp15_fu_3110_p2;
wire   [0:0] sel_tmp17_fu_3124_p2;
wire   [31:0] sel_tmp16_fu_3116_p3;
wire   [31:0] p_Val2_41_fu_3130_p3;
wire   [0:0] p_Repl2_8_fu_3094_p2;
wire   [11:0] r_V_24_fu_3147_p2;
wire   [5:0] tmp_133_fu_3152_p4;
wire   [11:0] arrayNo12_mask_fu_3162_p3;
wire   [0:0] p_Repl2_15_fu_3176_p2;
wire   [15:0] tmp_171_fu_3196_p4;
wire   [31:0] p_Val2_49_fu_3212_p3;
wire   [0:0] p_Repl2_16_fu_3206_p2;
wire   [31:0] tmp_174_fu_3228_p4;
wire   [0:0] p_Repl2_17_fu_3249_p2;
wire   [0:0] p_Repl2_19_fu_3278_p2;
wire   [3:0] tmp_110_fu_3299_p1;
wire   [3:0] r_V_12_fu_3303_p2;
wire   [5:0] newIndex_trunc1_fu_3323_p4;
wire   [3:0] r_V_10_fu_3341_p2;
wire   [31:0] tmp_148_fu_3352_p1;
wire   [31:0] tmp_46_cast_fu_3356_p1;
wire   [19:0] tmp_66_fu_3368_p6;
wire   [31:0] tmp_66_fu_3368_p7;
wire   [0:0] p_Repl2_2_fu_3396_p2;
wire   [10:0] r_V_16_fu_3417_p2;
wire   [0:0] sel_tmp1_fu_3444_p2;
wire   [0:0] sel_tmp9_fu_3438_p2;
wire   [0:0] sel_tmp7_fu_3432_p2;
wire   [0:0] or_cond1_fu_3458_p2;
wire   [31:0] newSel3_fu_3450_p3;
wire   [31:0] newSel4_fu_3464_p3;
wire   [31:0] newSel5_fu_3472_p3;
wire   [0:0] p_Repl2_6_fu_3485_p2;
wire   [10:0] r_V_21_fu_3505_p2;
wire   [0:0] sel_tmp12_fu_3520_p2;
wire   [0:0] sel_tmp14_fu_3534_p2;
wire   [31:0] sel_tmp13_fu_3526_p3;
wire   [31:0] heap_tree_V_load_7_p_fu_3540_p3;
wire   [10:0] r_V_23_fu_3553_p2;
wire   [4:0] tmp_132_fu_3558_p4;
wire   [10:0] arrayNo10_mask_fu_3568_p3;
wire   [0:0] p_Repl2_10_fu_3582_p2;
wire   [31:0] heap_tree_V_load_8_p_fu_3602_p3;
wire   [0:0] p_Repl2_13_fu_3614_p2;
wire   [0:0] p_Repl2_14_fu_3640_p2;
wire  signed [63:0] maintain_mask_V_load_6_fu_3655_p1;
wire   [63:0] tmp_36_fu_3659_p1;
wire   [63:0] r_V_38_fu_3662_p2;
wire  signed [5:0] p_0244_0_i1_cast_fu_3806_p1;
wire   [6:0] tmp76_fu_3822_p2;
wire   [6:0] p_0244_0_i1_cast1_fu_3810_p1;
wire   [6:0] tmp77_fu_3830_p2;
wire   [7:0] tmp93_cast_fu_3835_p1;
wire   [7:0] tmp92_cast_fu_3826_p1;
wire   [5:0] tmp_74_fu_3814_p1;
wire   [5:0] tmp_75_fu_3818_p1;
wire   [5:0] tmp79_fu_3851_p2;
wire   [5:0] tmp78_fu_3845_p2;
wire   [5:0] tmp_78_fu_3857_p2;
wire   [10:0] tmp_77_fu_3872_p3;
wire   [11:0] tmp_95_cast_fu_3880_p1;
wire   [11:0] tmp_96_cast1_fu_3884_p1;
wire   [11:0] layer_offset_V_fu_3887_p2;
wire   [5:0] arrayNo9_fu_3893_p4;
wire   [15:0] tmp_80_fu_3907_p6;
wire   [31:0] tmp1_V_fu_3933_p2;
wire   [5:0] p_0102_0_i_cast_fu_3968_p1;
wire   [0:0] tmp_85_fu_3977_p2;
wire   [0:0] tmp_86_fu_3982_p2;
wire   [12:0] tmp_110_cast_fu_3999_p1;
wire   [12:0] r_V_25_fu_3992_p3;
wire  signed [61:0] rhs_V_8_cast_fu_4024_p1;
wire   [61:0] i_op_assign_cast_fu_4018_p2;
wire   [61:0] r_V_36_fu_4028_p2;
wire   [61:0] tmp_89_fu_4034_p2;
wire   [61:0] group_tree_tmp_maske_fu_4040_p2;
wire   [6:0] p_0252_0_i_cast_fu_4097_p1;
wire   [6:0] p_0248_0_i_cast_fu_4106_p1;
wire  signed [5:0] p_0244_0_i_cast1_fu_4121_p1;
wire   [6:0] p_0244_0_i_cast_fu_4125_p1;
wire   [6:0] tmp92_fu_4132_p2;
wire   [7:0] tmp98_cast_fu_4137_p1;
wire   [7:0] tmp97_cast_fu_4129_p1;
wire   [5:0] tmp_97_fu_4154_p2;
wire   [31:0] tmp_96_fu_4151_p1;
wire   [31:0] tmp_125_cast_fu_4160_p1;
wire   [31:0] tmp_98_fu_4164_p2;
wire   [15:0] r_V_27_fu_4170_p1;
wire   [16:0] lhs_V_2_fu_4174_p1;
wire   [16:0] rhs_V_2_fu_4178_p1;
wire   [17:0] lhs_V_3_fu_4188_p1;
wire   [17:0] rhs_V_3_fu_4191_p1;
wire   [17:0] r_V_29_fu_4195_p2;
wire  signed [5:0] r_V_37_fu_4205_p2;
wire  signed [19:0] loc_in_layer_V_fu_4201_p1;
wire   [5:0] tmp_101_fu_4226_p2;
wire  signed [19:0] tmp_129_cast_fu_4232_p1;
wire   [31:0] tmp_100_fu_4222_p1;
wire  signed [31:0] tmp_99_fu_4218_p1;
wire   [31:0] tmp_103_fu_4242_p2;
wire   [0:0] tmp_181_fu_4210_p3;
wire   [19:0] tmp_102_fu_4236_p2;
wire   [19:0] tmp_182_fu_4248_p1;
wire   [19:0] r_V_31_fu_4252_p3;
wire   [29:0] tmp_190_fu_4294_p1;
wire   [29:0] tmp_189_fu_4290_p1;
wire   [13:0] tmp_188_fu_4287_p1;
wire   [13:0] tmp_187_fu_4283_p1;
wire   [5:0] tmp_186_fu_4280_p1;
wire   [5:0] tmp_185_fu_4276_p1;
wire   [1:0] tmp_184_fu_4273_p1;
wire   [1:0] tmp_183_fu_4269_p1;
wire   [1:0] tmp_118_fu_4302_p4;
wire   [61:0] tmp_117_fu_4297_p2;
wire   [29:0] tmp_119_fu_4311_p2;
wire   [13:0] tmp_120_fu_4317_p2;
wire   [5:0] tmp_121_fu_4323_p2;
wire   [1:0] tmp_122_fu_4329_p2;
wire   [0:0] sel_tmp18_fu_4386_p2;
wire   [0:0] sel_tmp20_fu_4400_p2;
wire   [31:0] sel_tmp19_fu_4392_p3;
wire   [31:0] p_Val2_56_fu_4406_p3;
wire   [0:0] p_Repl2_20_fu_4371_p2;
wire   [0:0] p_Repl2_21_fu_4430_p2;
wire   [5:0] val_assign_7_cast3_fu_4362_p2;
wire   [3:0] tmp_193_fu_4451_p4;
wire   [7:0] r_V_33_fu_4470_p2;
wire   [0:0] sel_tmp21_fu_4485_p2;
wire   [0:0] sel_tmp23_fu_4499_p2;
wire   [31:0] sel_tmp22_fu_4491_p3;
wire   [31:0] p_Val2_58_fu_4505_p3;
wire   [0:0] p_Repl2_23_fu_4522_p2;
wire   [7:0] tmp_196_fu_4546_p4;
wire   [8:0] r_V_34_fu_4541_p2;
wire   [0:0] sel_tmp24_fu_4571_p2;
wire   [0:0] sel_tmp26_fu_4585_p2;
wire   [31:0] sel_tmp25_fu_4577_p3;
wire   [31:0] p_Val2_60_fu_4591_p3;
wire   [0:0] p_Repl2_24_fu_4555_p2;
wire   [0:0] p_Repl2_25_fu_4609_p2;
wire   [15:0] tmp_199_fu_4633_p4;
wire   [8:0] r_V_35_fu_4628_p2;
wire   [2:0] tmp_138_fu_4648_p4;
wire   [8:0] arrayNo16_mask_fu_4658_p3;
wire   [31:0] p_Val2_62_fu_4672_p3;
wire   [0:0] p_Repl2_26_fu_4642_p2;
wire   [0:0] p_Repl2_27_fu_4690_p2;
wire   [31:0] tmp_202_fu_4710_p4;
wire   [2:0] arrayNo2_fu_4725_p3;
wire   [32:0] p_Val2_64_fu_4736_p6;
wire   [31:0] p_Val2_64_fu_4736_p7;
wire   [0:0] p_Repl2_29_fu_4761_p2;
wire   [15:0] r_V_fu_4793_p2;
wire   [3:0] tmp_109_fu_4812_p1;
wire   [3:0] r_V_5_fu_4816_p2;
wire   [5:0] newIndex_trunc_fu_4836_p4;
wire   [3:0] r_V_3_fu_4854_p2;
wire   [31:0] tmp_147_fu_4865_p1;
wire   [31:0] tmp_29_cast_fu_4869_p1;
wire   [31:0] r_V_6_fu_4872_p2;
wire   [15:0] tmp_64_fu_4887_p6;
wire   [31:0] tmp_64_fu_4887_p7;
wire   [0:0] p_Repl2_1_fu_4915_p2;
wire   [10:0] r_V_7_fu_4936_p2;
wire   [0:0] sel_tmp4_fu_4963_p2;
wire   [0:0] sel_tmp2_fu_4957_p2;
wire   [0:0] sel_tmp_fu_4951_p2;
wire   [0:0] or_cond_fu_4977_p2;
wire   [31:0] newSel_fu_4969_p3;
wire   [31:0] newSel1_fu_4983_p3;
wire   [31:0] newSel2_fu_4991_p3;
wire   [0:0] p_Repl2_5_fu_5004_p2;
wire   [10:0] r_V_8_fu_5024_p2;
wire   [0:0] sel_tmp8_fu_5039_p2;
wire   [0:0] sel_tmp11_fu_5053_p2;
wire   [31:0] sel_tmp10_fu_5045_p3;
wire   [31:0] heap_tree_V_load_2_p_fu_5059_p3;
wire   [10:0] r_V_9_fu_5072_p2;
wire   [4:0] tmp_131_fu_5077_p4;
wire   [10:0] arrayNo8_mask_fu_5087_p3;
wire   [0:0] p_Repl2_9_fu_5101_p2;
wire   [31:0] heap_tree_V_load_3_p_fu_5121_p3;
wire   [0:0] p_Repl2_11_fu_5133_p2;
wire   [0:0] p_Repl2_12_fu_5159_p2;
wire  signed [63:0] maintain_mask_V_load_4_fu_5174_p1;
wire   [63:0] tmp_22_fu_5178_p1;
wire   [63:0] r_V_4_fu_5181_p2;
wire   [63:0] tmp0_V_1_fu_5187_p2;
reg   [62:0] ap_NS_fsm;
reg    ap_condition_4455;
reg    ap_condition_1591;
reg    ap_condition_2089;
reg    ap_condition_1492;
reg    ap_condition_2007;
reg    ap_condition_1842;
reg    ap_condition_1675;
reg    ap_condition_2174;

// power-on initialization
initial begin
#0 ap_CS_fsm = 63'd1;
#0 top_heap_V_0 = 64'd18446744073709551615;
#0 top_heap_V_1 = 64'd18446744073709551615;
#0 top_heap_V_2 = 64'd18446744073709551615;
#0 top_heap_V_3 = 64'd18446744073709551615;
#0 top_heap_V_4 = 64'd18446744073709551615;
#0 ap_reg_ioackin_alloc_addr_ap_ack = 1'b0;
#0 ap_reg_ioackin_com_port_cmd_ap_ack = 1'b0;
#0 ap_reg_ioackin_com_port_layer_V_ap_ack = 1'b0;
#0 ap_reg_ioackin_com_port_target_V_ap_ack = 1'b0;
end

Ext_KWTA64k_maintbkb #(
    .DataWidth( 33 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
maintain_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(maintain_mask_V_address0),
    .ce0(maintain_mask_V_ce0),
    .q0(maintain_mask_V_q0)
);

Ext_KWTA64k_heap_cud #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
heap_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(heap_tree_V_0_address0),
    .ce0(heap_tree_V_0_ce0),
    .we0(heap_tree_V_0_we0),
    .d0(heap_tree_V_0_d0),
    .q0(heap_tree_V_0_q0)
);

Ext_KWTA64k_heap_cud #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
heap_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(heap_tree_V_1_address0),
    .ce0(heap_tree_V_1_ce0),
    .we0(heap_tree_V_1_we0),
    .d0(heap_tree_V_1_d0),
    .q0(heap_tree_V_1_q0)
);

Ext_KWTA64k_heap_cud #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
heap_tree_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(heap_tree_V_2_address0),
    .ce0(heap_tree_V_2_ce0),
    .we0(heap_tree_V_2_we0),
    .d0(heap_tree_V_2_d0),
    .q0(heap_tree_V_2_q0)
);

Ext_KWTA64k_heap_cud #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
heap_tree_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(heap_tree_V_3_address0),
    .ce0(heap_tree_V_3_ce0),
    .we0(heap_tree_V_3_we0),
    .d0(heap_tree_V_3_d0),
    .q0(heap_tree_V_3_q0)
);

Ext_KWTA64k_heap_cud #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
heap_tree_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(heap_tree_V_4_address0),
    .ce0(heap_tree_V_4_ce0),
    .we0(heap_tree_V_4_we0),
    .d0(heap_tree_V_4_d0),
    .q0(heap_tree_V_4_q0)
);

Ext_KWTA64k_grouphbi #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
group_tree_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_address0),
    .ce0(group_tree_V_ce0),
    .we0(group_tree_V_we0),
    .d0(group_tree_V_d0),
    .q0(group_tree_V_q0)
);

Ext_KWTA64k_groupibs #(
    .DataWidth( 31 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
group_tree_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_mask_V_address0),
    .ce0(group_tree_mask_V_ce0),
    .q0(group_tree_mask_V_q0)
);

Ext_KWTA64k_shiftjbC #(
    .DataWidth( 5 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
shift_constant_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_constant_V_address0),
    .ce0(shift_constant_V_ce0),
    .q0(shift_constant_V_q0)
);

Ext_KWTA64k_mark_kbM #(
    .DataWidth( 62 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
mark_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mark_mask_V_address0),
    .ce0(mark_mask_V_ce0),
    .q0(mark_mask_V_q0)
);

Ext_KWTA64k_extralbW #(
    .DataWidth( 5 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
extra_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(extra_mask_V_address0),
    .ce0(extra_mask_V_ce0),
    .q0(extra_mask_V_q0)
);

Ext_KWTA64k_mux_5mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Ext_KWTA64k_mux_5mb6_U1(
    .din0(heap_tree_V_0_q0),
    .din1(heap_tree_V_1_q0),
    .din2(heap_tree_V_2_q0),
    .din3(heap_tree_V_3_q0),
    .din4(heap_tree_V_4_q0),
    .din5(p_Val2_s_fu_2913_p6),
    .dout(p_Val2_s_fu_2913_p7)
);

Ext_KWTA64k_mux_5ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
Ext_KWTA64k_mux_5ncg_U2(
    .din0(reg_2370),
    .din1(reg_2298),
    .din2(reg_2316),
    .din3(reg_2334),
    .din4(reg_2352),
    .din5(tmp_66_fu_3368_p6),
    .dout(tmp_66_fu_3368_p7)
);

Ext_KWTA64k_mux_5mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Ext_KWTA64k_mux_5mb6_U3(
    .din0(heap_tree_V_0_q0),
    .din1(heap_tree_V_1_q0),
    .din2(heap_tree_V_2_q0),
    .din3(heap_tree_V_3_q0),
    .din4(heap_tree_V_4_q0),
    .din5(tmp_80_fu_3907_p6),
    .dout(tmp_80_fu_3907_p7)
);

Ext_KWTA64k_mux_5ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 33 ),
    .dout_WIDTH( 32 ))
Ext_KWTA64k_mux_5ocq_U4(
    .din0(tmp_123_reg_1946),
    .din1(tmp_124_reg_1982),
    .din2(tmp_125_reg_2022),
    .din3(tmp_127_reg_2072),
    .din4(tmp_126_reg_2062),
    .din5(p_Val2_64_fu_4736_p6),
    .dout(p_Val2_64_fu_4736_p7)
);

Ext_KWTA64k_mux_5mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Ext_KWTA64k_mux_5mb6_U5(
    .din0(reg_2370),
    .din1(reg_2298),
    .din2(reg_2316),
    .din3(reg_2334),
    .din4(reg_2352),
    .din5(tmp_64_fu_4887_p6),
    .dout(tmp_64_fu_4887_p7)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
    end else begin
        if ((((ap_predicate_op142_write_state4 == 1'b1) & (1'b0 == ap_block_state4_io) & (1'b1 == ap_CS_fsm_state4)) | ((1'b0 == ap_block_state42_io) & (1'b1 == ap_CS_fsm_state42)) | ((1'b0 == ap_block_state38_io) & (or_cond_101_fu_3986_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38)) | ((1'b0 == ap_block_state52_io) & (tmp_46_fu_4786_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state52)) | ((1'b0 == ap_block_state52_io) & (tmp_46_fu_4786_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state52)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
        end else if ((((ap_predicate_op142_write_state4 == 1'b1) & (1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state42)) | ((or_cond_101_fu_3986_p2 == 1'd1) & (1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state38)) | ((tmp_46_fu_4786_p3 == 1'd0) & (1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state52)) | ((tmp_46_fu_4786_p3 == 1'd1) & (1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state52)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_com_port_cmd_ap_ack <= 1'b0;
    end else begin
        if ((((ap_predicate_op368_write_state18 == 1'b1) & (1'b0 == ap_block_state18_io) & (1'b1 == ap_CS_fsm_state18)) | ((ap_predicate_op177_write_state4 == 1'b1) & (1'b0 == ap_block_state4_io) & (1'b1 == ap_CS_fsm_state4)) | ((ap_predicate_op152_write_state4 == 1'b1) & (1'b0 == ap_block_state4_io) & (1'b1 == ap_CS_fsm_state4)) | ((1'b0 == ap_block_state42_io) & (1'b1 == ap_CS_fsm_state42)))) begin
            ap_reg_ioackin_com_port_cmd_ap_ack <= 1'b0;
        end else if ((((ap_predicate_op368_write_state18 == 1'b1) & (1'b1 == ap_CS_fsm_state18) & (com_port_cmd_ap_ack == 1'b1)) | ((ap_predicate_op177_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (com_port_cmd_ap_ack == 1'b1)) | ((ap_predicate_op152_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (com_port_cmd_ap_ack == 1'b1)) | ((1'b1 == ap_CS_fsm_state42) & (com_port_cmd_ap_ack == 1'b1)))) begin
            ap_reg_ioackin_com_port_cmd_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_com_port_layer_V_ap_ack <= 1'b0;
    end else begin
        if ((((ap_predicate_op368_write_state18 == 1'b1) & (1'b0 == ap_block_state18_io) & (1'b1 == ap_CS_fsm_state18)) | ((ap_predicate_op177_write_state4 == 1'b1) & (1'b0 == ap_block_state4_io) & (1'b1 == ap_CS_fsm_state4)) | ((ap_predicate_op152_write_state4 == 1'b1) & (1'b0 == ap_block_state4_io) & (1'b1 == ap_CS_fsm_state4)) | ((1'b0 == ap_block_state42_io) & (1'b1 == ap_CS_fsm_state42)))) begin
            ap_reg_ioackin_com_port_layer_V_ap_ack <= 1'b0;
        end else if ((((ap_predicate_op368_write_state18 == 1'b1) & (com_port_layer_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state18)) | ((ap_predicate_op177_write_state4 == 1'b1) & (com_port_layer_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((ap_predicate_op152_write_state4 == 1'b1) & (com_port_layer_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((com_port_layer_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state42)))) begin
            ap_reg_ioackin_com_port_layer_V_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_com_port_target_V_ap_ack <= 1'b0;
    end else begin
        if ((((ap_sig_ioackin_com_port_target_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((ap_sig_ioackin_com_port_target_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state43)) | ((ap_predicate_op368_write_state18 == 1'b1) & (1'b0 == ap_block_state18_io) & (1'b1 == ap_CS_fsm_state18)))) begin
            ap_reg_ioackin_com_port_target_V_ap_ack <= 1'b0;
        end else if ((((1'b1 == ap_CS_fsm_state19) & (com_port_target_V_ap_ack == 1'b1)) | ((1'b1 == ap_CS_fsm_state43) & (com_port_target_V_ap_ack == 1'b1)) | ((ap_predicate_op368_write_state18 == 1'b1) & (1'b1 == ap_CS_fsm_state18) & (com_port_target_V_ap_ack == 1'b1)))) begin
            ap_reg_ioackin_com_port_target_V_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo1_reg_5620 == 4'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        heap_tree_V_1_load_1_reg_1213 <= tmp_49_fu_3384_p2;
    end else if (((~(arrayNo1_reg_5620 == 4'd3) & ~(arrayNo1_reg_5620 == 4'd2) & ~(arrayNo1_reg_5620 == 4'd1) & ~(arrayNo1_reg_5620 == 4'd0) & (1'b1 == ap_CS_fsm_state23)) | ((arrayNo1_reg_5620 == 4'd3) & (1'b1 == ap_CS_fsm_state23)) | ((arrayNo1_reg_5620 == 4'd2) & (1'b1 == ap_CS_fsm_state23)) | ((arrayNo1_reg_5620 == 4'd0) & (1'b1 == ap_CS_fsm_state23)))) begin
        heap_tree_V_1_load_1_reg_1213 <= reg_2298;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo4_reg_5497 == 5'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        heap_tree_V_1_load_2_reg_1063 <= p_Result_s_fu_2929_p4;
    end else if (((~(arrayNo4_reg_5497 == 5'd3) & ~(arrayNo4_reg_5497 == 5'd2) & ~(arrayNo4_reg_5497 == 5'd1) & ~(arrayNo4_reg_5497 == 5'd0) & (1'b1 == ap_CS_fsm_state11)) | ((arrayNo4_reg_5497 == 5'd3) & (1'b1 == ap_CS_fsm_state11)) | ((arrayNo4_reg_5497 == 5'd2) & (1'b1 == ap_CS_fsm_state11)) | ((arrayNo4_reg_5497 == 5'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        heap_tree_V_1_load_2_reg_1063 <= heap_tree_V_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_135_fu_4377_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        heap_tree_V_1_load_4_reg_1970 <= p_Result_20_fu_4414_p4;
    end else if (((~(tmp_135_fu_4377_p4 == 2'd1) & ~(tmp_135_fu_4377_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state46)) | ((tmp_135_fu_4377_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state46)))) begin
        heap_tree_V_1_load_4_reg_1970 <= reg_2298;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo_reg_6091 == 5'd1) & (1'b1 == ap_CS_fsm_state54))) begin
        heap_tree_V_1_load_reg_2125 <= tmp_33_fu_4903_p2;
    end else if (((~(arrayNo_reg_6091 == 5'd3) & ~(arrayNo_reg_6091 == 5'd2) & ~(arrayNo_reg_6091 == 5'd1) & ~(arrayNo_reg_6091 == 5'd0) & (1'b1 == ap_CS_fsm_state54)) | ((arrayNo_reg_6091 == 5'd3) & (1'b1 == ap_CS_fsm_state54)) | ((arrayNo_reg_6091 == 5'd2) & (1'b1 == ap_CS_fsm_state54)) | ((arrayNo_reg_6091 == 5'd0) & (1'b1 == ap_CS_fsm_state54)))) begin
        heap_tree_V_1_load_reg_2125 <= reg_2298;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo1_reg_5620 == 4'd2) & (1'b1 == ap_CS_fsm_state23))) begin
        heap_tree_V_2_load_1_reg_1197 <= tmp_49_fu_3384_p2;
    end else if (((~(arrayNo1_reg_5620 == 4'd3) & ~(arrayNo1_reg_5620 == 4'd2) & ~(arrayNo1_reg_5620 == 4'd1) & ~(arrayNo1_reg_5620 == 4'd0) & (1'b1 == ap_CS_fsm_state23)) | ((arrayNo1_reg_5620 == 4'd3) & (1'b1 == ap_CS_fsm_state23)) | ((arrayNo1_reg_5620 == 4'd1) & (1'b1 == ap_CS_fsm_state23)) | ((arrayNo1_reg_5620 == 4'd0) & (1'b1 == ap_CS_fsm_state23)))) begin
        heap_tree_V_2_load_1_reg_1197 <= reg_2316;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_108_fu_4941_p4 == 5'd1) & ~(tmp_108_fu_4941_p4 == 5'd2) & ~(tmp_108_fu_4941_p4 == 5'd3) & (1'b1 == ap_CS_fsm_state55))) begin
        heap_tree_V_2_load_2_reg_2173 <= ap_phi_mux_heap_tree_V_2_load_phi_fu_2112_p10;
    end else if (((tmp_108_reg_6152 == 5'd2) & (1'b1 == ap_CS_fsm_state56))) begin
        heap_tree_V_2_load_2_reg_2173 <= tmp_35_reg_6156;
    end else if ((((tmp_108_reg_6152 == 5'd3) & (1'b1 == ap_CS_fsm_state56)) | ((tmp_108_reg_6152 == 5'd1) & (1'b1 == ap_CS_fsm_state56)))) begin
        heap_tree_V_2_load_2_reg_2173 <= heap_tree_V_2_load_reg_2109;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_115_fu_3422_p4 == 5'd1) & ~(tmp_115_fu_3422_p4 == 5'd2) & ~(tmp_115_fu_3422_p4 == 5'd3) & (1'b1 == ap_CS_fsm_state24))) begin
        heap_tree_V_2_load_3_reg_1261 <= ap_phi_mux_heap_tree_V_2_load_1_phi_fu_1200_p10;
    end else if (((tmp_115_reg_5681 == 5'd2) & (1'b1 == ap_CS_fsm_state25))) begin
        heap_tree_V_2_load_3_reg_1261 <= tmp_55_reg_5685;
    end else if ((((tmp_115_reg_5681 == 5'd3) & (1'b1 == ap_CS_fsm_state25)) | ((tmp_115_reg_5681 == 5'd1) & (1'b1 == ap_CS_fsm_state25)))) begin
        heap_tree_V_2_load_3_reg_1261 <= heap_tree_V_2_load_1_reg_1197;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo4_reg_5497 == 5'd2) & (1'b1 == ap_CS_fsm_state11))) begin
        heap_tree_V_2_load_4_reg_1047 <= p_Result_s_fu_2929_p4;
    end else if (((~(arrayNo4_reg_5497 == 5'd3) & ~(arrayNo4_reg_5497 == 5'd2) & ~(arrayNo4_reg_5497 == 5'd1) & ~(arrayNo4_reg_5497 == 5'd0) & (1'b1 == ap_CS_fsm_state11)) | ((arrayNo4_reg_5497 == 5'd3) & (1'b1 == ap_CS_fsm_state11)) | ((arrayNo4_reg_5497 == 5'd1) & (1'b1 == ap_CS_fsm_state11)) | ((arrayNo4_reg_5497 == 5'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        heap_tree_V_2_load_4_reg_1047 <= heap_tree_V_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_116_fu_2992_p4 == 6'd1) & ~(tmp_116_fu_2992_p4 == 6'd2) & ~(tmp_116_fu_2992_p4 == 6'd3) & (1'b1 == ap_CS_fsm_state12))) begin
        heap_tree_V_2_load_5_reg_1111 <= ap_phi_mux_heap_tree_V_2_load_4_phi_fu_1050_p10;
    end else if (((tmp_116_reg_5563 == 6'd2) & (1'b1 == ap_CS_fsm_state13))) begin
        heap_tree_V_2_load_5_reg_1111 <= p_Result_4_reg_5567;
    end else if ((((tmp_116_reg_5563 == 6'd3) & (1'b1 == ap_CS_fsm_state13)) | ((tmp_116_reg_5563 == 6'd1) & (1'b1 == ap_CS_fsm_state13)))) begin
        heap_tree_V_2_load_5_reg_1111 <= heap_tree_V_2_load_4_reg_1047;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_135_fu_4377_p4 == 2'd1) & ~(tmp_135_fu_4377_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        heap_tree_V_2_load_7_reg_1958 <= p_Result_20_fu_4414_p4;
    end else if ((((tmp_135_fu_4377_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state46)) | ((tmp_135_fu_4377_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state46)))) begin
        heap_tree_V_2_load_7_reg_1958 <= reg_2316;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_136_fu_4475_p4 == 2'd2) & ~(tmp_136_fu_4475_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        heap_tree_V_2_load_8_reg_2008 <= ap_phi_mux_heap_tree_V_2_load_7_phi_fu_1961_p6;
    end else if (((tmp_136_reg_6015 == 2'd2) & (1'b1 == ap_CS_fsm_state48))) begin
        heap_tree_V_2_load_8_reg_2008 <= p_Result_22_reg_6019;
    end else if (((tmp_136_reg_6015 == 2'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        heap_tree_V_2_load_8_reg_2008 <= heap_tree_V_2_load_7_reg_1958;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo_reg_6091 == 5'd2) & (1'b1 == ap_CS_fsm_state54))) begin
        heap_tree_V_2_load_reg_2109 <= tmp_33_fu_4903_p2;
    end else if (((~(arrayNo_reg_6091 == 5'd3) & ~(arrayNo_reg_6091 == 5'd2) & ~(arrayNo_reg_6091 == 5'd1) & ~(arrayNo_reg_6091 == 5'd0) & (1'b1 == ap_CS_fsm_state54)) | ((arrayNo_reg_6091 == 5'd3) & (1'b1 == ap_CS_fsm_state54)) | ((arrayNo_reg_6091 == 5'd1) & (1'b1 == ap_CS_fsm_state54)) | ((arrayNo_reg_6091 == 5'd0) & (1'b1 == ap_CS_fsm_state54)))) begin
        heap_tree_V_2_load_reg_2109 <= reg_2316;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_137_fu_4561_p4 == 3'd2) & ~(tmp_137_fu_4561_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state48))) begin
        heap_tree_V_3_load_10_reg_2048 <= ap_phi_mux_heap_tree_V_3_load_s_phi_fu_1999_p6;
    end else if (((tmp_137_fu_4561_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state48))) begin
        heap_tree_V_3_load_10_reg_2048 <= p_Result_24_fu_4599_p4;
    end else if (((tmp_137_reg_6029 == 3'd2) & (1'b1 == ap_CS_fsm_state49))) begin
        heap_tree_V_3_load_10_reg_2048 <= heap_tree_V_3_load_s_reg_1996;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo1_reg_5620 == 4'd3) & (1'b1 == ap_CS_fsm_state23))) begin
        heap_tree_V_3_load_1_reg_1181 <= tmp_49_fu_3384_p2;
    end else if (((~(arrayNo1_reg_5620 == 4'd3) & ~(arrayNo1_reg_5620 == 4'd2) & ~(arrayNo1_reg_5620 == 4'd1) & ~(arrayNo1_reg_5620 == 4'd0) & (1'b1 == ap_CS_fsm_state23)) | ((arrayNo1_reg_5620 == 4'd2) & (1'b1 == ap_CS_fsm_state23)) | ((arrayNo1_reg_5620 == 4'd1) & (1'b1 == ap_CS_fsm_state23)) | ((arrayNo1_reg_5620 == 4'd0) & (1'b1 == ap_CS_fsm_state23)))) begin
        heap_tree_V_3_load_1_reg_1181 <= reg_2334;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_108_fu_4941_p4 == 5'd1) & ~(tmp_108_fu_4941_p4 == 5'd2) & ~(tmp_108_fu_4941_p4 == 5'd3) & (1'b1 == ap_CS_fsm_state55))) begin
        heap_tree_V_3_load_2_reg_2156 <= ap_phi_mux_heap_tree_V_3_load_phi_fu_2096_p10;
    end else if (((tmp_108_reg_6152 == 5'd3) & (1'b1 == ap_CS_fsm_state56))) begin
        heap_tree_V_3_load_2_reg_2156 <= tmp_35_reg_6156;
    end else if ((((tmp_108_reg_6152 == 5'd2) & (1'b1 == ap_CS_fsm_state56)) | ((tmp_108_reg_6152 == 5'd1) & (1'b1 == ap_CS_fsm_state56)))) begin
        heap_tree_V_3_load_2_reg_2156 <= heap_tree_V_3_load_reg_2093;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_115_fu_3422_p4 == 5'd1) & ~(tmp_115_fu_3422_p4 == 5'd2) & ~(tmp_115_fu_3422_p4 == 5'd3) & (1'b1 == ap_CS_fsm_state24))) begin
        heap_tree_V_3_load_3_reg_1244 <= ap_phi_mux_heap_tree_V_3_load_1_phi_fu_1184_p10;
    end else if (((tmp_115_reg_5681 == 5'd3) & (1'b1 == ap_CS_fsm_state25))) begin
        heap_tree_V_3_load_3_reg_1244 <= tmp_55_reg_5685;
    end else if ((((tmp_115_reg_5681 == 5'd2) & (1'b1 == ap_CS_fsm_state25)) | ((tmp_115_reg_5681 == 5'd1) & (1'b1 == ap_CS_fsm_state25)))) begin
        heap_tree_V_3_load_3_reg_1244 <= heap_tree_V_3_load_1_reg_1181;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo4_reg_5497 == 5'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        heap_tree_V_3_load_4_reg_1031 <= p_Result_s_fu_2929_p4;
    end else if (((~(arrayNo4_reg_5497 == 5'd3) & ~(arrayNo4_reg_5497 == 5'd2) & ~(arrayNo4_reg_5497 == 5'd1) & ~(arrayNo4_reg_5497 == 5'd0) & (1'b1 == ap_CS_fsm_state11)) | ((arrayNo4_reg_5497 == 5'd2) & (1'b1 == ap_CS_fsm_state11)) | ((arrayNo4_reg_5497 == 5'd1) & (1'b1 == ap_CS_fsm_state11)) | ((arrayNo4_reg_5497 == 5'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        heap_tree_V_3_load_4_reg_1031 <= heap_tree_V_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_128_fu_5029_p4 == 5'd2) & ~(tmp_128_fu_5029_p4 == 5'd3) & (1'b1 == ap_CS_fsm_state57))) begin
        heap_tree_V_3_load_5_reg_2220 <= ap_phi_mux_heap_tree_V_3_load_2_phi_fu_2159_p8;
    end else if (((tmp_128_reg_6167 == 5'd3) & (1'b1 == ap_CS_fsm_state58))) begin
        heap_tree_V_3_load_5_reg_2220 <= tmp_37_reg_6171;
    end else if (((tmp_128_reg_6167 == 5'd2) & (1'b1 == ap_CS_fsm_state58))) begin
        heap_tree_V_3_load_5_reg_2220 <= heap_tree_V_3_load_2_reg_2156;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_129_fu_3510_p4 == 5'd2) & ~(tmp_129_fu_3510_p4 == 5'd3) & (1'b1 == ap_CS_fsm_state26))) begin
        heap_tree_V_3_load_6_reg_1308 <= ap_phi_mux_heap_tree_V_3_load_3_phi_fu_1247_p8;
    end else if (((tmp_129_reg_5696 == 5'd3) & (1'b1 == ap_CS_fsm_state27))) begin
        heap_tree_V_3_load_6_reg_1308 <= tmp_57_reg_5700;
    end else if (((tmp_129_reg_5696 == 5'd2) & (1'b1 == ap_CS_fsm_state27))) begin
        heap_tree_V_3_load_6_reg_1308 <= heap_tree_V_3_load_3_reg_1244;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_116_fu_2992_p4 == 6'd1) & ~(tmp_116_fu_2992_p4 == 6'd2) & ~(tmp_116_fu_2992_p4 == 6'd3) & (1'b1 == ap_CS_fsm_state12))) begin
        heap_tree_V_3_load_7_reg_1094 <= ap_phi_mux_heap_tree_V_3_load_4_phi_fu_1034_p10;
    end else if (((tmp_116_reg_5563 == 6'd3) & (1'b1 == ap_CS_fsm_state13))) begin
        heap_tree_V_3_load_7_reg_1094 <= p_Result_4_reg_5567;
    end else if ((((tmp_116_reg_5563 == 6'd2) & (1'b1 == ap_CS_fsm_state13)) | ((tmp_116_reg_5563 == 6'd1) & (1'b1 == ap_CS_fsm_state13)))) begin
        heap_tree_V_3_load_7_reg_1094 <= heap_tree_V_3_load_4_reg_1031;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_130_fu_3100_p4 == 6'd2) & ~(tmp_130_fu_3100_p4 == 6'd3) & (1'b1 == ap_CS_fsm_state14))) begin
        heap_tree_V_3_load_8_reg_1158 <= ap_phi_mux_heap_tree_V_3_load_7_phi_fu_1097_p8;
    end else if (((tmp_130_reg_5578 == 6'd3) & (1'b1 == ap_CS_fsm_state15))) begin
        heap_tree_V_3_load_8_reg_1158 <= p_Result_8_reg_5582;
    end else if (((tmp_130_reg_5578 == 6'd2) & (1'b1 == ap_CS_fsm_state15))) begin
        heap_tree_V_3_load_8_reg_1158 <= heap_tree_V_3_load_7_reg_1094;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo_reg_6091 == 5'd3) & (1'b1 == ap_CS_fsm_state54))) begin
        heap_tree_V_3_load_reg_2093 <= tmp_33_fu_4903_p2;
    end else if (((~(arrayNo_reg_6091 == 5'd3) & ~(arrayNo_reg_6091 == 5'd2) & ~(arrayNo_reg_6091 == 5'd1) & ~(arrayNo_reg_6091 == 5'd0) & (1'b1 == ap_CS_fsm_state54)) | ((arrayNo_reg_6091 == 5'd2) & (1'b1 == ap_CS_fsm_state54)) | ((arrayNo_reg_6091 == 5'd1) & (1'b1 == ap_CS_fsm_state54)) | ((arrayNo_reg_6091 == 5'd0) & (1'b1 == ap_CS_fsm_state54)))) begin
        heap_tree_V_3_load_reg_2093 <= reg_2334;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_136_fu_4475_p4 == 2'd2) & ~(tmp_136_fu_4475_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        heap_tree_V_3_load_s_reg_1996 <= p_Result_22_fu_4513_p4;
    end else if ((((tmp_136_reg_6015 == 2'd2) & (1'b1 == ap_CS_fsm_state48)) | ((tmp_136_reg_6015 == 2'd1) & (1'b1 == ap_CS_fsm_state48)))) begin
        heap_tree_V_3_load_s_reg_1996 <= reg_2334;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_137_fu_4561_p4 == 3'd2) & ~(tmp_137_fu_4561_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state48))) begin
        heap_tree_V_4_load_10_reg_2036 <= p_Result_24_fu_4599_p4;
    end else if ((((tmp_137_reg_6029 == 3'd2) & (1'b1 == ap_CS_fsm_state49)) | ((tmp_137_fu_4561_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state48)))) begin
        heap_tree_V_4_load_10_reg_2036 <= reg_2352;
    end
end

always @ (posedge ap_clk) begin
    if ((~(arrayNo1_reg_5620 == 4'd3) & ~(arrayNo1_reg_5620 == 4'd2) & ~(arrayNo1_reg_5620 == 4'd1) & ~(arrayNo1_reg_5620 == 4'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        heap_tree_V_4_load_1_reg_1228 <= tmp_49_fu_3384_p2;
    end else if ((((arrayNo1_reg_5620 == 4'd3) & (1'b1 == ap_CS_fsm_state23)) | ((arrayNo1_reg_5620 == 4'd2) & (1'b1 == ap_CS_fsm_state23)) | ((arrayNo1_reg_5620 == 4'd1) & (1'b1 == ap_CS_fsm_state23)) | ((arrayNo1_reg_5620 == 4'd0) & (1'b1 == ap_CS_fsm_state23)))) begin
        heap_tree_V_4_load_1_reg_1228 <= reg_2352;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_108_fu_4941_p4 == 5'd1) & ~(tmp_108_fu_4941_p4 == 5'd2) & ~(tmp_108_fu_4941_p4 == 5'd3) & (1'b1 == ap_CS_fsm_state55))) begin
        heap_tree_V_4_load_2_reg_2189 <= tmp_35_fu_4999_p2;
    end else if ((((tmp_108_reg_6152 == 5'd3) & (1'b1 == ap_CS_fsm_state56)) | ((tmp_108_reg_6152 == 5'd2) & (1'b1 == ap_CS_fsm_state56)) | ((tmp_108_reg_6152 == 5'd1) & (1'b1 == ap_CS_fsm_state56)))) begin
        heap_tree_V_4_load_2_reg_2189 <= heap_tree_V_4_load_reg_2140;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_115_fu_3422_p4 == 5'd1) & ~(tmp_115_fu_3422_p4 == 5'd2) & ~(tmp_115_fu_3422_p4 == 5'd3) & (1'b1 == ap_CS_fsm_state24))) begin
        heap_tree_V_4_load_3_reg_1277 <= tmp_55_fu_3480_p2;
    end else if ((((tmp_115_reg_5681 == 5'd3) & (1'b1 == ap_CS_fsm_state25)) | ((tmp_115_reg_5681 == 5'd2) & (1'b1 == ap_CS_fsm_state25)) | ((tmp_115_reg_5681 == 5'd1) & (1'b1 == ap_CS_fsm_state25)))) begin
        heap_tree_V_4_load_3_reg_1277 <= heap_tree_V_4_load_1_reg_1228;
    end
end

always @ (posedge ap_clk) begin
    if ((~(arrayNo4_reg_5497 == 5'd3) & ~(arrayNo4_reg_5497 == 5'd2) & ~(arrayNo4_reg_5497 == 5'd1) & ~(arrayNo4_reg_5497 == 5'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        heap_tree_V_4_load_4_reg_1078 <= p_Result_s_fu_2929_p4;
    end else if ((((arrayNo4_reg_5497 == 5'd3) & (1'b1 == ap_CS_fsm_state11)) | ((arrayNo4_reg_5497 == 5'd2) & (1'b1 == ap_CS_fsm_state11)) | ((arrayNo4_reg_5497 == 5'd1) & (1'b1 == ap_CS_fsm_state11)) | ((arrayNo4_reg_5497 == 5'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        heap_tree_V_4_load_4_reg_1078 <= heap_tree_V_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_128_fu_5029_p4 == 5'd2) & ~(tmp_128_fu_5029_p4 == 5'd3) & (1'b1 == ap_CS_fsm_state57))) begin
        heap_tree_V_4_load_5_reg_2206 <= tmp_37_fu_5067_p2;
    end else if ((((tmp_128_reg_6167 == 5'd3) & (1'b1 == ap_CS_fsm_state58)) | ((tmp_128_reg_6167 == 5'd2) & (1'b1 == ap_CS_fsm_state58)))) begin
        heap_tree_V_4_load_5_reg_2206 <= heap_tree_V_4_load_2_reg_2189;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_129_fu_3510_p4 == 5'd2) & ~(tmp_129_fu_3510_p4 == 5'd3) & (1'b1 == ap_CS_fsm_state26))) begin
        heap_tree_V_4_load_6_reg_1294 <= tmp_57_fu_3548_p2;
    end else if ((((tmp_129_reg_5696 == 5'd3) & (1'b1 == ap_CS_fsm_state27)) | ((tmp_129_reg_5696 == 5'd2) & (1'b1 == ap_CS_fsm_state27)))) begin
        heap_tree_V_4_load_6_reg_1294 <= heap_tree_V_4_load_3_reg_1277;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_116_fu_2992_p4 == 6'd1) & ~(tmp_116_fu_2992_p4 == 6'd2) & ~(tmp_116_fu_2992_p4 == 6'd3) & (1'b1 == ap_CS_fsm_state12))) begin
        heap_tree_V_4_load_7_reg_1127 <= p_Result_4_fu_3050_p4;
    end else if ((((tmp_116_reg_5563 == 6'd3) & (1'b1 == ap_CS_fsm_state13)) | ((tmp_116_reg_5563 == 6'd2) & (1'b1 == ap_CS_fsm_state13)) | ((tmp_116_reg_5563 == 6'd1) & (1'b1 == ap_CS_fsm_state13)))) begin
        heap_tree_V_4_load_7_reg_1127 <= heap_tree_V_4_load_4_reg_1078;
    end
end

always @ (posedge ap_clk) begin
    if (((cond1_reg_6180 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        heap_tree_V_4_load_8_reg_2233 <= tmp_39_fu_5128_p2;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        heap_tree_V_4_load_8_reg_2233 <= heap_tree_V_4_load_5_reg_2206;
    end
end

always @ (posedge ap_clk) begin
    if (((cond2_reg_5709 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        heap_tree_V_4_load_9_reg_1321 <= tmp_59_fu_3609_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        heap_tree_V_4_load_9_reg_1321 <= heap_tree_V_4_load_6_reg_1294;
    end
end

always @ (posedge ap_clk) begin
    if ((~(arrayNo_reg_6091 == 5'd3) & ~(arrayNo_reg_6091 == 5'd2) & ~(arrayNo_reg_6091 == 5'd1) & ~(arrayNo_reg_6091 == 5'd0) & (1'b1 == ap_CS_fsm_state54))) begin
        heap_tree_V_4_load_reg_2140 <= tmp_33_fu_4903_p2;
    end else if ((((arrayNo_reg_6091 == 5'd3) & (1'b1 == ap_CS_fsm_state54)) | ((arrayNo_reg_6091 == 5'd2) & (1'b1 == ap_CS_fsm_state54)) | ((arrayNo_reg_6091 == 5'd1) & (1'b1 == ap_CS_fsm_state54)) | ((arrayNo_reg_6091 == 5'd0) & (1'b1 == ap_CS_fsm_state54)))) begin
        heap_tree_V_4_load_reg_2140 <= reg_2352;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_130_fu_3100_p4 == 6'd2) & ~(tmp_130_fu_3100_p4 == 6'd3) & (1'b1 == ap_CS_fsm_state14))) begin
        heap_tree_V_4_load_s_reg_1144 <= p_Result_8_fu_3138_p4;
    end else if ((((tmp_130_reg_5578 == 6'd3) & (1'b1 == ap_CS_fsm_state15)) | ((tmp_130_reg_5578 == 6'd2) & (1'b1 == ap_CS_fsm_state15)))) begin
        heap_tree_V_4_load_s_reg_1144 <= heap_tree_V_4_load_7_reg_1127;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_2400_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        layer0_V_reg_982 <= 5'd16;
    end else if (((tmp_reg_5279 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        layer0_V_reg_982 <= layer_V_fu_2451_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        if ((tmp_83_fu_3962_p2 == 1'd1)) begin
            p_0102_0_i_reg_1640 <= 5'd0;
        end else if ((1'b1 == ap_condition_1842)) begin
            p_0102_0_i_reg_1640 <= 5'd16;
        end else if (((16'd2 == BB_V_2_fu_3942_p4) & (tmp_83_fu_3962_p2 == 1'd0))) begin
            p_0102_0_i_reg_1640 <= 5'd17;
        end else if (((16'd4 == BB_V_2_fu_3942_p4) & (tmp_83_fu_3962_p2 == 1'd0))) begin
            p_0102_0_i_reg_1640 <= 5'd18;
        end else if (((16'd8 == BB_V_2_fu_3942_p4) & (tmp_83_fu_3962_p2 == 1'd0))) begin
            p_0102_0_i_reg_1640 <= 5'd19;
        end else if (((16'd16 == BB_V_2_fu_3942_p4) & (tmp_83_fu_3962_p2 == 1'd0))) begin
            p_0102_0_i_reg_1640 <= 5'd20;
        end else if (((16'd32 == BB_V_2_fu_3942_p4) & (tmp_83_fu_3962_p2 == 1'd0))) begin
            p_0102_0_i_reg_1640 <= 5'd21;
        end else if (((16'd64 == BB_V_2_fu_3942_p4) & (tmp_83_fu_3962_p2 == 1'd0))) begin
            p_0102_0_i_reg_1640 <= 5'd22;
        end else if (((16'd128 == BB_V_2_fu_3942_p4) & (tmp_83_fu_3962_p2 == 1'd0))) begin
            p_0102_0_i_reg_1640 <= 5'd23;
        end else if (((16'd256 == BB_V_2_fu_3942_p4) & (tmp_83_fu_3962_p2 == 1'd0))) begin
            p_0102_0_i_reg_1640 <= 5'd24;
        end else if (((16'd512 == BB_V_2_fu_3942_p4) & (tmp_83_fu_3962_p2 == 1'd0))) begin
            p_0102_0_i_reg_1640 <= 5'd25;
        end else if (((16'd1024 == BB_V_2_fu_3942_p4) & (tmp_83_fu_3962_p2 == 1'd0))) begin
            p_0102_0_i_reg_1640 <= 5'd26;
        end else if (((16'd2048 == BB_V_2_fu_3942_p4) & (tmp_83_fu_3962_p2 == 1'd0))) begin
            p_0102_0_i_reg_1640 <= 5'd27;
        end else if (((16'd4096 == BB_V_2_fu_3942_p4) & (tmp_83_fu_3962_p2 == 1'd0))) begin
            p_0102_0_i_reg_1640 <= 5'd28;
        end else if (((16'd8192 == BB_V_2_fu_3942_p4) & (tmp_83_fu_3962_p2 == 1'd0))) begin
            p_0102_0_i_reg_1640 <= 5'd29;
        end else if (((16'd16384 == BB_V_2_fu_3942_p4) & (tmp_83_fu_3962_p2 == 1'd0))) begin
            p_0102_0_i_reg_1640 <= 5'd30;
        end else if (((16'd32768 == BB_V_2_fu_3942_p4) & (tmp_83_fu_3962_p2 == 1'd0))) begin
            p_0102_0_i_reg_1640 <= 5'd31;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_10_fu_3770_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34)) | (~(16'd2 == AA_V_1_fu_3736_p1) & ~(16'd4 == AA_V_1_fu_3736_p1) & ~(16'd8 == AA_V_1_fu_3736_p1) & ~(16'd16 == AA_V_1_fu_3736_p1) & ~(16'd32 == AA_V_1_fu_3736_p1) & ~(16'd64 == AA_V_1_fu_3736_p1) & ~(16'd128 == AA_V_1_fu_3736_p1) & ~(16'd256 == AA_V_1_fu_3736_p1) & ~(16'd512 == AA_V_1_fu_3736_p1) & ~(16'd1024 == AA_V_1_fu_3736_p1) & ~(16'd2048 == AA_V_1_fu_3736_p1) & ~(16'd4096 == AA_V_1_fu_3736_p1) & ~(16'd8192 == AA_V_1_fu_3736_p1) & ~(16'd16384 == AA_V_1_fu_3736_p1) & ~(16'd32768 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34)))) begin
        p_0167_0_i1_reg_1340 <= 4'd0;
    end else if (((16'd2 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_0167_0_i1_reg_1340 <= 4'd1;
    end else if (((16'd4 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_0167_0_i1_reg_1340 <= 4'd2;
    end else if (((16'd8 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_0167_0_i1_reg_1340 <= 4'd3;
    end else if (((16'd16 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_0167_0_i1_reg_1340 <= 4'd4;
    end else if (((16'd32 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_0167_0_i1_reg_1340 <= 4'd5;
    end else if (((16'd64 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_0167_0_i1_reg_1340 <= 4'd6;
    end else if (((16'd128 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_0167_0_i1_reg_1340 <= 4'd7;
    end else if (((16'd256 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_0167_0_i1_reg_1340 <= 4'd8;
    end else if (((16'd512 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_0167_0_i1_reg_1340 <= 4'd9;
    end else if (((16'd1024 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_0167_0_i1_reg_1340 <= 4'd10;
    end else if (((16'd2048 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_0167_0_i1_reg_1340 <= 4'd11;
    end else if (((16'd4096 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_0167_0_i1_reg_1340 <= 4'd12;
    end else if (((16'd8192 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_0167_0_i1_reg_1340 <= 4'd13;
    end else if (((16'd16384 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_0167_0_i1_reg_1340 <= 4'd14;
    end else if (((16'd32768 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        p_0167_0_i1_reg_1340 <= 4'd15;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        if ((tmp_72_fu_3800_p2 == 1'd1)) begin
            p_0244_0_i1_reg_1511 <= 5'd0;
        end else if ((1'b1 == ap_condition_1675)) begin
            p_0244_0_i1_reg_1511 <= 5'd16;
        end else if (((16'd2 == DD_V_fu_3760_p4) & (tmp_72_fu_3800_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1511 <= 5'd17;
        end else if (((16'd4 == DD_V_fu_3760_p4) & (tmp_72_fu_3800_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1511 <= 5'd18;
        end else if (((16'd8 == DD_V_fu_3760_p4) & (tmp_72_fu_3800_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1511 <= 5'd19;
        end else if (((16'd16 == DD_V_fu_3760_p4) & (tmp_72_fu_3800_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1511 <= 5'd20;
        end else if (((16'd32 == DD_V_fu_3760_p4) & (tmp_72_fu_3800_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1511 <= 5'd21;
        end else if (((16'd64 == DD_V_fu_3760_p4) & (tmp_72_fu_3800_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1511 <= 5'd22;
        end else if (((16'd128 == DD_V_fu_3760_p4) & (tmp_72_fu_3800_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1511 <= 5'd23;
        end else if (((16'd256 == DD_V_fu_3760_p4) & (tmp_72_fu_3800_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1511 <= 5'd24;
        end else if (((16'd512 == DD_V_fu_3760_p4) & (tmp_72_fu_3800_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1511 <= 5'd25;
        end else if (((16'd1024 == DD_V_fu_3760_p4) & (tmp_72_fu_3800_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1511 <= 5'd26;
        end else if (((16'd2048 == DD_V_fu_3760_p4) & (tmp_72_fu_3800_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1511 <= 5'd27;
        end else if (((16'd4096 == DD_V_fu_3760_p4) & (tmp_72_fu_3800_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1511 <= 5'd28;
        end else if (((16'd8192 == DD_V_fu_3760_p4) & (tmp_72_fu_3800_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1511 <= 5'd29;
        end else if (((16'd16384 == DD_V_fu_3760_p4) & (tmp_72_fu_3800_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1511 <= 5'd30;
        end else if (((16'd32768 == DD_V_fu_3760_p4) & (tmp_72_fu_3800_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1511 <= 5'd31;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        if ((tmp_94_fu_4110_p2 == 1'd1)) begin
            p_0244_0_i_reg_1881 <= 5'd0;
        end else if ((1'b1 == ap_condition_2174)) begin
            p_0244_0_i_reg_1881 <= 5'd16;
        end else if (((tmp_90_reg_5904 == 14'd2) & (tmp_94_fu_4110_p2 == 1'd0))) begin
            p_0244_0_i_reg_1881 <= 5'd17;
        end else if (((tmp_90_reg_5904 == 14'd4) & (tmp_94_fu_4110_p2 == 1'd0))) begin
            p_0244_0_i_reg_1881 <= 5'd18;
        end else if (((tmp_90_reg_5904 == 14'd8) & (tmp_94_fu_4110_p2 == 1'd0))) begin
            p_0244_0_i_reg_1881 <= 5'd19;
        end else if (((tmp_90_reg_5904 == 14'd16) & (tmp_94_fu_4110_p2 == 1'd0))) begin
            p_0244_0_i_reg_1881 <= 5'd20;
        end else if (((tmp_90_reg_5904 == 14'd32) & (tmp_94_fu_4110_p2 == 1'd0))) begin
            p_0244_0_i_reg_1881 <= 5'd21;
        end else if (((tmp_90_reg_5904 == 14'd64) & (tmp_94_fu_4110_p2 == 1'd0))) begin
            p_0244_0_i_reg_1881 <= 5'd22;
        end else if (((tmp_90_reg_5904 == 14'd128) & (tmp_94_fu_4110_p2 == 1'd0))) begin
            p_0244_0_i_reg_1881 <= 5'd23;
        end else if (((tmp_90_reg_5904 == 14'd256) & (tmp_94_fu_4110_p2 == 1'd0))) begin
            p_0244_0_i_reg_1881 <= 5'd24;
        end else if (((tmp_90_reg_5904 == 14'd512) & (tmp_94_fu_4110_p2 == 1'd0))) begin
            p_0244_0_i_reg_1881 <= 5'd25;
        end else if (((tmp_90_reg_5904 == 14'd1024) & (tmp_94_fu_4110_p2 == 1'd0))) begin
            p_0244_0_i_reg_1881 <= 5'd26;
        end else if (((tmp_90_reg_5904 == 14'd2048) & (tmp_94_fu_4110_p2 == 1'd0))) begin
            p_0244_0_i_reg_1881 <= 5'd27;
        end else if (((tmp_90_reg_5904 == 14'd4096) & (tmp_94_fu_4110_p2 == 1'd0))) begin
            p_0244_0_i_reg_1881 <= 5'd28;
        end else if (((tmp_90_reg_5904 == 14'd8192) & (tmp_94_fu_4110_p2 == 1'd0))) begin
            p_0244_0_i_reg_1881 <= 5'd29;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        if ((tmp_71_fu_3790_p2 == 1'd1)) begin
                        p_0248_0_i1_reg_1454[0] <= 1'b0;
            p_0248_0_i1_reg_1454[1] <= 1'b0;
            p_0248_0_i1_reg_1454[2] <= 1'b0;
            p_0248_0_i1_reg_1454[3] <= 1'b0;
            p_0248_0_i1_reg_1454[5] <= 1'b0;
        end else if ((1'b1 == ap_condition_1591)) begin
                        p_0248_0_i1_reg_1454[0] <= 1'b0;
            p_0248_0_i1_reg_1454[1] <= 1'b0;
            p_0248_0_i1_reg_1454[2] <= 1'b0;
            p_0248_0_i1_reg_1454[3] <= 1'b0;
            p_0248_0_i1_reg_1454[5] <= 1'b1;
        end else if (((16'd2 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1454[0] <= 1'b1;
            p_0248_0_i1_reg_1454[1] <= 1'b0;
            p_0248_0_i1_reg_1454[2] <= 1'b0;
            p_0248_0_i1_reg_1454[3] <= 1'b0;
            p_0248_0_i1_reg_1454[5] <= 1'b1;
        end else if (((16'd4 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1454[0] <= 1'b0;
            p_0248_0_i1_reg_1454[1] <= 1'b1;
            p_0248_0_i1_reg_1454[2] <= 1'b0;
            p_0248_0_i1_reg_1454[3] <= 1'b0;
            p_0248_0_i1_reg_1454[5] <= 1'b1;
        end else if (((16'd8 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1454[0] <= 1'b1;
            p_0248_0_i1_reg_1454[1] <= 1'b1;
            p_0248_0_i1_reg_1454[2] <= 1'b0;
            p_0248_0_i1_reg_1454[3] <= 1'b0;
            p_0248_0_i1_reg_1454[5] <= 1'b1;
        end else if (((16'd16 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1454[0] <= 1'b0;
            p_0248_0_i1_reg_1454[1] <= 1'b0;
            p_0248_0_i1_reg_1454[2] <= 1'b1;
            p_0248_0_i1_reg_1454[3] <= 1'b0;
            p_0248_0_i1_reg_1454[5] <= 1'b1;
        end else if (((16'd32 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1454[0] <= 1'b1;
            p_0248_0_i1_reg_1454[1] <= 1'b0;
            p_0248_0_i1_reg_1454[2] <= 1'b1;
            p_0248_0_i1_reg_1454[3] <= 1'b0;
            p_0248_0_i1_reg_1454[5] <= 1'b1;
        end else if (((16'd64 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1454[0] <= 1'b0;
            p_0248_0_i1_reg_1454[1] <= 1'b1;
            p_0248_0_i1_reg_1454[2] <= 1'b1;
            p_0248_0_i1_reg_1454[3] <= 1'b0;
            p_0248_0_i1_reg_1454[5] <= 1'b1;
        end else if (((16'd128 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1454[0] <= 1'b1;
            p_0248_0_i1_reg_1454[1] <= 1'b1;
            p_0248_0_i1_reg_1454[2] <= 1'b1;
            p_0248_0_i1_reg_1454[3] <= 1'b0;
            p_0248_0_i1_reg_1454[5] <= 1'b1;
        end else if (((16'd256 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1454[0] <= 1'b0;
            p_0248_0_i1_reg_1454[1] <= 1'b0;
            p_0248_0_i1_reg_1454[2] <= 1'b0;
            p_0248_0_i1_reg_1454[3] <= 1'b1;
            p_0248_0_i1_reg_1454[5] <= 1'b1;
        end else if (((16'd512 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1454[0] <= 1'b1;
            p_0248_0_i1_reg_1454[1] <= 1'b0;
            p_0248_0_i1_reg_1454[2] <= 1'b0;
            p_0248_0_i1_reg_1454[3] <= 1'b1;
            p_0248_0_i1_reg_1454[5] <= 1'b1;
        end else if (((16'd1024 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1454[0] <= 1'b0;
            p_0248_0_i1_reg_1454[1] <= 1'b1;
            p_0248_0_i1_reg_1454[2] <= 1'b0;
            p_0248_0_i1_reg_1454[3] <= 1'b1;
            p_0248_0_i1_reg_1454[5] <= 1'b1;
        end else if (((16'd2048 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1454[0] <= 1'b1;
            p_0248_0_i1_reg_1454[1] <= 1'b1;
            p_0248_0_i1_reg_1454[2] <= 1'b0;
            p_0248_0_i1_reg_1454[3] <= 1'b1;
            p_0248_0_i1_reg_1454[5] <= 1'b1;
        end else if (((16'd4096 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1454[0] <= 1'b0;
            p_0248_0_i1_reg_1454[1] <= 1'b0;
            p_0248_0_i1_reg_1454[2] <= 1'b1;
            p_0248_0_i1_reg_1454[3] <= 1'b1;
            p_0248_0_i1_reg_1454[5] <= 1'b1;
        end else if (((16'd8192 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1454[0] <= 1'b1;
            p_0248_0_i1_reg_1454[1] <= 1'b0;
            p_0248_0_i1_reg_1454[2] <= 1'b1;
            p_0248_0_i1_reg_1454[3] <= 1'b1;
            p_0248_0_i1_reg_1454[5] <= 1'b1;
        end else if (((16'd16384 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1454[0] <= 1'b0;
            p_0248_0_i1_reg_1454[1] <= 1'b1;
            p_0248_0_i1_reg_1454[2] <= 1'b1;
            p_0248_0_i1_reg_1454[3] <= 1'b1;
            p_0248_0_i1_reg_1454[5] <= 1'b1;
        end else if (((16'd32768 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1454[0] <= 1'b1;
            p_0248_0_i1_reg_1454[1] <= 1'b1;
            p_0248_0_i1_reg_1454[2] <= 1'b1;
            p_0248_0_i1_reg_1454[3] <= 1'b1;
            p_0248_0_i1_reg_1454[5] <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        if ((tmp_63_fu_3780_p2 == 1'd1)) begin
            p_0252_0_i1_reg_1397 <= 5'd0;
        end else if ((1'b1 == ap_condition_1492)) begin
            p_0252_0_i1_reg_1397 <= 5'd16;
        end else if (((16'd2 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1397 <= 5'd17;
        end else if (((16'd4 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1397 <= 5'd18;
        end else if (((16'd8 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1397 <= 5'd19;
        end else if (((16'd16 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1397 <= 5'd20;
        end else if (((16'd32 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1397 <= 5'd21;
        end else if (((16'd64 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1397 <= 5'd22;
        end else if (((16'd128 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1397 <= 5'd23;
        end else if (((16'd256 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1397 <= 5'd24;
        end else if (((16'd512 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1397 <= 5'd25;
        end else if (((16'd1024 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1397 <= 5'd26;
        end else if (((16'd2048 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1397 <= 5'd27;
        end else if (((16'd4096 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1397 <= 5'd28;
        end else if (((16'd8192 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1397 <= 5'd29;
        end else if (((16'd16384 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1397 <= 5'd30;
        end else if (((16'd32768 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1397 <= 5'd31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_68_fu_2797_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        p_02759_0_in_in_reg_1012 <= p_Result_33_fu_2837_p4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_02759_0_in_in_reg_1012 <= p_Result_31_fu_2756_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_68_fu_2797_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        p_02894_0_in_reg_1003 <= r_V_19_fu_2851_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_02894_0_in_reg_1003 <= r_V_15_fu_2770_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((~(16'd2 == AA_V_fu_2415_p1) & ~(16'd4 == AA_V_fu_2415_p1) & ~(16'd8 == AA_V_fu_2415_p1) & ~(16'd16 == AA_V_fu_2415_p1) & ~(16'd32 == AA_V_fu_2415_p1) & ~(16'd64 == AA_V_fu_2415_p1) & ~(16'd128 == AA_V_fu_2415_p1) & ~(16'd256 == AA_V_fu_2415_p1) & ~(16'd512 == AA_V_fu_2415_p1) & ~(16'd1024 == AA_V_fu_2415_p1) & ~(16'd2048 == AA_V_fu_2415_p1) & ~(16'd4096 == AA_V_fu_2415_p1) & ~(16'd8192 == AA_V_fu_2415_p1) & ~(16'd16384 == AA_V_fu_2415_p1) & ~(16'd32768 == AA_V_fu_2415_p1) & (tmp_1_fu_2429_p2 == 1'd0) & (tmp_fu_2400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((tmp_fu_2400_p2 == 1'd0) & (tmp_1_fu_2429_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        p_061_0_i1_reg_854 <= 4'd0;
    end else if (((16'd2 == AA_V_fu_2415_p1) & (tmp_1_fu_2429_p2 == 1'd0) & (tmp_fu_2400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_061_0_i1_reg_854 <= 4'd1;
    end else if (((16'd4 == AA_V_fu_2415_p1) & (tmp_1_fu_2429_p2 == 1'd0) & (tmp_fu_2400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_061_0_i1_reg_854 <= 4'd2;
    end else if (((16'd8 == AA_V_fu_2415_p1) & (tmp_1_fu_2429_p2 == 1'd0) & (tmp_fu_2400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_061_0_i1_reg_854 <= 4'd3;
    end else if (((16'd16 == AA_V_fu_2415_p1) & (tmp_1_fu_2429_p2 == 1'd0) & (tmp_fu_2400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_061_0_i1_reg_854 <= 4'd4;
    end else if (((16'd32 == AA_V_fu_2415_p1) & (tmp_1_fu_2429_p2 == 1'd0) & (tmp_fu_2400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_061_0_i1_reg_854 <= 4'd5;
    end else if (((16'd64 == AA_V_fu_2415_p1) & (tmp_1_fu_2429_p2 == 1'd0) & (tmp_fu_2400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_061_0_i1_reg_854 <= 4'd6;
    end else if (((16'd128 == AA_V_fu_2415_p1) & (tmp_1_fu_2429_p2 == 1'd0) & (tmp_fu_2400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_061_0_i1_reg_854 <= 4'd7;
    end else if (((16'd256 == AA_V_fu_2415_p1) & (tmp_1_fu_2429_p2 == 1'd0) & (tmp_fu_2400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_061_0_i1_reg_854 <= 4'd8;
    end else if (((16'd512 == AA_V_fu_2415_p1) & (tmp_1_fu_2429_p2 == 1'd0) & (tmp_fu_2400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_061_0_i1_reg_854 <= 4'd9;
    end else if (((16'd1024 == AA_V_fu_2415_p1) & (tmp_1_fu_2429_p2 == 1'd0) & (tmp_fu_2400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_061_0_i1_reg_854 <= 4'd10;
    end else if (((16'd2048 == AA_V_fu_2415_p1) & (tmp_1_fu_2429_p2 == 1'd0) & (tmp_fu_2400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_061_0_i1_reg_854 <= 4'd11;
    end else if (((16'd4096 == AA_V_fu_2415_p1) & (tmp_1_fu_2429_p2 == 1'd0) & (tmp_fu_2400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_061_0_i1_reg_854 <= 4'd12;
    end else if (((16'd8192 == AA_V_fu_2415_p1) & (tmp_1_fu_2429_p2 == 1'd0) & (tmp_fu_2400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_061_0_i1_reg_854 <= 4'd13;
    end else if (((16'd16384 == AA_V_fu_2415_p1) & (tmp_1_fu_2429_p2 == 1'd0) & (tmp_fu_2400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_061_0_i1_reg_854 <= 4'd14;
    end else if (((16'd32768 == AA_V_fu_2415_p1) & (tmp_1_fu_2429_p2 == 1'd0) & (tmp_fu_2400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_061_0_i1_reg_854 <= 4'd15;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_68_fu_2797_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        p_3_reg_994 <= now1_V_1_fu_2857_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_3_reg_994 <= now1_V_fu_2776_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((cond_reg_5591 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        p_Val2_51_reg_1171 <= p_Result_16_fu_3219_p4;
    end else if (((cond_reg_5591 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        p_Val2_51_reg_1171 <= heap_tree_V_4_load_s_reg_1144;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_68_fu_2797_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        p_Val2_66_reg_1021 <= p_Result_32_fu_2827_p4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_Val2_66_reg_1021 <= r_V_42_fu_2750_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        storemerge1_reg_2082 <= p_Result_12_fu_5165_p4;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        storemerge1_reg_2082 <= tmp_27_fu_5241_p2;
    end else if (((or_cond_101_reg_5855 == 1'd0) & (tmp_s_reg_5342 == 1'd0) & (tmp_9_reg_5297 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
        storemerge1_reg_2082 <= p_Result_29_fu_4767_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        storemerge_reg_1331 <= p_Result_14_fu_3646_p4;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        storemerge_reg_1331 <= tmp_44_fu_3716_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((~(tmp_135_fu_4377_p4 == 2'd1) & ~(tmp_135_fu_4377_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state46)) | ((tmp_135_fu_4377_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state46)))) begin
        tmp_123_reg_1946 <= reg_2370;
    end else if (((tmp_135_fu_4377_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        tmp_123_reg_1946 <= p_Result_20_fu_4414_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_136_fu_4475_p4 == 2'd2) & ~(tmp_136_fu_4475_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        tmp_124_reg_1982 <= ap_phi_mux_heap_tree_V_1_load_4_phi_fu_1973_p6;
    end else if (((tmp_136_reg_6015 == 2'd2) & (1'b1 == ap_CS_fsm_state48))) begin
        tmp_124_reg_1982 <= heap_tree_V_1_load_4_reg_1970;
    end else if (((tmp_136_reg_6015 == 2'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        tmp_124_reg_1982 <= p_Result_22_reg_6019;
    end
end

always @ (posedge ap_clk) begin
    if (((~(tmp_137_fu_4561_p4 == 3'd2) & ~(tmp_137_fu_4561_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state48)) | ((tmp_137_fu_4561_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state48)))) begin
        tmp_125_reg_2022 <= ap_phi_mux_heap_tree_V_2_load_8_phi_fu_2011_p6;
    end else if (((tmp_137_reg_6029 == 3'd2) & (1'b1 == ap_CS_fsm_state49))) begin
        tmp_125_reg_2022 <= p_Result_24_reg_6033;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        if ((cond3_fu_4666_p2 == 1'd0)) begin
            tmp_126_reg_2062 <= p_Result_26_fu_4680_p4;
        end else if ((cond3_fu_4666_p2 == 1'd1)) begin
            tmp_126_reg_2062 <= ap_phi_mux_heap_tree_V_4_load_10_phi_fu_2039_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        if ((cond3_fu_4666_p2 == 1'd0)) begin
            tmp_127_reg_2072 <= ap_phi_mux_heap_tree_V_3_load_10_phi_fu_2051_p6;
        end else if ((cond3_fu_4666_p2 == 1'd1)) begin
            tmp_127_reg_2072 <= p_Result_26_fu_4680_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        top_heap_V_0 <= tmp_23_fu_5193_p2;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        top_heap_V_0 <= p_Result_1_fu_4920_p4;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        top_heap_V_0 <= p_Result_21_fu_4436_p4;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        top_heap_V_0 <= tmp_38_fu_3668_p2;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        top_heap_V_0 <= p_Result_2_fu_3401_p4;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        top_heap_V_0 <= p_Result_3_fu_2951_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        top_heap_V_1 <= tmp_24_fu_5205_p2;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        top_heap_V_1 <= p_Result_5_fu_5009_p4;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        top_heap_V_1 <= p_Result_23_fu_4527_p4;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        top_heap_V_1 <= tmp_40_fu_3680_p2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        top_heap_V_1 <= p_Result_6_fu_3490_p4;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        top_heap_V_1 <= p_Result_7_fu_3064_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        top_heap_V_2 <= tmp_25_fu_5217_p2;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        top_heap_V_2 <= p_Result_9_fu_5106_p4;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        top_heap_V_2 <= p_Result_25_fu_4614_p4;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        top_heap_V_2 <= tmp_42_fu_3692_p2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        top_heap_V_2 <= p_Result_10_fu_3587_p4;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        top_heap_V_2 <= p_Result_15_fu_3181_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        top_heap_V_3 <= tmp_26_fu_5229_p2;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        top_heap_V_3 <= p_Result_11_fu_5138_p4;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        top_heap_V_3 <= p_Result_27_fu_4696_p4;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        top_heap_V_3 <= tmp_43_fu_3704_p2;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        top_heap_V_3 <= p_Result_13_fu_3619_p4;
    end else if (((1'b0 == ap_block_state18_io) & (tmp_11_reg_5305 == 1'd0) & (tmp_5_reg_5301 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        top_heap_V_3 <= p_Result_17_fu_3254_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (((tmp_46_reg_6070 == 1'd0) & (tmp_s_reg_5342 == 1'd1) & (tmp_9_reg_5297 == 1'd1)) | ((or_cond_101_reg_5855 == 1'd0) & (tmp_s_reg_5342 == 1'd0) & (tmp_9_reg_5297 == 1'd1))))) begin
        top_heap_V_4 <= ap_phi_mux_storemerge1_phi_fu_2085_p6;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        top_heap_V_4 <= storemerge_reg_1331;
    end else if (((1'b0 == ap_block_state18_io) & (tmp_11_reg_5305 == 1'd0) & (tmp_5_reg_5301 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        top_heap_V_4 <= p_Result_19_fu_3284_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        AA_V_3_reg_5889 <= AA_V_3_fu_4046_p1;
        BB_V_3_reg_5894 <= {{group_tree_tmp_maske_fu_4040_p2[31:16]}};
        CC_V_1_reg_5899 <= {{group_tree_tmp_maske_fu_4040_p2[47:32]}};
        lhs_V_4_reg_5875 <= group_tree_V_q0;
        tmp_178_reg_5884 <= tmp_178_fu_4014_p1;
        tmp_90_reg_5904 <= {{group_tree_tmp_maske_fu_4040_p2[61:48]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_2400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        BB_V_reg_5286 <= {{p_Val2_1_fu_2410_p2[31:16]}};
        tmp_3_reg_5293 <= tmp_3_fu_2435_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state4_io) & (grp_fu_2243_p2 == 1'd0) & (tmp_9_fu_2458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        TMP_0_V_reg_5371 <= TMP_0_V_fu_2557_p3;
        p_Val2_57_reg_5351 <= top_heap_V_0;
        p_Val2_59_reg_5356 <= top_heap_V_1;
        p_Val2_61_reg_5361 <= top_heap_V_2;
        p_Val2_63_reg_5366 <= top_heap_V_3;
        p_Val2_65_reg_5346 <= top_heap_V_4;
        p_not_reg_5376 <= p_not_fu_2565_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        addr_HTA_V_1_reg_5449[14 : 0] <= addr_HTA_V_1_fu_2744_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) & (com_port_allocated_addr_V_ap_vld == 1'b1))) begin
        addr_HTA_V_3_reg_6056 <= com_port_allocated_addr_V;
        loc2_V_reg_6065 <= loc2_V_fu_4782_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op152_write_state4 == 1'b1) & (1'b0 == ap_block_state4_io) & (1'b1 == ap_CS_fsm_state4))) begin
        addr_HTA_V_reg_5319[14 : 0] <= addr_HTA_V_fu_2479_p1[14 : 0];
        loc2_V_1_reg_5324 <= {{alloc_free_target_re_reg_5258[9:5]}};
        phitmp2_reg_5335[9 : 0] <= phitmp2_fu_2501_p1[9 : 0];
        tmp_15_reg_5329 <= {{alloc_free_target_re_reg_5258[19:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_cmd_read_reg_5247 <= alloc_cmd;
        alloc_free_target_re_reg_5258 <= alloc_free_target;
        free_target_V_reg_5267 <= free_target_V_fu_2380_p1;
        p_Result_30_reg_5273 <= p_Result_30_fu_2390_p4;
        size_V_reg_5253 <= alloc_size;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_2284_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        arrayNo1_reg_5620 <= {{alloc_free_target_re_reg_5258[19:16]}};
        heap_tree_V_0_addr_1_reg_5625 <= newIndex_fu_3332_p1;
        heap_tree_V_1_addr_1_reg_5630 <= newIndex_fu_3332_p1;
        heap_tree_V_2_addr_1_reg_5635 <= newIndex_fu_3332_p1;
        heap_tree_V_3_addr_1_reg_5640 <= newIndex_fu_3332_p1;
        heap_tree_V_4_addr_1_reg_5645 <= newIndex_fu_3332_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        arrayNo4_reg_5497 <= {{tmp_50_reg_5402[15:11]}};
        heap_tree_V_0_addr_2_reg_5502 <= newIndex3_fu_2888_p1;
        heap_tree_V_1_addr_2_reg_5507 <= newIndex3_fu_2888_p1;
        heap_tree_V_2_addr_2_reg_5512 <= newIndex3_fu_2888_p1;
        heap_tree_V_3_addr_2_reg_5517 <= newIndex3_fu_2888_p1;
        heap_tree_V_4_addr_2_reg_5522 <= newIndex3_fu_2888_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state52_io) & (grp_fu_2284_p2 == 1'd0) & (tmp_46_fu_4786_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        arrayNo_reg_6091 <= {{addr_HTA_V_3_reg_6056[15:11]}};
        heap_tree_V_0_addr_reg_6096 <= newIndex5_fu_4845_p1;
        heap_tree_V_1_addr_reg_6101 <= newIndex5_fu_4845_p1;
        heap_tree_V_2_addr_reg_6106 <= newIndex5_fu_4845_p1;
        heap_tree_V_3_addr_reg_6111 <= newIndex5_fu_4845_p1;
        heap_tree_V_4_addr_reg_6116 <= newIndex5_fu_4845_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        cond1_reg_6180 <= cond1_fu_5095_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        cond2_reg_5709 <= cond2_fu_3576_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        cond_reg_5591 <= cond_fu_3170_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        extra_mask_V_load_reg_5387 <= extra_mask_V_q0;
        r_V_41_reg_5381 <= r_V_41_fu_2626_p3;
        tmp_48_reg_5392 <= tmp_48_fu_2634_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state38_io) & (or_cond_101_fu_3986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        group_tree_V_addr_1_reg_5865 <= tmp_87_fu_4009_p1;
        tree_offset_V_reg_5859 <= tree_offset_V_fu_4003_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        group_tree_V_addr_reg_5419 <= tmp_51_fu_2688_p1;
        loc2_V_2_reg_5408 <= loc2_V_2_fu_2674_p1;
        loc_in_group_tree_V_3_reg_5397 <= loc_in_group_tree_V_3_fu_2656_p2;
        r_V_11_reg_5413 <= {{tmp_50_fu_2665_p2[15:5]}};
        tmp_50_reg_5402 <= tmp_50_fu_2665_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        heap_tree_V_0_addr_3_reg_5791 <= newIndex9_fu_3863_p1;
        heap_tree_V_1_addr_3_reg_5796 <= newIndex9_fu_3863_p1;
        heap_tree_V_2_addr_3_reg_5801 <= newIndex9_fu_3863_p1;
        heap_tree_V_3_addr_3_reg_5806 <= newIndex9_fu_3863_p1;
        heap_tree_V_4_addr_3_reg_5811 <= newIndex9_fu_3863_p1;
        tmp_76_reg_5781 <= tmp_76_fu_3839_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        i_assign_1_reg_5673[9 : 0] <= i_assign_1_fu_3393_p1[9 : 0];
        tmp_115_reg_5681 <= {{r_V_16_fu_3417_p2[10:6]}};
        tmp_55_reg_5685 <= tmp_55_fu_3480_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        i_assign_3_reg_5532[4 : 0] <= i_assign_3_fu_2901_p1[4 : 0];
        p_Result_s_reg_5540 <= p_Result_s_fu_2929_p4;
        tmp_152_reg_5527 <= tmp_152_fu_2897_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        i_assign_4_reg_5549[10 : 0] <= i_assign_4_fu_2943_p1[10 : 0];
        p_Result_4_reg_5567 <= p_Result_4_fu_3050_p4;
        rhs_V_7_cast_reg_5557[10 : 0] <= rhs_V_7_cast_fu_2967_p1[10 : 0];
        tmp_116_reg_5563 <= {{r_V_20_fu_2970_p2[11:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        i_assign_5_reg_5976[5 : 0] <= i_assign_5_fu_4368_p1[5 : 0];
        i_assign_6_reg_5996[7 : 0] <= i_assign_6_fu_4427_p1[7 : 0];
        p_Repl2_22_reg_6004 <= p_Repl2_22_fu_4461_p2;
        tmp_135_reg_5984 <= {{tmp_76_reg_5781[7:6]}};
        val_assign_7_cast1_reg_5966 <= val_assign_7_cast1_fu_4350_p2;
        val_assign_7_cast2_reg_5971 <= val_assign_7_cast2_fu_4356_p2;
        val_assign_7_cast_reg_5961 <= val_assign_7_cast_fu_4344_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        i_assign_reg_6144[10 : 0] <= i_assign_fu_4912_p1[10 : 0];
        tmp_108_reg_6152 <= {{r_V_7_fu_4936_p2[10:6]}};
        tmp_35_reg_6156 <= tmp_35_fu_4999_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        lhs_V_8_cast_reg_5946[4 : 0] <= lhs_V_8_cast_fu_4147_p1[4 : 0];
        r_V_28_reg_5951 <= r_V_28_fu_4182_p2;
        tmp_95_reg_5941 <= tmp_95_fu_4141_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state38_io) & (1'b1 == ap_CS_fsm_state38))) begin
        or_cond_101_reg_5855 <= or_cond_101_fu_3986_p2;
        tmp_84_reg_5850 <= tmp_84_fu_3972_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        p_0167_0_i1_cast_reg_5757[3 : 0] <= p_0167_0_i1_cast_fu_3776_p1[3 : 0];
        p_0248_0_i1_cast_reg_5773[5 : 0] <= p_0248_0_i1_cast_fu_3796_p1[5 : 0];
        p_0252_0_i1_cast_reg_5765[4 : 0] <= p_0252_0_i1_cast_fu_3786_p1[4 : 0];
        tmp0_V_5_reg_5737 <= tmp0_V_5_fu_3732_p2;
        tmp_8_reg_5731[4 : 0] <= tmp_8_fu_3728_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        p_0167_0_i_cast_reg_5917[3 : 0] <= p_0167_0_i_cast_fu_4088_p1[3 : 0];
        tmp91_reg_5931 <= tmp91_fu_4115_p2;
        tree_offset_V_cast_reg_5909[12 : 0] <= tree_offset_V_cast_fu_4080_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        p_061_0_i_cast_reg_5842[3 : 0] <= p_061_0_i_cast_fu_3958_p1[3 : 0];
        tmp_81_reg_5828 <= tmp_81_fu_3929_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        p_Repl2_18_reg_5603 <= p_Repl2_18_fu_3238_p2;
        tmp_73_reg_5608 <= tmp_73_fu_3244_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        p_Repl2_28_reg_6051 <= p_Repl2_28_fu_4719_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_Result_16_reg_5596 <= p_Result_16_fu_3219_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        p_Result_22_reg_6019 <= p_Result_22_fu_4513_p4;
        rhs_V_13_cast_reg_6009[7 : 0] <= rhs_V_13_cast_fu_4467_p1[7 : 0];
        tmp_136_reg_6015 <= {{r_V_33_fu_4470_p2[7:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        p_Result_24_reg_6033 <= p_Result_24_fu_4599_p4;
        tmp_137_reg_6029 <= {{r_V_34_fu_4541_p2[8:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_Result_8_reg_5582 <= p_Result_8_fu_3138_p4;
        tmp_130_reg_5578 <= {{r_V_22_fu_3079_p2[11:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        r_V_39_reg_5655 <= r_V_39_fu_3359_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state52_io) & (tmp_46_fu_4786_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        r_V_s_reg_6074 <= {{addr_HTA_V_3_reg_6056[15:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state34) | ((1'b0 == ap_block_state4_io) & (grp_fu_2243_p2 == 1'd0) & (tmp_9_fu_2458_p2 == 1'd0) & (tmp_5_fu_2463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        reg_2290 <= grp_fu_2249_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state5))) begin
        reg_2294 <= shift_constant_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_2298 <= heap_tree_V_1_q0;
        reg_2316 <= heap_tree_V_2_q0;
        reg_2334 <= heap_tree_V_3_q0;
        reg_2352 <= heap_tree_V_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state22))) begin
        reg_2370 <= heap_tree_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state31))) begin
        reg_2376 <= maintain_mask_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_111_reg_5429 <= tmp_111_fu_2708_p1;
        tmp_18_reg_5434 <= {{alloc_free_target_re_reg_5258[19:5]}};
        tmp_54_reg_5439 <= tmp_54_fu_2728_p2;
        tmp_58_reg_5444 <= {{lhs_V_1_fu_2716_p2[63:62]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state4_io) & (tmp_9_fu_2458_p2 == 1'd0) & (tmp_5_fu_2463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_11_reg_5305 <= grp_fu_2243_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        tmp_128_reg_6167 <= {{r_V_8_fu_5024_p2[10:6]}};
        tmp_37_reg_6171 <= tmp_37_fu_5067_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        tmp_129_reg_5696 <= {{r_V_21_fu_3505_p2[10:6]}};
        tmp_57_reg_5700 <= tmp_57_fu_3548_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        tmp_32_reg_6126 <= tmp_32_fu_4878_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        tmp_33_reg_6135 <= tmp_33_fu_4903_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        tmp_39_reg_6185 <= tmp_39_fu_5128_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state52_io) & (1'b1 == ap_CS_fsm_state52))) begin
        tmp_46_reg_6070 <= addr_HTA_V_3_reg_6056[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        tmp_49_reg_5664 <= tmp_49_fu_3384_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        tmp_59_reg_5714 <= tmp_59_fu_3609_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state4_io) & (tmp_9_fu_2458_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_5_reg_5301 <= tmp_5_fu_2463_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        tmp_79_reg_5823 <= tmp_79_fu_3923_p2;
        tmp_80_reg_5816 <= tmp_80_fu_3907_p7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state4_io) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_9_reg_5297 <= tmp_9_fu_2458_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_reg_5279 <= tmp_fu_2400_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state4_io) & (tmp_9_fu_2458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_s_reg_5342 <= grp_fu_2243_p2;
    end
end

always @ (*) begin
    if (((tmp_46_fu_4786_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        alloc_addr = tmp_12_fu_4798_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        alloc_addr = tmp_105_fu_4260_p1;
    end else if ((((ap_predicate_op142_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((or_cond_101_fu_3986_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38)) | ((tmp_46_fu_4786_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state52)))) begin
        alloc_addr = 32'd4294967295;
    end else begin
        alloc_addr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op142_write_state4 == 1'b1) & (ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state4)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state42)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (or_cond_101_fu_3986_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_46_fu_4786_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state52)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_46_fu_4786_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state52)))) begin
        alloc_addr_ap_vld = 1'b1;
    end else begin
        alloc_addr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | ((tmp_5_fu_2463_p2 == 1'd0) & (tmp_9_fu_2458_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((or_cond_101_fu_3986_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38)) | ((tmp_46_fu_4786_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state52)) | ((tmp_46_fu_4786_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state52)))) begin
        alloc_addr_blk_n = alloc_addr_ap_ack;
    end else begin
        alloc_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_cmd_ap_ack = 1'b1;
    end else begin
        alloc_cmd_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_cmd_blk_n = alloc_cmd_ap_vld;
    end else begin
        alloc_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_free_target_ap_ack = 1'b1;
    end else begin
        alloc_free_target_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_free_target_blk_n = alloc_free_target_ap_vld;
    end else begin
        alloc_free_target_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_size_ap_ack = 1'b1;
    end else begin
        alloc_size_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_size_blk_n = alloc_size_ap_vld;
    end else begin
        alloc_size_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        if ((tmp_136_reg_6015 == 2'd2)) begin
            ap_phi_mux_heap_tree_V_2_load_8_phi_fu_2011_p6 = p_Result_22_reg_6019;
        end else if ((tmp_136_reg_6015 == 2'd1)) begin
            ap_phi_mux_heap_tree_V_2_load_8_phi_fu_2011_p6 = heap_tree_V_2_load_7_reg_1958;
        end else begin
            ap_phi_mux_heap_tree_V_2_load_8_phi_fu_2011_p6 = heap_tree_V_2_load_8_reg_2008;
        end
    end else begin
        ap_phi_mux_heap_tree_V_2_load_8_phi_fu_2011_p6 = heap_tree_V_2_load_8_reg_2008;
    end
end

always @ (*) begin
    if (((tmp_137_reg_6029 == 3'd2) & (1'b1 == ap_CS_fsm_state49))) begin
        ap_phi_mux_heap_tree_V_3_load_10_phi_fu_2051_p6 = heap_tree_V_3_load_s_reg_1996;
    end else begin
        ap_phi_mux_heap_tree_V_3_load_10_phi_fu_2051_p6 = heap_tree_V_3_load_10_reg_2048;
    end
end

always @ (*) begin
    if ((((tmp_136_reg_6015 == 2'd2) & (1'b1 == ap_CS_fsm_state48)) | ((tmp_136_reg_6015 == 2'd1) & (1'b1 == ap_CS_fsm_state48)))) begin
        ap_phi_mux_heap_tree_V_3_load_s_phi_fu_1999_p6 = reg_2334;
    end else begin
        ap_phi_mux_heap_tree_V_3_load_s_phi_fu_1999_p6 = heap_tree_V_3_load_s_reg_1996;
    end
end

always @ (*) begin
    if (((tmp_137_reg_6029 == 3'd2) & (1'b1 == ap_CS_fsm_state49))) begin
        ap_phi_mux_heap_tree_V_4_load_10_phi_fu_2039_p6 = reg_2352;
    end else begin
        ap_phi_mux_heap_tree_V_4_load_10_phi_fu_2039_p6 = heap_tree_V_4_load_10_reg_2036;
    end
end

always @ (*) begin
    if (((tmp_reg_5279 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        if ((tmp_3_reg_5293 == 1'd1)) begin
            ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 = 5'd0;
        end else if ((1'b1 == ap_condition_4455)) begin
            ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 = 5'd16;
        end else if (((16'd2 == BB_V_reg_5286) & (tmp_3_reg_5293 == 1'd0))) begin
            ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 = 5'd17;
        end else if (((16'd4 == BB_V_reg_5286) & (tmp_3_reg_5293 == 1'd0))) begin
            ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 = 5'd18;
        end else if (((16'd8 == BB_V_reg_5286) & (tmp_3_reg_5293 == 1'd0))) begin
            ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 = 5'd19;
        end else if (((16'd16 == BB_V_reg_5286) & (tmp_3_reg_5293 == 1'd0))) begin
            ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 = 5'd20;
        end else if (((16'd32 == BB_V_reg_5286) & (tmp_3_reg_5293 == 1'd0))) begin
            ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 = 5'd21;
        end else if (((16'd64 == BB_V_reg_5286) & (tmp_3_reg_5293 == 1'd0))) begin
            ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 = 5'd22;
        end else if (((16'd128 == BB_V_reg_5286) & (tmp_3_reg_5293 == 1'd0))) begin
            ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 = 5'd23;
        end else if (((16'd256 == BB_V_reg_5286) & (tmp_3_reg_5293 == 1'd0))) begin
            ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 = 5'd24;
        end else if (((16'd512 == BB_V_reg_5286) & (tmp_3_reg_5293 == 1'd0))) begin
            ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 = 5'd25;
        end else if (((16'd1024 == BB_V_reg_5286) & (tmp_3_reg_5293 == 1'd0))) begin
            ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 = 5'd26;
        end else if (((16'd2048 == BB_V_reg_5286) & (tmp_3_reg_5293 == 1'd0))) begin
            ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 = 5'd27;
        end else if (((16'd4096 == BB_V_reg_5286) & (tmp_3_reg_5293 == 1'd0))) begin
            ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 = 5'd28;
        end else if (((16'd8192 == BB_V_reg_5286) & (tmp_3_reg_5293 == 1'd0))) begin
            ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 = 5'd29;
        end else if (((16'd16384 == BB_V_reg_5286) & (tmp_3_reg_5293 == 1'd0))) begin
            ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 = 5'd30;
        end else if (((16'd32768 == BB_V_reg_5286) & (tmp_3_reg_5293 == 1'd0))) begin
            ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 = 5'd31;
        end else begin
            ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 = 'bx;
        end
    end else begin
        ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_10_fu_3770_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34)) | (~(16'd2 == AA_V_1_fu_3736_p1) & ~(16'd4 == AA_V_1_fu_3736_p1) & ~(16'd8 == AA_V_1_fu_3736_p1) & ~(16'd16 == AA_V_1_fu_3736_p1) & ~(16'd32 == AA_V_1_fu_3736_p1) & ~(16'd64 == AA_V_1_fu_3736_p1) & ~(16'd128 == AA_V_1_fu_3736_p1) & ~(16'd256 == AA_V_1_fu_3736_p1) & ~(16'd512 == AA_V_1_fu_3736_p1) & ~(16'd1024 == AA_V_1_fu_3736_p1) & ~(16'd2048 == AA_V_1_fu_3736_p1) & ~(16'd4096 == AA_V_1_fu_3736_p1) & ~(16'd8192 == AA_V_1_fu_3736_p1) & ~(16'd16384 == AA_V_1_fu_3736_p1) & ~(16'd32768 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34)))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1343_p34 = 4'd0;
    end else if (((16'd2 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1343_p34 = 4'd1;
    end else if (((16'd4 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1343_p34 = 4'd2;
    end else if (((16'd8 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1343_p34 = 4'd3;
    end else if (((16'd16 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1343_p34 = 4'd4;
    end else if (((16'd32 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1343_p34 = 4'd5;
    end else if (((16'd64 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1343_p34 = 4'd6;
    end else if (((16'd128 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1343_p34 = 4'd7;
    end else if (((16'd256 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1343_p34 = 4'd8;
    end else if (((16'd512 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1343_p34 = 4'd9;
    end else if (((16'd1024 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1343_p34 = 4'd10;
    end else if (((16'd2048 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1343_p34 = 4'd11;
    end else if (((16'd4096 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1343_p34 = 4'd12;
    end else if (((16'd8192 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1343_p34 = 4'd13;
    end else if (((16'd16384 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1343_p34 = 4'd14;
    end else if (((16'd32768 == AA_V_1_fu_3736_p1) & (tmp_10_fu_3770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1343_p34 = 4'd15;
    end else begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1343_p34 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_91_fu_4083_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40)) | (~(16'd2 == AA_V_3_reg_5889) & ~(16'd4 == AA_V_3_reg_5889) & ~(16'd8 == AA_V_3_reg_5889) & ~(16'd16 == AA_V_3_reg_5889) & ~(16'd32 == AA_V_3_reg_5889) & ~(16'd64 == AA_V_3_reg_5889) & ~(16'd128 == AA_V_3_reg_5889) & ~(16'd256 == AA_V_3_reg_5889) & ~(16'd512 == AA_V_3_reg_5889) & ~(16'd1024 == AA_V_3_reg_5889) & ~(16'd2048 == AA_V_3_reg_5889) & ~(16'd4096 == AA_V_3_reg_5889) & ~(16'd8192 == AA_V_3_reg_5889) & ~(16'd16384 == AA_V_3_reg_5889) & ~(16'd32768 == AA_V_3_reg_5889) & (tmp_91_fu_4083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40)))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_1716_p34 = 4'd0;
    end else if (((16'd2 == AA_V_3_reg_5889) & (tmp_91_fu_4083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_1716_p34 = 4'd1;
    end else if (((16'd4 == AA_V_3_reg_5889) & (tmp_91_fu_4083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_1716_p34 = 4'd2;
    end else if (((16'd8 == AA_V_3_reg_5889) & (tmp_91_fu_4083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_1716_p34 = 4'd3;
    end else if (((16'd16 == AA_V_3_reg_5889) & (tmp_91_fu_4083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_1716_p34 = 4'd4;
    end else if (((16'd32 == AA_V_3_reg_5889) & (tmp_91_fu_4083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_1716_p34 = 4'd5;
    end else if (((16'd64 == AA_V_3_reg_5889) & (tmp_91_fu_4083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_1716_p34 = 4'd6;
    end else if (((16'd128 == AA_V_3_reg_5889) & (tmp_91_fu_4083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_1716_p34 = 4'd7;
    end else if (((16'd256 == AA_V_3_reg_5889) & (tmp_91_fu_4083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_1716_p34 = 4'd8;
    end else if (((16'd512 == AA_V_3_reg_5889) & (tmp_91_fu_4083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_1716_p34 = 4'd9;
    end else if (((16'd1024 == AA_V_3_reg_5889) & (tmp_91_fu_4083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_1716_p34 = 4'd10;
    end else if (((16'd2048 == AA_V_3_reg_5889) & (tmp_91_fu_4083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_1716_p34 = 4'd11;
    end else if (((16'd4096 == AA_V_3_reg_5889) & (tmp_91_fu_4083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_1716_p34 = 4'd12;
    end else if (((16'd8192 == AA_V_3_reg_5889) & (tmp_91_fu_4083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_1716_p34 = 4'd13;
    end else if (((16'd16384 == AA_V_3_reg_5889) & (tmp_91_fu_4083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_1716_p34 = 4'd14;
    end else if (((16'd32768 == AA_V_3_reg_5889) & (tmp_91_fu_4083_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_phi_mux_p_0167_0_i_phi_fu_1716_p34 = 4'd15;
    end else begin
        ap_phi_mux_p_0167_0_i_phi_fu_1716_p34 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        if ((tmp_71_fu_3790_p2 == 1'd1)) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34 = 6'd0;
        end else if ((1'b1 == ap_condition_1591)) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34 = 6'd32;
        end else if (((16'd2 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34 = 6'd33;
        end else if (((16'd4 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34 = 6'd34;
        end else if (((16'd8 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34 = 6'd35;
        end else if (((16'd16 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34 = 6'd36;
        end else if (((16'd32 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34 = 6'd37;
        end else if (((16'd64 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34 = 6'd38;
        end else if (((16'd128 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34 = 6'd39;
        end else if (((16'd256 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34 = 6'd40;
        end else if (((16'd512 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34 = 6'd41;
        end else if (((16'd1024 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34 = 6'd42;
        end else if (((16'd2048 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34 = 6'd43;
        end else if (((16'd4096 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34 = 6'd44;
        end else if (((16'd8192 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34 = 6'd45;
        end else if (((16'd16384 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34 = 6'd46;
        end else if (((16'd32768 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34 = 6'd47;
        end else begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34 = 'bx;
        end
    end else begin
        ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        if ((tmp_93_fu_4101_p2 == 1'd1)) begin
            ap_phi_mux_p_0248_0_i_phi_fu_1828_p34 = 6'd0;
        end else if ((1'b1 == ap_condition_2089)) begin
            ap_phi_mux_p_0248_0_i_phi_fu_1828_p34 = 6'd32;
        end else if (((16'd2 == CC_V_1_reg_5899) & (tmp_93_fu_4101_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i_phi_fu_1828_p34 = 6'd33;
        end else if (((16'd4 == CC_V_1_reg_5899) & (tmp_93_fu_4101_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i_phi_fu_1828_p34 = 6'd34;
        end else if (((16'd8 == CC_V_1_reg_5899) & (tmp_93_fu_4101_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i_phi_fu_1828_p34 = 6'd35;
        end else if (((16'd16 == CC_V_1_reg_5899) & (tmp_93_fu_4101_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i_phi_fu_1828_p34 = 6'd36;
        end else if (((16'd32 == CC_V_1_reg_5899) & (tmp_93_fu_4101_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i_phi_fu_1828_p34 = 6'd37;
        end else if (((16'd64 == CC_V_1_reg_5899) & (tmp_93_fu_4101_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i_phi_fu_1828_p34 = 6'd38;
        end else if (((16'd128 == CC_V_1_reg_5899) & (tmp_93_fu_4101_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i_phi_fu_1828_p34 = 6'd39;
        end else if (((16'd256 == CC_V_1_reg_5899) & (tmp_93_fu_4101_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i_phi_fu_1828_p34 = 6'd40;
        end else if (((16'd512 == CC_V_1_reg_5899) & (tmp_93_fu_4101_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i_phi_fu_1828_p34 = 6'd41;
        end else if (((16'd1024 == CC_V_1_reg_5899) & (tmp_93_fu_4101_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i_phi_fu_1828_p34 = 6'd42;
        end else if (((16'd2048 == CC_V_1_reg_5899) & (tmp_93_fu_4101_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i_phi_fu_1828_p34 = 6'd43;
        end else if (((16'd4096 == CC_V_1_reg_5899) & (tmp_93_fu_4101_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i_phi_fu_1828_p34 = 6'd44;
        end else if (((16'd8192 == CC_V_1_reg_5899) & (tmp_93_fu_4101_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i_phi_fu_1828_p34 = 6'd45;
        end else if (((16'd16384 == CC_V_1_reg_5899) & (tmp_93_fu_4101_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i_phi_fu_1828_p34 = 6'd46;
        end else if (((16'd32768 == CC_V_1_reg_5899) & (tmp_93_fu_4101_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i_phi_fu_1828_p34 = 6'd47;
        end else begin
            ap_phi_mux_p_0248_0_i_phi_fu_1828_p34 = 'bx;
        end
    end else begin
        ap_phi_mux_p_0248_0_i_phi_fu_1828_p34 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        if ((tmp_63_fu_3780_p2 == 1'd1)) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34 = 5'd0;
        end else if ((1'b1 == ap_condition_1492)) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34 = 5'd16;
        end else if (((16'd2 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34 = 5'd17;
        end else if (((16'd4 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34 = 5'd18;
        end else if (((16'd8 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34 = 5'd19;
        end else if (((16'd16 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34 = 5'd20;
        end else if (((16'd32 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34 = 5'd21;
        end else if (((16'd64 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34 = 5'd22;
        end else if (((16'd128 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34 = 5'd23;
        end else if (((16'd256 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34 = 5'd24;
        end else if (((16'd512 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34 = 5'd25;
        end else if (((16'd1024 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34 = 5'd26;
        end else if (((16'd2048 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34 = 5'd27;
        end else if (((16'd4096 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34 = 5'd28;
        end else if (((16'd8192 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34 = 5'd29;
        end else if (((16'd16384 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34 = 5'd30;
        end else if (((16'd32768 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34 = 5'd31;
        end else begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34 = 'bx;
        end
    end else begin
        ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        if ((tmp_92_fu_4092_p2 == 1'd1)) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1772_p34 = 5'd0;
        end else if ((1'b1 == ap_condition_2007)) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1772_p34 = 5'd16;
        end else if (((16'd2 == BB_V_3_reg_5894) & (tmp_92_fu_4092_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1772_p34 = 5'd17;
        end else if (((16'd4 == BB_V_3_reg_5894) & (tmp_92_fu_4092_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1772_p34 = 5'd18;
        end else if (((16'd8 == BB_V_3_reg_5894) & (tmp_92_fu_4092_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1772_p34 = 5'd19;
        end else if (((16'd16 == BB_V_3_reg_5894) & (tmp_92_fu_4092_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1772_p34 = 5'd20;
        end else if (((16'd32 == BB_V_3_reg_5894) & (tmp_92_fu_4092_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1772_p34 = 5'd21;
        end else if (((16'd64 == BB_V_3_reg_5894) & (tmp_92_fu_4092_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1772_p34 = 5'd22;
        end else if (((16'd128 == BB_V_3_reg_5894) & (tmp_92_fu_4092_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1772_p34 = 5'd23;
        end else if (((16'd256 == BB_V_3_reg_5894) & (tmp_92_fu_4092_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1772_p34 = 5'd24;
        end else if (((16'd512 == BB_V_3_reg_5894) & (tmp_92_fu_4092_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1772_p34 = 5'd25;
        end else if (((16'd1024 == BB_V_3_reg_5894) & (tmp_92_fu_4092_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1772_p34 = 5'd26;
        end else if (((16'd2048 == BB_V_3_reg_5894) & (tmp_92_fu_4092_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1772_p34 = 5'd27;
        end else if (((16'd4096 == BB_V_3_reg_5894) & (tmp_92_fu_4092_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1772_p34 = 5'd28;
        end else if (((16'd8192 == BB_V_3_reg_5894) & (tmp_92_fu_4092_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1772_p34 = 5'd29;
        end else if (((16'd16384 == BB_V_3_reg_5894) & (tmp_92_fu_4092_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1772_p34 = 5'd30;
        end else if (((16'd32768 == BB_V_3_reg_5894) & (tmp_92_fu_4092_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1772_p34 = 5'd31;
        end else begin
            ap_phi_mux_p_0252_0_i_phi_fu_1772_p34 = 'bx;
        end
    end else begin
        ap_phi_mux_p_0252_0_i_phi_fu_1772_p34 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_82_fu_3952_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37)) | (~(16'd2 == AA_V_2_fu_3938_p1) & ~(16'd4 == AA_V_2_fu_3938_p1) & ~(16'd8 == AA_V_2_fu_3938_p1) & ~(16'd16 == AA_V_2_fu_3938_p1) & ~(16'd32 == AA_V_2_fu_3938_p1) & ~(16'd64 == AA_V_2_fu_3938_p1) & ~(16'd128 == AA_V_2_fu_3938_p1) & ~(16'd256 == AA_V_2_fu_3938_p1) & ~(16'd512 == AA_V_2_fu_3938_p1) & ~(16'd1024 == AA_V_2_fu_3938_p1) & ~(16'd2048 == AA_V_2_fu_3938_p1) & ~(16'd4096 == AA_V_2_fu_3938_p1) & ~(16'd8192 == AA_V_2_fu_3938_p1) & ~(16'd16384 == AA_V_2_fu_3938_p1) & ~(16'd32768 == AA_V_2_fu_3938_p1) & (tmp_82_fu_3952_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37)))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1587_p34 = 4'd0;
    end else if (((16'd2 == AA_V_2_fu_3938_p1) & (tmp_82_fu_3952_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1587_p34 = 4'd1;
    end else if (((16'd4 == AA_V_2_fu_3938_p1) & (tmp_82_fu_3952_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1587_p34 = 4'd2;
    end else if (((16'd8 == AA_V_2_fu_3938_p1) & (tmp_82_fu_3952_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1587_p34 = 4'd3;
    end else if (((16'd16 == AA_V_2_fu_3938_p1) & (tmp_82_fu_3952_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1587_p34 = 4'd4;
    end else if (((16'd32 == AA_V_2_fu_3938_p1) & (tmp_82_fu_3952_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1587_p34 = 4'd5;
    end else if (((16'd64 == AA_V_2_fu_3938_p1) & (tmp_82_fu_3952_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1587_p34 = 4'd6;
    end else if (((16'd128 == AA_V_2_fu_3938_p1) & (tmp_82_fu_3952_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1587_p34 = 4'd7;
    end else if (((16'd256 == AA_V_2_fu_3938_p1) & (tmp_82_fu_3952_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1587_p34 = 4'd8;
    end else if (((16'd512 == AA_V_2_fu_3938_p1) & (tmp_82_fu_3952_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1587_p34 = 4'd9;
    end else if (((16'd1024 == AA_V_2_fu_3938_p1) & (tmp_82_fu_3952_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1587_p34 = 4'd10;
    end else if (((16'd2048 == AA_V_2_fu_3938_p1) & (tmp_82_fu_3952_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1587_p34 = 4'd11;
    end else if (((16'd4096 == AA_V_2_fu_3938_p1) & (tmp_82_fu_3952_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1587_p34 = 4'd12;
    end else if (((16'd8192 == AA_V_2_fu_3938_p1) & (tmp_82_fu_3952_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1587_p34 = 4'd13;
    end else if (((16'd16384 == AA_V_2_fu_3938_p1) & (tmp_82_fu_3952_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1587_p34 = 4'd14;
    end else if (((16'd32768 == AA_V_2_fu_3938_p1) & (tmp_82_fu_3952_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1587_p34 = 4'd15;
    end else begin
        ap_phi_mux_p_061_0_i_phi_fu_1587_p34 = 'bx;
    end
end

always @ (*) begin
    if (((or_cond_101_reg_5855 == 1'd0) & (tmp_s_reg_5342 == 1'd0) & (tmp_9_reg_5297 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
        ap_phi_mux_storemerge1_phi_fu_2085_p6 = p_Result_29_fu_4767_p4;
    end else begin
        ap_phi_mux_storemerge1_phi_fu_2085_p6 = storemerge1_reg_2082;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0)) begin
        ap_sig_ioackin_alloc_addr_ap_ack = alloc_addr_ap_ack;
    end else begin
        ap_sig_ioackin_alloc_addr_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0)) begin
        ap_sig_ioackin_com_port_cmd_ap_ack = com_port_cmd_ap_ack;
    end else begin
        ap_sig_ioackin_com_port_cmd_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0)) begin
        ap_sig_ioackin_com_port_layer_V_ap_ack = com_port_layer_V_ap_ack;
    end else begin
        ap_sig_ioackin_com_port_layer_V_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_com_port_target_V_ap_ack == 1'b0)) begin
        ap_sig_ioackin_com_port_target_V_ap_ack = com_port_target_V_ap_ack;
    end else begin
        ap_sig_ioackin_com_port_target_V_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) & (com_port_allocated_addr_V_ap_vld == 1'b1))) begin
        com_port_allocated_addr_V_ap_ack = 1'b1;
    end else begin
        com_port_allocated_addr_V_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        com_port_allocated_addr_V_blk_n = com_port_allocated_addr_V_ap_vld;
    end else begin
        com_port_allocated_addr_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        com_port_cmd = 8'd4;
    end else if (((ap_predicate_op177_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        com_port_cmd = 8'd2;
    end else if ((((ap_predicate_op368_write_state18 == 1'b1) & (1'b1 == ap_CS_fsm_state18)) | ((ap_predicate_op152_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        com_port_cmd = 8'd3;
    end else begin
        com_port_cmd = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op368_write_state18 == 1'b1) & (ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state18)) | ((ap_predicate_op177_write_state4 == 1'b1) & (ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state4)) | ((ap_predicate_op152_write_state4 == 1'b1) & (ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state4)) | ((ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state42)))) begin
        com_port_cmd_ap_vld = 1'b1;
    end else begin
        com_port_cmd_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | ((tmp_11_reg_5305 == 1'd0) & (tmp_73_reg_5608 == 1'd1) & (tmp_5_reg_5301 == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((grp_fu_2243_p2 == 1'd1) & (tmp_9_fu_2458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_9_fu_2458_p2 == 1'd0) & (grp_fu_2243_p2 == 1'd1) & (tmp_5_fu_2463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        com_port_cmd_blk_n = com_port_cmd_ap_ack;
    end else begin
        com_port_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | ((ap_predicate_op368_write_state18 == 1'b1) & (1'b1 == ap_CS_fsm_state18)))) begin
        com_port_layer_V = 8'd11;
    end else if (((ap_predicate_op177_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        com_port_layer_V = p_1_fu_2571_p1;
    end else if (((ap_predicate_op152_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        com_port_layer_V = p_2_fu_2474_p1;
    end else begin
        com_port_layer_V = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op368_write_state18 == 1'b1) & (ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state18)) | ((ap_predicate_op177_write_state4 == 1'b1) & (ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state4)) | ((ap_predicate_op152_write_state4 == 1'b1) & (ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state4)) | ((ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state42)))) begin
        com_port_layer_V_ap_vld = 1'b1;
    end else begin
        com_port_layer_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | ((tmp_11_reg_5305 == 1'd0) & (tmp_73_reg_5608 == 1'd1) & (tmp_5_reg_5301 == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((grp_fu_2243_p2 == 1'd1) & (tmp_9_fu_2458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((tmp_9_fu_2458_p2 == 1'd0) & (grp_fu_2243_p2 == 1'd1) & (tmp_5_fu_2463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        com_port_layer_V_blk_n = com_port_layer_V_ap_ack;
    end else begin
        com_port_layer_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        com_port_target_V = tree_offset_V_cast_reg_5909;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        com_port_target_V = addr_HTA_V_reg_5319;
    end else if (((ap_predicate_op368_write_state18 == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        com_port_target_V = addr_HTA_V_1_reg_5449;
    end else begin
        com_port_target_V = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_com_port_target_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state19)) | ((ap_reg_ioackin_com_port_target_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state43)) | ((ap_predicate_op368_write_state18 == 1'b1) & (ap_reg_ioackin_com_port_target_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state18)))) begin
        com_port_target_V_ap_vld = 1'b1;
    end else begin
        com_port_target_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state43) | ((tmp_11_reg_5305 == 1'd0) & (tmp_73_reg_5608 == 1'd1) & (tmp_5_reg_5301 == 1'd1) & (1'b1 == ap_CS_fsm_state18)))) begin
        com_port_target_V_blk_n = com_port_target_V_ap_ack;
    end else begin
        com_port_target_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state4_io) & (1'b1 == ap_CS_fsm_state4))) begin
        extra_mask_V_ce0 = 1'b1;
    end else begin
        extra_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        group_tree_V_address0 = group_tree_V_addr_1_reg_5865;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        group_tree_V_address0 = tmp_87_fu_4009_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        group_tree_V_address0 = group_tree_V_addr_reg_5419;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        group_tree_V_address0 = tmp_51_fu_2688_p1;
    end else begin
        group_tree_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state38_io) & (1'b1 == ap_CS_fsm_state38)))) begin
        group_tree_V_ce0 = 1'b1;
    end else begin
        group_tree_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        group_tree_V_d0 = r_V_32_fu_4335_p3;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        group_tree_V_d0 = val_assign_2_fu_2863_p2;
    end else begin
        group_tree_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state10))) begin
        group_tree_V_we0 = 1'b1;
    end else begin
        group_tree_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state38_io) & (1'b1 == ap_CS_fsm_state38))) begin
        group_tree_mask_V_ce0 = 1'b1;
    end else begin
        group_tree_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        heap_tree_V_0_address0 = heap_tree_V_0_addr_reg_6096;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        heap_tree_V_0_address0 = newIndex5_fu_4845_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        heap_tree_V_0_address0 = heap_tree_V_0_addr_3_reg_5791;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        heap_tree_V_0_address0 = newIndex9_fu_3863_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        heap_tree_V_0_address0 = heap_tree_V_0_addr_1_reg_5625;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        heap_tree_V_0_address0 = newIndex_fu_3332_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        heap_tree_V_0_address0 = heap_tree_V_0_addr_2_reg_5502;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        heap_tree_V_0_address0 = newIndex3_fu_2888_p1;
    end else begin
        heap_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state52_io) & (1'b1 == ap_CS_fsm_state52)))) begin
        heap_tree_V_0_ce0 = 1'b1;
    end else begin
        heap_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        heap_tree_V_0_d0 = tmp_33_fu_4903_p2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        heap_tree_V_0_d0 = p_Result_20_fu_4414_p4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        heap_tree_V_0_d0 = tmp_49_fu_3384_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        heap_tree_V_0_d0 = p_Result_s_fu_2929_p4;
    end else begin
        heap_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo_reg_6091 == 5'd0) & (1'b1 == ap_CS_fsm_state54)) | ((tmp_135_fu_4377_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state46)) | ((arrayNo1_reg_5620 == 4'd0) & (1'b1 == ap_CS_fsm_state23)) | ((arrayNo4_reg_5497 == 5'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        heap_tree_V_0_we0 = 1'b1;
    end else begin
        heap_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state56))) begin
        heap_tree_V_1_address0 = heap_tree_V_1_addr_reg_6101;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        heap_tree_V_1_address0 = newIndex5_fu_4845_p1;
    end else if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46))) begin
        heap_tree_V_1_address0 = heap_tree_V_1_addr_3_reg_5796;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        heap_tree_V_1_address0 = newIndex9_fu_3863_p1;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state25))) begin
        heap_tree_V_1_address0 = heap_tree_V_1_addr_1_reg_5630;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        heap_tree_V_1_address0 = newIndex_fu_3332_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state13))) begin
        heap_tree_V_1_address0 = heap_tree_V_1_addr_2_reg_5507;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        heap_tree_V_1_address0 = newIndex3_fu_2888_p1;
    end else begin
        heap_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state13) | ((1'b0 == ap_block_state52_io) & (1'b1 == ap_CS_fsm_state52)))) begin
        heap_tree_V_1_ce0 = 1'b1;
    end else begin
        heap_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        heap_tree_V_1_d0 = tmp_35_reg_6156;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        heap_tree_V_1_d0 = tmp_33_fu_4903_p2;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        heap_tree_V_1_d0 = p_Result_22_reg_6019;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        heap_tree_V_1_d0 = p_Result_20_fu_4414_p4;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        heap_tree_V_1_d0 = tmp_55_reg_5685;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        heap_tree_V_1_d0 = tmp_49_fu_3384_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        heap_tree_V_1_d0 = p_Result_4_reg_5567;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        heap_tree_V_1_d0 = p_Result_s_fu_2929_p4;
    end else begin
        heap_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo_reg_6091 == 5'd1) & (1'b1 == ap_CS_fsm_state54)) | ((tmp_136_reg_6015 == 2'd1) & (1'b1 == ap_CS_fsm_state48)) | ((tmp_135_fu_4377_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state46)) | ((arrayNo1_reg_5620 == 4'd1) & (1'b1 == ap_CS_fsm_state23)) | ((arrayNo4_reg_5497 == 5'd1) & (1'b1 == ap_CS_fsm_state11)) | ((tmp_108_reg_6152 == 5'd1) & (1'b1 == ap_CS_fsm_state56)) | ((tmp_115_reg_5681 == 5'd1) & (1'b1 == ap_CS_fsm_state25)) | ((tmp_116_reg_5563 == 6'd1) & (1'b1 == ap_CS_fsm_state13)))) begin
        heap_tree_V_1_we0 = 1'b1;
    end else begin
        heap_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state56))) begin
        heap_tree_V_2_address0 = heap_tree_V_2_addr_reg_6106;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        heap_tree_V_2_address0 = newIndex5_fu_4845_p1;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46))) begin
        heap_tree_V_2_address0 = heap_tree_V_2_addr_3_reg_5801;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        heap_tree_V_2_address0 = newIndex9_fu_3863_p1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state25))) begin
        heap_tree_V_2_address0 = heap_tree_V_2_addr_1_reg_5635;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        heap_tree_V_2_address0 = newIndex_fu_3332_p1;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state13))) begin
        heap_tree_V_2_address0 = heap_tree_V_2_addr_2_reg_5512;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        heap_tree_V_2_address0 = newIndex3_fu_2888_p1;
    end else begin
        heap_tree_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state13) | ((1'b0 == ap_block_state52_io) & (1'b1 == ap_CS_fsm_state52)))) begin
        heap_tree_V_2_ce0 = 1'b1;
    end else begin
        heap_tree_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        heap_tree_V_2_d0 = tmp_37_reg_6171;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        heap_tree_V_2_d0 = tmp_35_reg_6156;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        heap_tree_V_2_d0 = tmp_33_fu_4903_p2;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        heap_tree_V_2_d0 = p_Result_24_reg_6033;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        heap_tree_V_2_d0 = p_Result_22_reg_6019;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        heap_tree_V_2_d0 = p_Result_20_fu_4414_p4;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        heap_tree_V_2_d0 = tmp_57_reg_5700;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        heap_tree_V_2_d0 = tmp_55_reg_5685;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        heap_tree_V_2_d0 = tmp_49_fu_3384_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        heap_tree_V_2_d0 = p_Result_8_reg_5582;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        heap_tree_V_2_d0 = p_Result_4_reg_5567;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        heap_tree_V_2_d0 = p_Result_s_fu_2929_p4;
    end else begin
        heap_tree_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_128_reg_6167 == 5'd2) & (1'b1 == ap_CS_fsm_state58)) | ((arrayNo_reg_6091 == 5'd2) & (1'b1 == ap_CS_fsm_state54)) | ((tmp_137_reg_6029 == 3'd2) & (1'b1 == ap_CS_fsm_state49)) | ((tmp_136_reg_6015 == 2'd2) & (1'b1 == ap_CS_fsm_state48)) | (~(tmp_135_fu_4377_p4 == 2'd1) & ~(tmp_135_fu_4377_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state46)) | ((tmp_129_reg_5696 == 5'd2) & (1'b1 == ap_CS_fsm_state27)) | ((arrayNo1_reg_5620 == 4'd2) & (1'b1 == ap_CS_fsm_state23)) | ((tmp_130_reg_5578 == 6'd2) & (1'b1 == ap_CS_fsm_state15)) | ((arrayNo4_reg_5497 == 5'd2) & (1'b1 == ap_CS_fsm_state11)) | ((tmp_108_reg_6152 == 5'd2) & (1'b1 == ap_CS_fsm_state56)) | ((tmp_115_reg_5681 == 5'd2) & (1'b1 == ap_CS_fsm_state25)) | ((tmp_116_reg_5563 == 6'd2) & (1'b1 == ap_CS_fsm_state13)))) begin
        heap_tree_V_2_we0 = 1'b1;
    end else begin
        heap_tree_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56))) begin
        heap_tree_V_3_address0 = heap_tree_V_3_addr_reg_6111;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        heap_tree_V_3_address0 = newIndex5_fu_4845_p1;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47))) begin
        heap_tree_V_3_address0 = heap_tree_V_3_addr_3_reg_5806;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        heap_tree_V_3_address0 = newIndex9_fu_3863_p1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state25))) begin
        heap_tree_V_3_address0 = heap_tree_V_3_addr_1_reg_5640;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        heap_tree_V_3_address0 = newIndex_fu_3332_p1;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state13))) begin
        heap_tree_V_3_address0 = heap_tree_V_3_addr_2_reg_5517;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        heap_tree_V_3_address0 = newIndex3_fu_2888_p1;
    end else begin
        heap_tree_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state13) | ((1'b0 == ap_block_state52_io) & (1'b1 == ap_CS_fsm_state52)))) begin
        heap_tree_V_3_ce0 = 1'b1;
    end else begin
        heap_tree_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        heap_tree_V_3_d0 = tmp_39_reg_6185;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        heap_tree_V_3_d0 = tmp_37_reg_6171;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        heap_tree_V_3_d0 = tmp_35_reg_6156;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        heap_tree_V_3_d0 = tmp_33_fu_4903_p2;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        heap_tree_V_3_d0 = p_Result_26_fu_4680_p4;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        heap_tree_V_3_d0 = p_Result_24_fu_4599_p4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        heap_tree_V_3_d0 = p_Result_22_fu_4513_p4;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        heap_tree_V_3_d0 = tmp_59_reg_5714;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        heap_tree_V_3_d0 = tmp_57_reg_5700;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        heap_tree_V_3_d0 = tmp_55_reg_5685;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        heap_tree_V_3_d0 = tmp_49_fu_3384_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        heap_tree_V_3_d0 = p_Result_16_reg_5596;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        heap_tree_V_3_d0 = p_Result_8_reg_5582;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        heap_tree_V_3_d0 = p_Result_4_reg_5567;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        heap_tree_V_3_d0 = p_Result_s_fu_2929_p4;
    end else begin
        heap_tree_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state29) | ((tmp_128_reg_6167 == 5'd3) & (1'b1 == ap_CS_fsm_state58)) | ((arrayNo_reg_6091 == 5'd3) & (1'b1 == ap_CS_fsm_state54)) | ((cond3_fu_4666_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49)) | ((tmp_137_fu_4561_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state48)) | (~(tmp_136_fu_4475_p4 == 2'd2) & ~(tmp_136_fu_4475_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state47)) | ((tmp_129_reg_5696 == 5'd3) & (1'b1 == ap_CS_fsm_state27)) | ((arrayNo1_reg_5620 == 4'd3) & (1'b1 == ap_CS_fsm_state23)) | ((cond_reg_5591 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((tmp_130_reg_5578 == 6'd3) & (1'b1 == ap_CS_fsm_state15)) | ((arrayNo4_reg_5497 == 5'd3) & (1'b1 == ap_CS_fsm_state11)) | ((tmp_108_reg_6152 == 5'd3) & (1'b1 == ap_CS_fsm_state56)) | ((tmp_115_reg_5681 == 5'd3) & (1'b1 == ap_CS_fsm_state25)) | ((tmp_116_reg_5563 == 6'd3) & (1'b1 == ap_CS_fsm_state13)))) begin
        heap_tree_V_3_we0 = 1'b1;
    end else begin
        heap_tree_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        heap_tree_V_4_address0 = heap_tree_V_4_addr_reg_6116;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        heap_tree_V_4_address0 = newIndex5_fu_4845_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        heap_tree_V_4_address0 = heap_tree_V_4_addr_3_reg_5811;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        heap_tree_V_4_address0 = newIndex9_fu_3863_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        heap_tree_V_4_address0 = heap_tree_V_4_addr_1_reg_5645;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        heap_tree_V_4_address0 = newIndex_fu_3332_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        heap_tree_V_4_address0 = heap_tree_V_4_addr_2_reg_5522;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        heap_tree_V_4_address0 = newIndex3_fu_2888_p1;
    end else begin
        heap_tree_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state50) | ((1'b0 == ap_block_state18_io) & (1'b1 == ap_CS_fsm_state18)) | ((1'b0 == ap_block_state52_io) & (1'b1 == ap_CS_fsm_state52)))) begin
        heap_tree_V_4_ce0 = 1'b1;
    end else begin
        heap_tree_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        heap_tree_V_4_d0 = tmp_41_fu_5153_p2;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        heap_tree_V_4_d0 = p_Result_28_fu_4752_p4;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        heap_tree_V_4_d0 = tmp_61_fu_3634_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        heap_tree_V_4_d0 = p_Result_18_fu_3269_p4;
    end else begin
        heap_tree_V_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state30) | ((1'b0 == ap_block_state18_io) & (tmp_11_reg_5305 == 1'd0) & (tmp_5_reg_5301 == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((or_cond_101_reg_5855 == 1'd0) & (tmp_s_reg_5342 == 1'd0) & (tmp_9_reg_5297 == 1'd1) & (1'b1 == ap_CS_fsm_state50)))) begin
        heap_tree_V_4_we0 = 1'b1;
    end else begin
        heap_tree_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fu_2284_p2 == 1'd1) & (tmp_46_fu_4786_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        maintain_mask_V_address0 = tmp_21_fu_4860_p1;
    end else if (((grp_fu_2284_p2 == 1'd0) & (tmp_46_fu_4786_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        maintain_mask_V_address0 = tmp_28_fu_4822_p1;
    end else if (((grp_fu_2284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        maintain_mask_V_address0 = tmp_34_fu_3347_p1;
    end else if (((grp_fu_2284_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        maintain_mask_V_address0 = tmp_45_fu_3309_p1;
    end else begin
        maintain_mask_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_fu_2284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((grp_fu_2284_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state52_io) & (grp_fu_2284_p2 == 1'd1) & (tmp_46_fu_4786_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state52)) | ((1'b0 == ap_block_state52_io) & (grp_fu_2284_p2 == 1'd0) & (tmp_46_fu_4786_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state52)))) begin
        maintain_mask_V_ce0 = 1'b1;
    end else begin
        maintain_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        mark_mask_V_address0 = tmp_107_fu_4265_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        mark_mask_V_address0 = tmp_52_fu_2703_p1;
    end else begin
        mark_mask_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state6))) begin
        mark_mask_V_ce0 = 1'b1;
    end else begin
        mark_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        shift_constant_V_address0 = tmp_8_reg_5731;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        shift_constant_V_address0 = tmp_31_fu_2468_p1;
    end else begin
        shift_constant_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | ((1'b0 == ap_block_state4_io) & (1'b1 == ap_CS_fsm_state4)))) begin
        shift_constant_V_ce0 = 1'b1;
    end else begin
        shift_constant_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_io) & (grp_fu_2243_p2 == 1'd1) & (tmp_9_fu_2458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else if (((1'b0 == ap_block_state4_io) & (grp_fu_2243_p2 == 1'd0) & (tmp_9_fu_2458_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else if (((1'b0 == ap_block_state4_io) & (tmp_9_fu_2458_p2 == 1'd0) & (grp_fu_2243_p2 == 1'd1) & (tmp_5_fu_2463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((1'b0 == ap_block_state4_io) & (grp_fu_2243_p2 == 1'd0) & (tmp_9_fu_2458_p2 == 1'd0) & (tmp_5_fu_2463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((1'b0 == ap_block_state4_io) & (tmp_5_fu_2463_p2 == 1'd0) & (tmp_9_fu_2458_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((tmp_68_fu_2797_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if ((~(tmp_116_fu_2992_p4 == 6'd1) & ~(tmp_116_fu_2992_p4 == 6'd2) & ~(tmp_116_fu_2992_p4 == 6'd3) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b0 == ap_block_state18_io) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((ap_sig_ioackin_com_port_target_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_fu_2284_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if ((~(tmp_115_fu_3422_p4 == 5'd1) & ~(tmp_115_fu_3422_p4 == 5'd2) & ~(tmp_115_fu_3422_p4 == 5'd3) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((cond2_reg_5709 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((1'b0 == ap_block_state38_io) & (or_cond_101_fu_3986_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else if (((1'b0 == ap_block_state38_io) & (or_cond_101_fu_3986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((1'b0 == ap_block_state42_io) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            if (((ap_sig_ioackin_com_port_target_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state51 : begin
            if (((1'b1 == ap_CS_fsm_state51) & (com_port_allocated_addr_V_ap_vld == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state52 : begin
            if (((1'b0 == ap_block_state52_io) & (tmp_46_fu_4786_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else if (((1'b0 == ap_block_state52_io) & (grp_fu_2284_p2 == 1'd1) & (tmp_46_fu_4786_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else if (((1'b0 == ap_block_state52_io) & (grp_fu_2284_p2 == 1'd0) & (tmp_46_fu_4786_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if ((~(tmp_108_fu_4941_p4 == 5'd1) & ~(tmp_108_fu_4941_p4 == 5'd2) & ~(tmp_108_fu_4941_p4 == 5'd3) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            if (((cond1_reg_6180 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign AA_V_1_fu_3736_p1 = tmp0_V_5_fu_3732_p2[15:0];

assign AA_V_2_fu_3938_p1 = tmp1_V_fu_3933_p2[15:0];

assign AA_V_3_fu_4046_p1 = group_tree_tmp_maske_fu_4040_p2[15:0];

assign AA_V_fu_2415_p1 = p_Val2_1_fu_2410_p2[15:0];

assign BB_V_1_fu_3740_p4 = {{tmp0_V_5_fu_3732_p2[31:16]}};

assign BB_V_2_fu_3942_p4 = {{tmp1_V_fu_3933_p2[31:16]}};

assign BB_V_fu_2419_p4 = {{p_Val2_1_fu_2410_p2[31:16]}};

assign CC_V_fu_3750_p4 = {{tmp0_V_5_fu_3732_p2[47:32]}};

assign DD_V_fu_3760_p4 = {{tmp0_V_5_fu_3732_p2[63:48]}};

assign TMP_0_V_fu_2557_p3 = ((sel_tmp6_i_fu_2551_p2[0:0] === 1'b1) ? top_heap_V_3 : sel_tmp5_i_fu_2543_p3);

assign addr_HTA_V_1_fu_2744_p1 = tmp_18_reg_5434;

assign addr_HTA_V_fu_2479_p1 = grp_fu_2255_p4;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state18_io = (((ap_predicate_op368_write_state18 == 1'b1) & (ap_sig_ioackin_com_port_layer_V_ap_ack == 1'b0)) | ((ap_predicate_op368_write_state18 == 1'b1) & (ap_sig_ioackin_com_port_cmd_ap_ack == 1'b0)) | ((ap_predicate_op368_write_state18 == 1'b1) & (ap_sig_ioackin_com_port_target_V_ap_ack == 1'b0)));
end

always @ (*) begin
    ap_block_state38_io = ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (or_cond_101_fu_3986_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state42_io = ((ap_sig_ioackin_com_port_layer_V_ap_ack == 1'b0) | (ap_sig_ioackin_com_port_cmd_ap_ack == 1'b0) | (ap_sig_ioackin_alloc_addr_ap_ack == 1'b0));
end

always @ (*) begin
    ap_block_state4_io = (((ap_predicate_op177_write_state4 == 1'b1) & (ap_sig_ioackin_com_port_layer_V_ap_ack == 1'b0)) | ((ap_predicate_op152_write_state4 == 1'b1) & (ap_sig_ioackin_com_port_layer_V_ap_ack == 1'b0)) | ((ap_predicate_op177_write_state4 == 1'b1) & (ap_sig_ioackin_com_port_cmd_ap_ack == 1'b0)) | ((ap_predicate_op152_write_state4 == 1'b1) & (ap_sig_ioackin_com_port_cmd_ap_ack == 1'b0)) | ((ap_predicate_op142_write_state4 == 1'b1) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b0)));
end

always @ (*) begin
    ap_block_state52_io = (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_46_fu_4786_p3 == 1'd0)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_46_fu_4786_p3 == 1'd1)));
end

always @ (*) begin
    ap_condition_1492 = (~(16'd2 == BB_V_1_fu_3740_p4) & ~(16'd4 == BB_V_1_fu_3740_p4) & ~(16'd8 == BB_V_1_fu_3740_p4) & ~(16'd16 == BB_V_1_fu_3740_p4) & ~(16'd32 == BB_V_1_fu_3740_p4) & ~(16'd64 == BB_V_1_fu_3740_p4) & ~(16'd128 == BB_V_1_fu_3740_p4) & ~(16'd256 == BB_V_1_fu_3740_p4) & ~(16'd512 == BB_V_1_fu_3740_p4) & ~(16'd1024 == BB_V_1_fu_3740_p4) & ~(16'd2048 == BB_V_1_fu_3740_p4) & ~(16'd4096 == BB_V_1_fu_3740_p4) & ~(16'd8192 == BB_V_1_fu_3740_p4) & ~(16'd16384 == BB_V_1_fu_3740_p4) & ~(16'd32768 == BB_V_1_fu_3740_p4) & (tmp_63_fu_3780_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1591 = (~(16'd2 == CC_V_fu_3750_p4) & ~(16'd4 == CC_V_fu_3750_p4) & ~(16'd8 == CC_V_fu_3750_p4) & ~(16'd16 == CC_V_fu_3750_p4) & ~(16'd32 == CC_V_fu_3750_p4) & ~(16'd64 == CC_V_fu_3750_p4) & ~(16'd128 == CC_V_fu_3750_p4) & ~(16'd256 == CC_V_fu_3750_p4) & ~(16'd512 == CC_V_fu_3750_p4) & ~(16'd1024 == CC_V_fu_3750_p4) & ~(16'd2048 == CC_V_fu_3750_p4) & ~(16'd4096 == CC_V_fu_3750_p4) & ~(16'd8192 == CC_V_fu_3750_p4) & ~(16'd16384 == CC_V_fu_3750_p4) & ~(16'd32768 == CC_V_fu_3750_p4) & (tmp_71_fu_3790_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1675 = (~(16'd2 == DD_V_fu_3760_p4) & ~(16'd4 == DD_V_fu_3760_p4) & ~(16'd8 == DD_V_fu_3760_p4) & ~(16'd16 == DD_V_fu_3760_p4) & ~(16'd32 == DD_V_fu_3760_p4) & ~(16'd64 == DD_V_fu_3760_p4) & ~(16'd128 == DD_V_fu_3760_p4) & ~(16'd256 == DD_V_fu_3760_p4) & ~(16'd512 == DD_V_fu_3760_p4) & ~(16'd1024 == DD_V_fu_3760_p4) & ~(16'd2048 == DD_V_fu_3760_p4) & ~(16'd4096 == DD_V_fu_3760_p4) & ~(16'd8192 == DD_V_fu_3760_p4) & ~(16'd16384 == DD_V_fu_3760_p4) & ~(16'd32768 == DD_V_fu_3760_p4) & (tmp_72_fu_3800_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1842 = (~(16'd2 == BB_V_2_fu_3942_p4) & ~(16'd4 == BB_V_2_fu_3942_p4) & ~(16'd8 == BB_V_2_fu_3942_p4) & ~(16'd16 == BB_V_2_fu_3942_p4) & ~(16'd32 == BB_V_2_fu_3942_p4) & ~(16'd64 == BB_V_2_fu_3942_p4) & ~(16'd128 == BB_V_2_fu_3942_p4) & ~(16'd256 == BB_V_2_fu_3942_p4) & ~(16'd512 == BB_V_2_fu_3942_p4) & ~(16'd1024 == BB_V_2_fu_3942_p4) & ~(16'd2048 == BB_V_2_fu_3942_p4) & ~(16'd4096 == BB_V_2_fu_3942_p4) & ~(16'd8192 == BB_V_2_fu_3942_p4) & ~(16'd16384 == BB_V_2_fu_3942_p4) & ~(16'd32768 == BB_V_2_fu_3942_p4) & (tmp_83_fu_3962_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2007 = (~(16'd2 == BB_V_3_reg_5894) & ~(16'd4 == BB_V_3_reg_5894) & ~(16'd8 == BB_V_3_reg_5894) & ~(16'd16 == BB_V_3_reg_5894) & ~(16'd32 == BB_V_3_reg_5894) & ~(16'd64 == BB_V_3_reg_5894) & ~(16'd128 == BB_V_3_reg_5894) & ~(16'd256 == BB_V_3_reg_5894) & ~(16'd512 == BB_V_3_reg_5894) & ~(16'd1024 == BB_V_3_reg_5894) & ~(16'd2048 == BB_V_3_reg_5894) & ~(16'd4096 == BB_V_3_reg_5894) & ~(16'd8192 == BB_V_3_reg_5894) & ~(16'd16384 == BB_V_3_reg_5894) & ~(16'd32768 == BB_V_3_reg_5894) & (tmp_92_fu_4092_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2089 = (~(16'd2 == CC_V_1_reg_5899) & ~(16'd4 == CC_V_1_reg_5899) & ~(16'd8 == CC_V_1_reg_5899) & ~(16'd16 == CC_V_1_reg_5899) & ~(16'd32 == CC_V_1_reg_5899) & ~(16'd64 == CC_V_1_reg_5899) & ~(16'd128 == CC_V_1_reg_5899) & ~(16'd256 == CC_V_1_reg_5899) & ~(16'd512 == CC_V_1_reg_5899) & ~(16'd1024 == CC_V_1_reg_5899) & ~(16'd2048 == CC_V_1_reg_5899) & ~(16'd4096 == CC_V_1_reg_5899) & ~(16'd8192 == CC_V_1_reg_5899) & ~(16'd16384 == CC_V_1_reg_5899) & ~(16'd32768 == CC_V_1_reg_5899) & (tmp_93_fu_4101_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2174 = (~(tmp_90_reg_5904 == 14'd2) & ~(tmp_90_reg_5904 == 14'd4) & ~(tmp_90_reg_5904 == 14'd8) & ~(tmp_90_reg_5904 == 14'd16) & ~(tmp_90_reg_5904 == 14'd32) & ~(tmp_90_reg_5904 == 14'd64) & ~(tmp_90_reg_5904 == 14'd128) & ~(tmp_90_reg_5904 == 14'd256) & ~(tmp_90_reg_5904 == 14'd512) & ~(tmp_90_reg_5904 == 14'd1024) & ~(tmp_90_reg_5904 == 14'd2048) & ~(tmp_90_reg_5904 == 14'd4096) & ~(tmp_90_reg_5904 == 14'd8192) & (tmp_94_fu_4110_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_4455 = (~(16'd2 == BB_V_reg_5286) & ~(16'd4 == BB_V_reg_5286) & ~(16'd8 == BB_V_reg_5286) & ~(16'd16 == BB_V_reg_5286) & ~(16'd32 == BB_V_reg_5286) & ~(16'd64 == BB_V_reg_5286) & ~(16'd128 == BB_V_reg_5286) & ~(16'd256 == BB_V_reg_5286) & ~(16'd512 == BB_V_reg_5286) & ~(16'd1024 == BB_V_reg_5286) & ~(16'd2048 == BB_V_reg_5286) & ~(16'd4096 == BB_V_reg_5286) & ~(16'd8192 == BB_V_reg_5286) & ~(16'd16384 == BB_V_reg_5286) & ~(16'd32768 == BB_V_reg_5286) & (tmp_3_reg_5293 == 1'd0));
end

assign ap_phi_mux_heap_tree_V_1_load_4_phi_fu_1973_p6 = heap_tree_V_1_load_4_reg_1970;

assign ap_phi_mux_heap_tree_V_2_load_1_phi_fu_1200_p10 = heap_tree_V_2_load_1_reg_1197;

assign ap_phi_mux_heap_tree_V_2_load_4_phi_fu_1050_p10 = heap_tree_V_2_load_4_reg_1047;

assign ap_phi_mux_heap_tree_V_2_load_7_phi_fu_1961_p6 = heap_tree_V_2_load_7_reg_1958;

assign ap_phi_mux_heap_tree_V_2_load_phi_fu_2112_p10 = heap_tree_V_2_load_reg_2109;

assign ap_phi_mux_heap_tree_V_3_load_1_phi_fu_1184_p10 = heap_tree_V_3_load_1_reg_1181;

assign ap_phi_mux_heap_tree_V_3_load_2_phi_fu_2159_p8 = heap_tree_V_3_load_2_reg_2156;

assign ap_phi_mux_heap_tree_V_3_load_3_phi_fu_1247_p8 = heap_tree_V_3_load_3_reg_1244;

assign ap_phi_mux_heap_tree_V_3_load_4_phi_fu_1034_p10 = heap_tree_V_3_load_4_reg_1031;

assign ap_phi_mux_heap_tree_V_3_load_7_phi_fu_1097_p8 = heap_tree_V_3_load_7_reg_1094;

assign ap_phi_mux_heap_tree_V_3_load_phi_fu_2096_p10 = heap_tree_V_3_load_reg_2093;

always @ (*) begin
    ap_predicate_op142_write_state4 = ((tmp_5_fu_2463_p2 == 1'd0) & (tmp_9_fu_2458_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op152_write_state4 = ((tmp_9_fu_2458_p2 == 1'd0) & (grp_fu_2243_p2 == 1'd1) & (tmp_5_fu_2463_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op177_write_state4 = ((grp_fu_2243_p2 == 1'd1) & (tmp_9_fu_2458_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op368_write_state18 = ((tmp_11_reg_5305 == 1'd0) & (tmp_73_reg_5608 == 1'd1) & (tmp_5_reg_5301 == 1'd1));
end

assign arrayNo10_mask_fu_3568_p3 = {{tmp_132_fu_3558_p4}, {6'd0}};

assign arrayNo12_mask_fu_3162_p3 = {{tmp_133_fu_3152_p4}, {6'd0}};

assign arrayNo16_mask_fu_4658_p3 = {{tmp_138_fu_4648_p4}, {6'd0}};

assign arrayNo2_fu_4725_p3 = {{1'd1}, {tmp_135_reg_5984}};

assign arrayNo8_mask_fu_5087_p3 = {{tmp_131_fu_5077_p4}, {6'd0}};

assign arrayNo9_fu_3893_p4 = {{layer_offset_V_fu_3887_p2[11:6]}};

assign cond1_fu_5095_p2 = ((arrayNo8_mask_fu_5087_p3 == 11'd192) ? 1'b1 : 1'b0);

assign cond2_fu_3576_p2 = ((arrayNo10_mask_fu_3568_p3 == 11'd192) ? 1'b1 : 1'b0);

assign cond3_fu_4666_p2 = ((arrayNo16_mask_fu_4658_p3 == 9'd192) ? 1'b1 : 1'b0);

assign cond_fu_3170_p2 = ((arrayNo12_mask_fu_3162_p3 == 12'd192) ? 1'b1 : 1'b0);

assign extra_mask_V_address0 = tmp_31_fu_2468_p1;

assign free_target_V_fu_2380_p1 = alloc_free_target[19:0];

assign group_tree_mask_V_address0 = tmp_8_reg_5731;

assign group_tree_tmp_maske_fu_4040_p2 = (tmp_89_fu_4034_p2 & r_V_36_fu_4028_p2);

assign grp_fu_2243_p2 = ((layer0_V_reg_982 < 5'd12) ? 1'b1 : 1'b0);

assign grp_fu_2249_p2 = ($signed(5'd20) + $signed(layer0_V_reg_982));

assign grp_fu_2255_p4 = {{alloc_free_target_re_reg_5258[19:5]}};

assign grp_fu_2284_p2 = ((layer0_V_reg_982 < 5'd7) ? 1'b1 : 1'b0);

assign heap_tree_V_load_2_p_fu_5059_p3 = ((sel_tmp11_fu_5053_p2[0:0] === 1'b1) ? heap_tree_V_3_load_2_reg_2156 : sel_tmp10_fu_5045_p3);

assign heap_tree_V_load_3_p_fu_5121_p3 = ((cond1_reg_6180[0:0] === 1'b1) ? heap_tree_V_3_load_5_reg_2220 : heap_tree_V_4_load_5_reg_2206);

assign heap_tree_V_load_7_p_fu_3540_p3 = ((sel_tmp14_fu_3534_p2[0:0] === 1'b1) ? heap_tree_V_3_load_3_reg_1244 : sel_tmp13_fu_3526_p3);

assign heap_tree_V_load_8_p_fu_3602_p3 = ((cond2_reg_5709[0:0] === 1'b1) ? heap_tree_V_3_load_6_reg_1308 : heap_tree_V_4_load_6_reg_1294);

assign i_assign_1_fu_3393_p1 = tmp_15_reg_5329;

assign i_assign_2_fu_2823_p1 = loc_in_group_tree_V_fu_2817_p2;

assign i_assign_3_fu_2901_p1 = loc2_V_2_reg_5408;

assign i_assign_4_fu_2943_p1 = r_V_11_reg_5413;

assign i_assign_5_fu_4368_p1 = tmp_84_reg_5850;

assign i_assign_6_fu_4427_p1 = tmp_76_reg_5781;

assign i_assign_fu_4912_p1 = r_V_s_reg_6074;

assign i_op_assign_cast_fu_4018_p2 = (tmp_178_fu_4014_p1 ^ 62'd4611686018427387903);

assign layer_V_fu_2451_p2 = (tmp_6_fu_2445_p2 ^ 5'd16);

assign layer_offset_V_fu_3887_p2 = (tmp_95_cast_fu_3880_p1 + tmp_96_cast1_fu_3884_p1);

assign lhs_V_1_fu_2716_p2 = (group_tree_V_q0 ^ 64'd18446744073709551615);

assign lhs_V_2_fu_4174_p1 = tmp_95_fu_4141_p2;

assign lhs_V_3_fu_4188_p1 = r_V_28_reg_5951;

assign lhs_V_8_cast_fu_4147_p1 = reg_2290;

assign loc2_V_2_fu_2674_p1 = tmp_50_fu_2665_p2[4:0];

assign loc2_V_fu_4782_p1 = com_port_allocated_addr_V[4:0];

assign loc_in_group_tree_V_3_fu_2656_p2 = (shift_constant_V_loa_2_fu_2652_p1 + tmp_67_cast_fu_2648_p1);

assign loc_in_group_tree_V_fu_2817_p2 = ($signed(tmp_88_fu_2813_p1) + $signed(16'd65535));

assign loc_in_group_tree_V_s_fu_2747_p1 = loc_in_group_tree_V_3_reg_5397;

assign loc_in_layer_V_fu_4201_p1 = $signed(r_V_29_fu_4195_p2);

assign maintain_mask_V_load_4_fu_5174_p1 = $signed(reg_2376);

assign maintain_mask_V_load_6_fu_3655_p1 = $signed(reg_2376);

assign newIndex3_fu_2888_p1 = newIndex_trunc4_fu_2879_p4;

assign newIndex5_fu_4845_p1 = newIndex_trunc_fu_4836_p4;

assign newIndex9_fu_3863_p1 = tmp_78_fu_3857_p2;

assign newIndex_fu_3332_p1 = newIndex_trunc1_fu_3323_p4;

assign newIndex_trunc1_fu_3323_p4 = {{alloc_free_target_re_reg_5258[15:10]}};

assign newIndex_trunc4_fu_2879_p4 = {{tmp_50_reg_5402[10:5]}};

assign newIndex_trunc_fu_4836_p4 = {{addr_HTA_V_3_reg_6056[10:5]}};

assign newSel1_fu_4983_p3 = ((sel_tmp_fu_4951_p2[0:0] === 1'b1) ? heap_tree_V_1_load_reg_2125 : heap_tree_V_4_load_reg_2140);

assign newSel2_fu_4991_p3 = ((or_cond_fu_4977_p2[0:0] === 1'b1) ? newSel_fu_4969_p3 : newSel1_fu_4983_p3);

assign newSel3_fu_3450_p3 = ((sel_tmp1_fu_3444_p2[0:0] === 1'b1) ? heap_tree_V_3_load_1_reg_1181 : heap_tree_V_2_load_1_reg_1197);

assign newSel4_fu_3464_p3 = ((sel_tmp7_fu_3432_p2[0:0] === 1'b1) ? heap_tree_V_1_load_1_reg_1213 : heap_tree_V_4_load_1_reg_1228);

assign newSel5_fu_3472_p3 = ((or_cond1_fu_3458_p2[0:0] === 1'b1) ? newSel3_fu_3450_p3 : newSel4_fu_3464_p3);

assign newSel6_fu_3020_p3 = ((sel_tmp6_fu_3014_p2[0:0] === 1'b1) ? heap_tree_V_3_load_4_reg_1031 : heap_tree_V_2_load_4_reg_1047);

assign newSel7_fu_3034_p3 = ((sel_tmp3_fu_3002_p2[0:0] === 1'b1) ? heap_tree_V_1_load_2_reg_1063 : heap_tree_V_4_load_4_reg_1078);

assign newSel_fu_4969_p3 = ((sel_tmp4_fu_4963_p2[0:0] === 1'b1) ? heap_tree_V_3_load_reg_2093 : heap_tree_V_2_load_reg_2109);

assign not_s_fu_2791_p2 = ((p_3_reg_994 != 4'd0) ? 1'b1 : 1'b0);

assign now1_V_1_fu_2857_p2 = ($signed(p_3_reg_994) + $signed(4'd15));

assign now1_V_fu_2776_p2 = (4'd4 + tmp_111_reg_5429);

assign or_cond1_fu_3458_p2 = (sel_tmp9_fu_3438_p2 | sel_tmp1_fu_3444_p2);

assign or_cond2_fu_3028_p2 = (sel_tmp6_fu_3014_p2 | sel_tmp5_fu_3008_p2);

assign or_cond_101_fu_3986_p2 = (tmp_86_fu_3982_p2 | tmp_85_fu_3977_p2);

assign or_cond_fu_4977_p2 = (sel_tmp4_fu_4963_p2 | sel_tmp2_fu_4957_p2);

assign p_0102_0_i_cast_fu_3968_p1 = p_0102_0_i_reg_1640;

assign p_0167_0_i1_cast_fu_3776_p1 = ap_phi_mux_p_0167_0_i1_phi_fu_1343_p34;

assign p_0167_0_i_cast_fu_4088_p1 = ap_phi_mux_p_0167_0_i_phi_fu_1716_p34;

assign p_0244_0_i1_cast1_fu_3810_p1 = $unsigned(p_0244_0_i1_cast_fu_3806_p1);

assign p_0244_0_i1_cast_fu_3806_p1 = $signed(p_0244_0_i1_reg_1511);

assign p_0244_0_i_cast1_fu_4121_p1 = $signed(p_0244_0_i_reg_1881);

assign p_0244_0_i_cast_fu_4125_p1 = $unsigned(p_0244_0_i_cast1_fu_4121_p1);

assign p_0248_0_i1_cast_fu_3796_p1 = ap_phi_mux_p_0248_0_i1_phi_fu_1457_p34;

assign p_0248_0_i_cast_fu_4106_p1 = ap_phi_mux_p_0248_0_i_phi_fu_1828_p34;

assign p_0252_0_i1_cast_fu_3786_p1 = ap_phi_mux_p_0252_0_i1_phi_fu_1400_p34;

assign p_0252_0_i_cast_fu_4097_p1 = ap_phi_mux_p_0252_0_i_phi_fu_1772_p34;

assign p_02759_0_in_fu_2803_p4 = {{p_02759_0_in_in_reg_1012[15:1]}};

assign p_061_0_i1_cast_fu_2441_p1 = p_061_0_i1_reg_854;

assign p_061_0_i_cast_fu_3958_p1 = ap_phi_mux_p_061_0_i_phi_fu_1587_p34;

assign p_1_fu_2571_p1 = layer0_V_reg_982;

assign p_2_fu_2474_p1 = layer0_V_reg_982;

assign p_Repl2_10_fu_3582_p2 = ((tmp_57_reg_5700 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_11_fu_5133_p2 = ((tmp_39_reg_6185 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_12_fu_5159_p2 = ((tmp_41_fu_5153_p2 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_13_fu_3614_p2 = ((tmp_59_reg_5714 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_14_fu_3640_p2 = ((tmp_61_fu_3634_p2 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_15_fu_3176_p2 = ((p_Result_8_reg_5582 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_16_fu_3206_p2 = ((tmp_171_fu_3196_p4 != 16'd0) ? 1'b1 : 1'b0);

assign p_Repl2_17_fu_3249_p2 = ((p_Result_16_reg_5596 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_18_fu_3238_p2 = ((tmp_174_fu_3228_p4 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_19_fu_3278_p2 = ((p_Result_18_fu_3269_p4 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_1_fu_4915_p2 = ((tmp_33_reg_6135 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_20_fu_4371_p2 = ((tmp_122_fu_4329_p2 != 2'd3) ? 1'b1 : 1'b0);

assign p_Repl2_21_fu_4430_p2 = ((p_Result_20_fu_4414_p4 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_22_fu_4461_p2 = ((tmp_193_fu_4451_p4 != 4'd0) ? 1'b1 : 1'b0);

assign p_Repl2_23_fu_4522_p2 = ((p_Result_22_reg_6019 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_24_fu_4555_p2 = ((tmp_196_fu_4546_p4 != 8'd0) ? 1'b1 : 1'b0);

assign p_Repl2_25_fu_4609_p2 = ((p_Result_24_reg_6033 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_26_fu_4642_p2 = ((tmp_199_fu_4633_p4 != 16'd0) ? 1'b1 : 1'b0);

assign p_Repl2_27_fu_4690_p2 = ((p_Result_26_fu_4680_p4 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_28_fu_4719_p2 = ((tmp_202_fu_4710_p4 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_29_fu_4761_p2 = ((p_Result_28_fu_4752_p4 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_2_fu_3396_p2 = ((tmp_49_reg_5664 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_3_fu_2946_p2 = ((p_Result_s_reg_5540 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_4_fu_2986_p2 = ((tmp_157_fu_2976_p4 != 4'd0) ? 1'b1 : 1'b0);

assign p_Repl2_5_fu_5004_p2 = ((tmp_35_reg_6156 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_6_fu_3485_p2 = ((tmp_55_reg_5685 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_7_fu_3059_p2 = ((p_Result_4_reg_5567 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_8_fu_3094_p2 = ((tmp_162_fu_3084_p4 != 8'd0) ? 1'b1 : 1'b0);

assign p_Repl2_9_fu_5101_p2 = ((tmp_37_reg_6171 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_s_fu_2904_p2 = ((tmp_152_fu_2897_p1 != 2'd0) ? 1'b1 : 1'b0);

always @ (*) begin
    p_Result_10_fu_3587_p4 = top_heap_V_2;
    p_Result_10_fu_3587_p4[i_assign_1_reg_5673] = |(p_Repl2_10_fu_3582_p2);
end

always @ (*) begin
    p_Result_11_fu_5138_p4 = top_heap_V_3;
    p_Result_11_fu_5138_p4[i_assign_reg_6144] = |(p_Repl2_11_fu_5133_p2);
end

always @ (*) begin
    p_Result_12_fu_5165_p4 = top_heap_V_4;
    p_Result_12_fu_5165_p4[i_assign_reg_6144] = |(p_Repl2_12_fu_5159_p2);
end

always @ (*) begin
    p_Result_13_fu_3619_p4 = top_heap_V_3;
    p_Result_13_fu_3619_p4[i_assign_1_reg_5673] = |(p_Repl2_13_fu_3614_p2);
end

always @ (*) begin
    p_Result_14_fu_3646_p4 = top_heap_V_4;
    p_Result_14_fu_3646_p4[i_assign_1_reg_5673] = |(p_Repl2_14_fu_3640_p2);
end

always @ (*) begin
    p_Result_15_fu_3181_p4 = top_heap_V_2;
    p_Result_15_fu_3181_p4[i_assign_4_reg_5549] = |(p_Repl2_15_fu_3176_p2);
end

always @ (*) begin
    p_Result_16_fu_3219_p4 = p_Val2_49_fu_3212_p3;
    p_Result_16_fu_3219_p4[i_assign_3_reg_5532] = |(p_Repl2_16_fu_3206_p2);
end

always @ (*) begin
    p_Result_17_fu_3254_p4 = top_heap_V_3;
    p_Result_17_fu_3254_p4[i_assign_4_reg_5549] = |(p_Repl2_17_fu_3249_p2);
end

always @ (*) begin
    p_Result_18_fu_3269_p4 = p_Val2_51_reg_1171;
    p_Result_18_fu_3269_p4[i_assign_3_reg_5532] = |(p_Repl2_18_reg_5603);
end

always @ (*) begin
    p_Result_19_fu_3284_p4 = top_heap_V_4;
    p_Result_19_fu_3284_p4[i_assign_4_reg_5549] = |(p_Repl2_19_fu_3278_p2);
end

always @ (*) begin
    p_Result_1_fu_4920_p4 = top_heap_V_0;
    p_Result_1_fu_4920_p4[i_assign_fu_4912_p1] = |(p_Repl2_1_fu_4915_p2);
end

always @ (*) begin
    p_Result_20_fu_4414_p4 = p_Val2_56_fu_4406_p3;
    p_Result_20_fu_4414_p4[i_assign_5_fu_4368_p1] = |(p_Repl2_20_fu_4371_p2);
end

always @ (*) begin
    p_Result_21_fu_4436_p4 = p_Val2_57_reg_5351;
    p_Result_21_fu_4436_p4[i_assign_6_fu_4427_p1] = |(p_Repl2_21_fu_4430_p2);
end

always @ (*) begin
    p_Result_22_fu_4513_p4 = p_Val2_58_fu_4505_p3;
    p_Result_22_fu_4513_p4[i_assign_5_reg_5976] = |(p_Repl2_22_reg_6004);
end

always @ (*) begin
    p_Result_23_fu_4527_p4 = p_Val2_59_reg_5356;
    p_Result_23_fu_4527_p4[i_assign_6_reg_5996] = |(p_Repl2_23_fu_4522_p2);
end

always @ (*) begin
    p_Result_24_fu_4599_p4 = p_Val2_60_fu_4591_p3;
    p_Result_24_fu_4599_p4[i_assign_5_reg_5976] = |(p_Repl2_24_fu_4555_p2);
end

always @ (*) begin
    p_Result_25_fu_4614_p4 = p_Val2_61_reg_5361;
    p_Result_25_fu_4614_p4[i_assign_6_reg_5996] = |(p_Repl2_25_fu_4609_p2);
end

always @ (*) begin
    p_Result_26_fu_4680_p4 = p_Val2_62_fu_4672_p3;
    p_Result_26_fu_4680_p4[i_assign_5_reg_5976] = |(p_Repl2_26_fu_4642_p2);
end

always @ (*) begin
    p_Result_27_fu_4696_p4 = p_Val2_63_reg_5366;
    p_Result_27_fu_4696_p4[i_assign_6_reg_5996] = |(p_Repl2_27_fu_4690_p2);
end

always @ (*) begin
    p_Result_28_fu_4752_p4 = p_Val2_64_fu_4736_p7;
    p_Result_28_fu_4752_p4[i_assign_5_reg_5976] = |(p_Repl2_28_reg_6051);
end

always @ (*) begin
    p_Result_29_fu_4767_p4 = p_Val2_65_reg_5346;
    p_Result_29_fu_4767_p4[i_assign_6_reg_5996] = |(p_Repl2_29_fu_4761_p2);
end

always @ (*) begin
    p_Result_2_fu_3401_p4 = top_heap_V_0;
    p_Result_2_fu_3401_p4[i_assign_1_fu_3393_p1] = |(p_Repl2_2_fu_3396_p2);
end

integer ap_tvar_int_0;

always @ (tmp_size_V_fu_2384_p2) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_30_fu_2390_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_30_fu_2390_p4[ap_tvar_int_0] = tmp_size_V_fu_2384_p2[31 - ap_tvar_int_0];
        end
    end
end

always @ (*) begin
    p_Result_31_fu_2756_p4 = loc_in_group_tree_V_s_fu_2747_p1;
    p_Result_31_fu_2756_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_32_fu_2827_p4 = p_Val2_66_reg_1021;
    p_Result_32_fu_2827_p4[i_assign_2_fu_2823_p1] = |(1'd1);
end

always @ (*) begin
    p_Result_33_fu_2837_p4 = loc_in_group_tree_V_fu_2817_p2;
    p_Result_33_fu_2837_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_3_fu_2951_p4 = top_heap_V_0;
    p_Result_3_fu_2951_p4[i_assign_4_fu_2943_p1] = |(p_Repl2_3_fu_2946_p2);
end

always @ (*) begin
    p_Result_4_fu_3050_p4 = p_Val2_34_fu_3042_p3;
    p_Result_4_fu_3050_p4[i_assign_3_reg_5532] = |(p_Repl2_4_fu_2986_p2);
end

always @ (*) begin
    p_Result_5_fu_5009_p4 = top_heap_V_1;
    p_Result_5_fu_5009_p4[i_assign_reg_6144] = |(p_Repl2_5_fu_5004_p2);
end

always @ (*) begin
    p_Result_6_fu_3490_p4 = top_heap_V_1;
    p_Result_6_fu_3490_p4[i_assign_1_reg_5673] = |(p_Repl2_6_fu_3485_p2);
end

always @ (*) begin
    p_Result_7_fu_3064_p4 = top_heap_V_1;
    p_Result_7_fu_3064_p4[i_assign_4_reg_5549] = |(p_Repl2_7_fu_3059_p2);
end

always @ (*) begin
    p_Result_8_fu_3138_p4 = p_Val2_41_fu_3130_p3;
    p_Result_8_fu_3138_p4[i_assign_3_reg_5532] = |(p_Repl2_8_fu_3094_p2);
end

always @ (*) begin
    p_Result_9_fu_5106_p4 = top_heap_V_2;
    p_Result_9_fu_5106_p4[i_assign_reg_6144] = |(p_Repl2_9_fu_5101_p2);
end

always @ (*) begin
    p_Result_s_fu_2929_p4 = p_Val2_s_fu_2913_p7;
    p_Result_s_fu_2929_p4[i_assign_3_fu_2901_p1] = |(p_Repl2_s_fu_2904_p2);
end

assign p_Val2_1_fu_2410_p2 = (p_s_fu_2405_p2 & p_Result_30_reg_5273);

assign p_Val2_34_fu_3042_p3 = ((or_cond2_fu_3028_p2[0:0] === 1'b1) ? newSel6_fu_3020_p3 : newSel7_fu_3034_p3);

assign p_Val2_41_fu_3130_p3 = ((sel_tmp17_fu_3124_p2[0:0] === 1'b1) ? heap_tree_V_3_load_7_reg_1094 : sel_tmp16_fu_3116_p3);

assign p_Val2_49_fu_3212_p3 = ((cond_reg_5591[0:0] === 1'b1) ? heap_tree_V_3_load_8_reg_1158 : heap_tree_V_4_load_s_reg_1144);

assign p_Val2_56_fu_4406_p3 = ((sel_tmp20_fu_4400_p2[0:0] === 1'b1) ? reg_2298 : sel_tmp19_fu_4392_p3);

assign p_Val2_58_fu_4505_p3 = ((sel_tmp23_fu_4499_p2[0:0] === 1'b1) ? heap_tree_V_2_load_7_reg_1958 : sel_tmp22_fu_4491_p3);

assign p_Val2_60_fu_4591_p3 = ((sel_tmp26_fu_4585_p2[0:0] === 1'b1) ? ap_phi_mux_heap_tree_V_3_load_s_phi_fu_1999_p6 : sel_tmp25_fu_4577_p3);

assign p_Val2_62_fu_4672_p3 = ((cond3_fu_4666_p2[0:0] === 1'b1) ? ap_phi_mux_heap_tree_V_3_load_10_phi_fu_2051_p6 : ap_phi_mux_heap_tree_V_4_load_10_phi_fu_2039_p6);

assign p_Val2_64_fu_4736_p6 = arrayNo2_fu_4725_p3;

assign p_Val2_s_fu_2913_p6 = arrayNo4_reg_5497;

assign p_not_fu_2565_p2 = (64'd0 - TMP_0_V_fu_2557_p3);

assign p_s_fu_2405_p2 = (32'd0 - p_Result_30_reg_5273);

assign phitmp2_fu_2501_p1 = tmp_15_fu_2492_p4;

assign r_V_10_fu_3341_p2 = (4'd6 - tmp_110_fu_3299_p1);

assign r_V_12_fu_3303_p2 = ($signed(4'd11) - $signed(tmp_110_fu_3299_p1));

assign r_V_13_fu_2697_p2 = (7'd62 + rhs_V_cast_fu_2693_p1);

assign r_V_15_fu_2770_p2 = r_V_42_fu_2750_p3 >> tmp_60_fu_2766_p1;

assign r_V_16_fu_3417_p2 = (phitmp2_reg_5335 + 11'd64);

assign r_V_19_fu_2851_p2 = p_Result_32_fu_2827_p4 >> tmp_70_fu_2847_p1;

assign r_V_20_fu_2970_p2 = (12'd64 + rhs_V_7_cast_fu_2967_p1);

assign r_V_21_fu_3505_p2 = (phitmp2_reg_5335 + 11'd128);

assign r_V_22_fu_3079_p2 = (12'd128 + rhs_V_7_cast_reg_5557);

assign r_V_23_fu_3553_p2 = (phitmp2_reg_5335 + 11'd192);

assign r_V_24_fu_3147_p2 = (12'd192 + rhs_V_7_cast_reg_5557);

assign r_V_25_fu_3992_p3 = {{tmp_76_reg_5781}, {5'd0}};

assign r_V_27_fu_4170_p1 = tmp_98_fu_4164_p2[15:0];

assign r_V_28_fu_4182_p2 = (lhs_V_2_fu_4174_p1 + rhs_V_2_fu_4178_p1);

assign r_V_29_fu_4195_p2 = (lhs_V_3_fu_4188_p1 - rhs_V_3_fu_4191_p1);

assign r_V_31_fu_4252_p3 = ((tmp_181_fu_4210_p3[0:0] === 1'b1) ? tmp_102_fu_4236_p2 : tmp_182_fu_4248_p1);

assign r_V_32_fu_4335_p3 = {{tmp_118_fu_4302_p4}, {tmp_117_fu_4297_p2}};

assign r_V_33_fu_4470_p2 = (tmp_76_reg_5781 + 8'd64);

assign r_V_34_fu_4541_p2 = (rhs_V_13_cast_reg_6009 + 9'd128);

assign r_V_35_fu_4628_p2 = (rhs_V_13_cast_reg_6009 + 9'd192);

assign r_V_36_fu_4028_p2 = (rhs_V_8_cast_fu_4024_p1 & i_op_assign_cast_fu_4018_p2);

assign r_V_37_fu_4205_p2 = (6'd4 - lhs_V_8_cast_reg_5946);

assign r_V_38_fu_3662_p2 = maintain_mask_V_load_6_fu_3655_p1 << tmp_36_fu_3659_p1;

assign r_V_39_fu_3359_p2 = tmp_148_fu_3352_p1 << tmp_46_cast_fu_3356_p1;

assign r_V_3_fu_4854_p2 = (4'd6 - tmp_109_fu_4812_p1);

assign r_V_40_fu_2580_p2 = (6'd4 - rhs_V_14_cast_fu_2576_p1);

assign r_V_41_fu_2626_p3 = ((tmp_112_fu_2586_p3[0:0] === 1'b1) ? tmp_113_fu_2617_p1 : tmp_30_fu_2621_p2);

assign r_V_42_fu_2750_p3 = {{tmp_58_reg_5444}, {tmp_54_reg_5439}};

assign r_V_4_fu_5181_p2 = maintain_mask_V_load_4_fu_5174_p1 << tmp_22_fu_5178_p1;

assign r_V_5_fu_4816_p2 = ($signed(4'd11) - $signed(tmp_109_fu_4812_p1));

assign r_V_6_fu_4872_p2 = tmp_147_fu_4865_p1 << tmp_29_cast_fu_4869_p1;

assign r_V_7_fu_4936_p2 = (r_V_s_reg_6074 + 11'd64);

assign r_V_8_fu_5024_p2 = (r_V_s_reg_6074 + 11'd128);

assign r_V_9_fu_5072_p2 = (r_V_s_reg_6074 + 11'd192);

assign r_V_fu_4793_p2 = addr_HTA_V_3_reg_6056 << 16'd5;

assign rec_bits_V_fu_2781_p1 = p_02894_0_in_reg_1003[1:0];

assign rhs_V_13_cast_fu_4467_p1 = tmp_76_reg_5781;

assign rhs_V_14_cast_fu_2576_p1 = reg_2290;

assign rhs_V_2_fu_4178_p1 = r_V_27_fu_4170_p1;

assign rhs_V_3_fu_4191_p1 = reg_2294;

assign rhs_V_7_cast_fu_2967_p1 = r_V_11_reg_5413;

assign rhs_V_8_cast_fu_4024_p1 = $signed(group_tree_mask_V_q0);

assign rhs_V_cast_fu_2693_p1 = loc_in_group_tree_V_3_fu_2656_p2;

assign sel_tmp10_fu_5045_p3 = ((sel_tmp8_fu_5039_p2[0:0] === 1'b1) ? heap_tree_V_2_load_2_reg_2173 : heap_tree_V_4_load_2_reg_2189);

assign sel_tmp11_fu_5053_p2 = ((tmp_128_fu_5029_p4 == 5'd3) ? 1'b1 : 1'b0);

assign sel_tmp12_fu_3520_p2 = ((tmp_129_fu_3510_p4 == 5'd2) ? 1'b1 : 1'b0);

assign sel_tmp13_fu_3526_p3 = ((sel_tmp12_fu_3520_p2[0:0] === 1'b1) ? heap_tree_V_2_load_3_reg_1261 : heap_tree_V_4_load_3_reg_1277);

assign sel_tmp14_fu_3534_p2 = ((tmp_129_fu_3510_p4 == 5'd3) ? 1'b1 : 1'b0);

assign sel_tmp15_fu_3110_p2 = ((tmp_130_fu_3100_p4 == 6'd2) ? 1'b1 : 1'b0);

assign sel_tmp16_fu_3116_p3 = ((sel_tmp15_fu_3110_p2[0:0] === 1'b1) ? heap_tree_V_2_load_5_reg_1111 : heap_tree_V_4_load_7_reg_1127);

assign sel_tmp17_fu_3124_p2 = ((tmp_130_fu_3100_p4 == 6'd3) ? 1'b1 : 1'b0);

assign sel_tmp18_fu_4386_p2 = ((tmp_135_fu_4377_p4 == 2'd0) ? 1'b1 : 1'b0);

assign sel_tmp19_fu_4392_p3 = ((sel_tmp18_fu_4386_p2[0:0] === 1'b1) ? reg_2370 : reg_2316);

assign sel_tmp1_fu_3444_p2 = ((tmp_115_fu_3422_p4 == 5'd3) ? 1'b1 : 1'b0);

assign sel_tmp1_i_fu_2515_p3 = ((sel_tmp_i_fu_2509_p2[0:0] === 1'b1) ? top_heap_V_0 : top_heap_V_4);

assign sel_tmp20_fu_4400_p2 = ((tmp_135_fu_4377_p4 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp21_fu_4485_p2 = ((tmp_136_fu_4475_p4 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp22_fu_4491_p3 = ((sel_tmp21_fu_4485_p2[0:0] === 1'b1) ? heap_tree_V_1_load_4_reg_1970 : reg_2334);

assign sel_tmp23_fu_4499_p2 = ((tmp_136_fu_4475_p4 == 2'd2) ? 1'b1 : 1'b0);

assign sel_tmp24_fu_4571_p2 = ((tmp_137_fu_4561_p4 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp25_fu_4577_p3 = ((sel_tmp24_fu_4571_p2[0:0] === 1'b1) ? ap_phi_mux_heap_tree_V_2_load_8_phi_fu_2011_p6 : reg_2352);

assign sel_tmp26_fu_4585_p2 = ((tmp_137_fu_4561_p4 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp2_fu_4957_p2 = ((tmp_108_fu_4941_p4 == 5'd2) ? 1'b1 : 1'b0);

assign sel_tmp2_i_fu_2523_p2 = ((tmp_56_fu_2505_p1 == 3'd5) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_3002_p2 = ((tmp_116_fu_2992_p4 == 6'd1) ? 1'b1 : 1'b0);

assign sel_tmp3_i_fu_2529_p3 = ((sel_tmp2_i_fu_2523_p2[0:0] === 1'b1) ? top_heap_V_1 : sel_tmp1_i_fu_2515_p3);

assign sel_tmp4_fu_4963_p2 = ((tmp_108_fu_4941_p4 == 5'd3) ? 1'b1 : 1'b0);

assign sel_tmp4_i_fu_2537_p2 = ((tmp_56_fu_2505_p1 == 3'd6) ? 1'b1 : 1'b0);

assign sel_tmp5_fu_3008_p2 = ((tmp_116_fu_2992_p4 == 6'd2) ? 1'b1 : 1'b0);

assign sel_tmp5_i_fu_2543_p3 = ((sel_tmp4_i_fu_2537_p2[0:0] === 1'b1) ? top_heap_V_2 : sel_tmp3_i_fu_2529_p3);

assign sel_tmp6_fu_3014_p2 = ((tmp_116_fu_2992_p4 == 6'd3) ? 1'b1 : 1'b0);

assign sel_tmp6_i_fu_2551_p2 = ((tmp_56_fu_2505_p1 == 3'd7) ? 1'b1 : 1'b0);

assign sel_tmp7_fu_3432_p2 = ((tmp_115_fu_3422_p4 == 5'd1) ? 1'b1 : 1'b0);

assign sel_tmp8_fu_5039_p2 = ((tmp_128_fu_5029_p4 == 5'd2) ? 1'b1 : 1'b0);

assign sel_tmp9_fu_3438_p2 = ((tmp_115_fu_3422_p4 == 5'd2) ? 1'b1 : 1'b0);

assign sel_tmp_fu_4951_p2 = ((tmp_108_fu_4941_p4 == 5'd1) ? 1'b1 : 1'b0);

assign sel_tmp_i_fu_2509_p2 = ((tmp_56_fu_2505_p1 == 3'd4) ? 1'b1 : 1'b0);

assign shift_constant_V_loa_2_fu_2652_p1 = reg_2294;

assign tmp0_V_1_fu_5187_p2 = (r_V_4_fu_5181_p2 ^ 64'd18446744073709551615);

assign tmp0_V_5_fu_3732_p2 = (p_not_reg_5376 & TMP_0_V_reg_5371);

assign tmp1_V_fu_3933_p2 = (tmp_80_reg_5816 - tmp_81_fu_3929_p2);

assign tmp76_fu_3822_p2 = (p_0252_0_i1_cast_reg_5765 + p_0248_0_i1_cast_reg_5773);

assign tmp77_fu_3830_p2 = (p_0167_0_i1_cast_reg_5757 + p_0244_0_i1_cast1_fu_3810_p1);

assign tmp78_fu_3845_p2 = (tmp_74_fu_3814_p1 + tmp_75_fu_3818_p1);

assign tmp79_fu_3851_p2 = ($signed(p_0248_0_i1_reg_1454) + $signed(p_0244_0_i1_cast_fu_3806_p1));

assign tmp91_fu_4115_p2 = (p_0252_0_i_cast_fu_4097_p1 + p_0248_0_i_cast_fu_4106_p1);

assign tmp92_cast_fu_3826_p1 = tmp76_fu_3822_p2;

assign tmp92_fu_4132_p2 = (p_0167_0_i_cast_reg_5917 + p_0244_0_i_cast_fu_4125_p1);

assign tmp93_cast_fu_3835_p1 = tmp77_fu_3830_p2;

assign tmp97_cast_fu_4129_p1 = tmp91_reg_5931;

assign tmp98_cast_fu_4137_p1 = tmp92_fu_4132_p2;

assign tmp_100_fu_4222_p1 = $unsigned(loc_in_layer_V_fu_4201_p1);

assign tmp_101_fu_4226_p2 = ($signed(6'd0) - $signed(r_V_37_fu_4205_p2));

assign tmp_102_fu_4236_p2 = loc_in_layer_V_fu_4201_p1 >> tmp_129_cast_fu_4232_p1;

assign tmp_103_fu_4242_p2 = tmp_100_fu_4222_p1 << tmp_99_fu_4218_p1;

assign tmp_105_fu_4260_p1 = r_V_31_fu_4252_p3;

assign tmp_107_fu_4265_p1 = tmp_95_reg_5941;

assign tmp_108_fu_4941_p4 = {{r_V_7_fu_4936_p2[10:6]}};

assign tmp_109_fu_4812_p1 = layer0_V_reg_982[3:0];

assign tmp_10_fu_3770_p2 = ((AA_V_1_fu_3736_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_110_cast_fu_3999_p1 = tmp_84_fu_3972_p2;

assign tmp_110_fu_3299_p1 = layer0_V_reg_982[3:0];

assign tmp_111_fu_2708_p1 = layer0_V_reg_982[3:0];

assign tmp_112_fu_2586_p3 = r_V_40_fu_2580_p2[32'd5];

assign tmp_113_fu_2617_p1 = tmp_29_fu_2611_p2[19:0];

assign tmp_114_fu_2640_p1 = r_V_41_reg_5381[4:0];

assign tmp_115_fu_3422_p4 = {{r_V_16_fu_3417_p2[10:6]}};

assign tmp_116_fu_2992_p4 = {{r_V_20_fu_2970_p2[11:6]}};

assign tmp_117_fu_4297_p2 = (tmp_178_reg_5884 | mark_mask_V_q0);

assign tmp_118_fu_4302_p4 = {{lhs_V_4_reg_5875[63:62]}};

assign tmp_119_fu_4311_p2 = (tmp_190_fu_4294_p1 | tmp_189_fu_4290_p1);

assign tmp_120_fu_4317_p2 = (tmp_188_fu_4287_p1 | tmp_187_fu_4283_p1);

assign tmp_121_fu_4323_p2 = (tmp_186_fu_4280_p1 | tmp_185_fu_4276_p1);

assign tmp_122_fu_4329_p2 = (tmp_184_fu_4273_p1 | tmp_183_fu_4269_p1);

assign tmp_125_cast_fu_4160_p1 = tmp_97_fu_4154_p2;

assign tmp_128_fu_5029_p4 = {{r_V_8_fu_5024_p2[10:6]}};

assign tmp_129_cast_fu_4232_p1 = $signed(tmp_101_fu_4226_p2);

assign tmp_129_fu_3510_p4 = {{r_V_21_fu_3505_p2[10:6]}};

assign tmp_12_fu_4798_p1 = r_V_fu_4793_p2;

assign tmp_130_fu_3100_p4 = {{r_V_22_fu_3079_p2[11:6]}};

assign tmp_131_fu_5077_p4 = {{r_V_9_fu_5072_p2[10:6]}};

assign tmp_132_fu_3558_p4 = {{r_V_23_fu_3553_p2[10:6]}};

assign tmp_133_fu_3152_p4 = {{r_V_24_fu_3147_p2[11:6]}};

assign tmp_134_fu_2712_p1 = group_tree_V_q0[61:0];

assign tmp_135_fu_4377_p4 = {{tmp_76_reg_5781[7:6]}};

assign tmp_136_fu_4475_p4 = {{r_V_33_fu_4470_p2[7:6]}};

assign tmp_137_fu_4561_p4 = {{r_V_34_fu_4541_p2[8:6]}};

assign tmp_138_fu_4648_p4 = {{r_V_35_fu_4628_p2[8:6]}};

assign tmp_147_fu_4865_p1 = maintain_mask_V_q0[31:0];

assign tmp_148_fu_3352_p1 = maintain_mask_V_q0[31:0];

assign tmp_152_fu_2897_p1 = p_Val2_66_reg_1021[1:0];

assign tmp_157_fu_2976_p4 = {{p_Val2_66_reg_1021[5:2]}};

assign tmp_15_fu_2492_p4 = {{alloc_free_target_re_reg_5258[19:10]}};

assign tmp_162_fu_3084_p4 = {{p_Val2_66_reg_1021[13:6]}};

assign tmp_171_fu_3196_p4 = {{p_Val2_66_reg_1021[29:14]}};

assign tmp_174_fu_3228_p4 = {{p_Val2_66_reg_1021[61:30]}};

assign tmp_178_fu_4014_p1 = group_tree_V_q0[61:0];

assign tmp_181_fu_4210_p3 = r_V_37_fu_4205_p2[32'd5];

assign tmp_182_fu_4248_p1 = tmp_103_fu_4242_p2[19:0];

assign tmp_183_fu_4269_p1 = mark_mask_V_q0[1:0];

assign tmp_184_fu_4273_p1 = lhs_V_4_reg_5875[1:0];

assign tmp_185_fu_4276_p1 = mark_mask_V_q0[5:0];

assign tmp_186_fu_4280_p1 = lhs_V_4_reg_5875[5:0];

assign tmp_187_fu_4283_p1 = mark_mask_V_q0[13:0];

assign tmp_188_fu_4287_p1 = lhs_V_4_reg_5875[13:0];

assign tmp_189_fu_4290_p1 = mark_mask_V_q0[29:0];

assign tmp_190_fu_4294_p1 = lhs_V_4_reg_5875[29:0];

assign tmp_193_fu_4451_p4 = {{val_assign_7_cast3_fu_4362_p2[5:2]}};

assign tmp_196_fu_4546_p4 = {{val_assign_7_cast2_reg_5971[13:6]}};

assign tmp_199_fu_4633_p4 = {{val_assign_7_cast1_reg_5966[29:14]}};

assign tmp_19_fu_2598_p1 = free_target_V_reg_5267;

assign tmp_1_fu_2429_p2 = ((AA_V_fu_2415_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_202_fu_4710_p4 = {{val_assign_7_cast_reg_5961[61:30]}};

assign tmp_20_fu_2601_p2 = ($signed(6'd0) - $signed(r_V_40_fu_2580_p2));

assign tmp_21_fu_4860_p1 = r_V_3_fu_4854_p2;

assign tmp_22_fu_5178_p1 = r_V_s_reg_6074;

assign tmp_23_fu_5193_p2 = (top_heap_V_0 & tmp0_V_1_fu_5187_p2);

assign tmp_24_fu_5205_p2 = (top_heap_V_1 & tmp0_V_1_fu_5187_p2);

assign tmp_25_fu_5217_p2 = (top_heap_V_2 & tmp0_V_1_fu_5187_p2);

assign tmp_26_fu_5229_p2 = (top_heap_V_3 & tmp0_V_1_fu_5187_p2);

assign tmp_27_fu_5241_p2 = (top_heap_V_4 & tmp0_V_1_fu_5187_p2);

assign tmp_28_fu_4822_p1 = r_V_5_fu_4816_p2;

assign tmp_29_cast_fu_4869_p1 = loc2_V_reg_6065;

assign tmp_29_fu_2611_p2 = tmp_19_fu_2598_p1 << tmp_52_cast_fu_2607_p1;

assign tmp_30_fu_2621_p2 = free_target_V_reg_5267 >> tmp_50_cast_fu_2594_p1;

assign tmp_31_fu_2468_p1 = grp_fu_2249_p2;

assign tmp_32_fu_4878_p2 = (r_V_6_fu_4872_p2 ^ 32'd4294967295);

assign tmp_33_fu_4903_p2 = (tmp_64_fu_4887_p7 & tmp_32_reg_6126);

assign tmp_34_fu_3347_p1 = r_V_10_fu_3341_p2;

assign tmp_35_fu_4999_p2 = (tmp_32_reg_6126 & newSel2_fu_4991_p3);

assign tmp_36_fu_3659_p1 = tmp_15_reg_5329;

assign tmp_37_fu_5067_p2 = (tmp_32_reg_6126 & heap_tree_V_load_2_p_fu_5059_p3);

assign tmp_38_fu_3668_p2 = (top_heap_V_0 | r_V_38_fu_3662_p2);

assign tmp_39_fu_5128_p2 = (tmp_32_reg_6126 & heap_tree_V_load_3_p_fu_5121_p3);

assign tmp_3_fu_2435_p2 = ((BB_V_fu_2419_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_40_fu_3680_p2 = (top_heap_V_1 | r_V_38_fu_3662_p2);

assign tmp_41_fu_5153_p2 = (tmp_32_reg_6126 & heap_tree_V_4_load_8_reg_2233);

assign tmp_42_fu_3692_p2 = (top_heap_V_2 | r_V_38_fu_3662_p2);

assign tmp_43_fu_3704_p2 = (top_heap_V_3 | r_V_38_fu_3662_p2);

assign tmp_44_fu_3716_p2 = (top_heap_V_4 | r_V_38_fu_3662_p2);

assign tmp_45_fu_3309_p1 = r_V_12_fu_3303_p2;

assign tmp_46_cast_fu_3356_p1 = loc2_V_1_reg_5324;

assign tmp_46_fu_4786_p3 = addr_HTA_V_3_reg_6056[32'd15];

assign tmp_47_fu_2643_p2 = (tmp_114_fu_2640_p1 & extra_mask_V_load_reg_5387);

assign tmp_48_fu_2634_p2 = (6'd1 + rhs_V_14_cast_fu_2576_p1);

assign tmp_49_fu_3384_p2 = (tmp_66_fu_3368_p7 | r_V_39_reg_5655);

assign tmp_50_cast_fu_2594_p1 = r_V_40_fu_2580_p2;

assign tmp_50_fu_2665_p2 = r_V_41_reg_5381 >> tmp_76_cast_fu_2662_p1;

assign tmp_51_fu_2688_p1 = tree_offset_V_2_fu_2670_p1;

assign tmp_52_cast_fu_2607_p1 = $signed(tmp_20_fu_2601_p2);

assign tmp_52_fu_2703_p1 = r_V_13_fu_2697_p2;

assign tmp_53_fu_2722_p2 = (tmp_134_fu_2712_p1 ^ 62'd4611686018427387903);

assign tmp_54_fu_2728_p2 = (tmp_53_fu_2722_p2 | mark_mask_V_q0);

assign tmp_55_fu_3480_p2 = (r_V_39_reg_5655 | newSel5_fu_3472_p3);

assign tmp_56_fu_2505_p1 = layer0_V_reg_982[2:0];

assign tmp_57_fu_3548_p2 = (r_V_39_reg_5655 | heap_tree_V_load_7_p_fu_3540_p3);

assign tmp_59_fu_3609_p2 = (r_V_39_reg_5655 | heap_tree_V_load_8_p_fu_3602_p3);

assign tmp_5_fu_2463_p2 = ((alloc_cmd_read_reg_5247 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_60_fu_2766_p1 = p_Result_31_fu_2756_p4;

assign tmp_61_fu_3634_p2 = (r_V_39_reg_5655 | heap_tree_V_4_load_9_reg_1321);

assign tmp_63_fu_3780_p2 = ((BB_V_1_fu_3740_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_64_fu_4887_p6 = arrayNo_reg_6091;

assign tmp_66_fu_3368_p6 = arrayNo1_reg_5620;

assign tmp_67_cast_fu_2648_p1 = tmp_47_fu_2643_p2;

assign tmp_67_fu_2785_p2 = ((rec_bits_V_fu_2781_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_68_fu_2797_p2 = (tmp_67_fu_2785_p2 & not_s_fu_2791_p2);

assign tmp_6_fu_2445_p2 = (ap_phi_mux_p_0102_0_i1_phi_fu_929_p34 + p_061_0_i1_cast_fu_2441_p1);

assign tmp_70_fu_2847_p1 = p_Result_33_fu_2837_p4;

assign tmp_71_fu_3790_p2 = ((CC_V_fu_3750_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_72_fu_3800_p2 = ((DD_V_fu_3760_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_73_fu_3244_p2 = ((tmp_152_reg_5527 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_74_fu_3814_p1 = p_0252_0_i1_reg_1397;

assign tmp_75_fu_3818_p1 = p_0167_0_i1_reg_1340;

assign tmp_76_cast_fu_2662_p1 = tmp_48_reg_5392;

assign tmp_76_fu_3839_p2 = (tmp93_cast_fu_3835_p1 + tmp92_cast_fu_3826_p1);

assign tmp_77_fu_3872_p3 = {{reg_2290}, {6'd0}};

assign tmp_78_fu_3857_p2 = (tmp79_fu_3851_p2 + tmp78_fu_3845_p2);

assign tmp_79_fu_3923_p2 = ($signed(32'd4294967295) + $signed(tmp_80_fu_3907_p7));

assign tmp_80_fu_3907_p6 = arrayNo9_fu_3893_p4;

assign tmp_81_fu_3929_p2 = (tmp_80_reg_5816 & tmp_79_reg_5823);

assign tmp_82_fu_3952_p2 = ((AA_V_2_fu_3938_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_83_fu_3962_p2 = ((BB_V_2_fu_3942_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_84_fu_3972_p2 = (p_0102_0_i_cast_fu_3968_p1 + p_061_0_i_cast_reg_5842);

assign tmp_85_fu_3977_p2 = ((tmp0_V_5_reg_5737 == 64'd0) ? 1'b1 : 1'b0);

assign tmp_86_fu_3982_p2 = ((tmp_80_reg_5816 == tmp_81_reg_5828) ? 1'b1 : 1'b0);

assign tmp_87_fu_4009_p1 = tree_offset_V_fu_4003_p2;

assign tmp_88_fu_2813_p1 = p_02759_0_in_fu_2803_p4;

assign tmp_89_fu_4034_p2 = (62'd0 - r_V_36_fu_4028_p2);

assign tmp_8_fu_3728_p1 = grp_fu_2249_p2;

assign tmp_91_fu_4083_p2 = ((AA_V_3_reg_5889 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_92_fu_4092_p2 = ((BB_V_3_reg_5894 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_93_fu_4101_p2 = ((CC_V_1_reg_5899 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_94_fu_4110_p2 = ((tmp_90_reg_5904 == 14'd0) ? 1'b1 : 1'b0);

assign tmp_95_cast_fu_3880_p1 = tmp_77_fu_3872_p3;

assign tmp_95_fu_4141_p2 = (tmp98_cast_fu_4137_p1 + tmp97_cast_fu_4129_p1);

assign tmp_96_cast1_fu_3884_p1 = tmp_76_reg_5781;

assign tmp_96_fu_4151_p1 = tree_offset_V_reg_5859;

assign tmp_97_fu_4154_p2 = (6'd1 + lhs_V_8_cast_fu_4147_p1);

assign tmp_98_fu_4164_p2 = tmp_96_fu_4151_p1 << tmp_125_cast_fu_4160_p1;

assign tmp_99_fu_4218_p1 = r_V_37_fu_4205_p2;

assign tmp_9_fu_2458_p2 = ((alloc_cmd_read_reg_5247 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_fu_2400_p2 = ((size_V_reg_5253 == 32'd1) ? 1'b1 : 1'b0);

assign tmp_size_V_fu_2384_p2 = ($signed(32'd4294967295) + $signed(alloc_size));

assign tree_offset_V_2_fu_2670_p1 = tmp_50_fu_2665_p2[15:0];

assign tree_offset_V_cast_fu_4080_p1 = tree_offset_V_reg_5859;

assign tree_offset_V_fu_4003_p2 = (tmp_110_cast_fu_3999_p1 + r_V_25_fu_3992_p3);

assign val_assign_2_fu_2863_p2 = (p_Val2_66_reg_1021 ^ 64'd18446744073709551615);

assign val_assign_7_cast1_fu_4350_p2 = (tmp_119_fu_4311_p2 ^ 30'd1073725440);

assign val_assign_7_cast2_fu_4356_p2 = (tmp_120_fu_4317_p2 ^ 14'd16320);

assign val_assign_7_cast3_fu_4362_p2 = (tmp_121_fu_4323_p2 ^ 6'd60);

assign val_assign_7_cast_fu_4344_p2 = (tmp_117_fu_4297_p2 ^ 62'd4611686017353646080);

always @ (posedge ap_clk) begin
    addr_HTA_V_reg_5319[15] <= 1'b0;
    phitmp2_reg_5335[10] <= 1'b0;
    addr_HTA_V_1_reg_5449[15] <= 1'b0;
    i_assign_3_reg_5532[31:5] <= 27'b000000000000000000000000000;
    i_assign_4_reg_5549[31:11] <= 21'b000000000000000000000;
    rhs_V_7_cast_reg_5557[11] <= 1'b0;
    i_assign_1_reg_5673[31:10] <= 22'b0000000000000000000000;
    tmp_8_reg_5731[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    p_0167_0_i1_cast_reg_5757[6:4] <= 3'b000;
    p_0252_0_i1_cast_reg_5765[6:5] <= 2'b00;
    p_0248_0_i1_cast_reg_5773[6] <= 1'b0;
    p_061_0_i_cast_reg_5842[5:4] <= 2'b00;
    tree_offset_V_cast_reg_5909[15:13] <= 3'b000;
    p_0167_0_i_cast_reg_5917[6:4] <= 3'b000;
    lhs_V_8_cast_reg_5946[5] <= 1'b0;
    i_assign_5_reg_5976[31:6] <= 26'b00000000000000000000000000;
    i_assign_6_reg_5996[31:8] <= 24'b000000000000000000000000;
    rhs_V_13_cast_reg_6009[8] <= 1'b0;
    i_assign_reg_6144[31:11] <= 21'b000000000000000000000;
    p_0248_0_i1_reg_1454[4] <= 1'b0;
end

endmodule //Ext_KWTA64k
