Return-Path: <linux-kernel+bounces-237414-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org [IPv6:2604:1380:40f1:3f00::1])
	by mail.lfdr.de (Postfix) with ESMTPS id CB95A91F0BE
	for <lists+linux-kernel@lfdr.de>; Tue,  2 Jul 2024 10:04:16 +0200 (CEST)
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sy.mirrors.kernel.org (Postfix) with ESMTPS id 0619EB2207F
	for <lists+linux-kernel@lfdr.de>; Tue,  2 Jul 2024 08:04:14 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 7ED1314D6FE;
	Tue,  2 Jul 2024 08:04:00 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="dv5ofdfM"
Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.15])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id C8251148311
	for <linux-kernel@vger.kernel.org>; Tue,  2 Jul 2024 08:03:57 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.15
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1719907439; cv=none; b=HIArLB4r+v79bw7D1mfEX4zPz0vZd7oszE19+ezIl6c8t5Aq1Sf3sykdtiLehnfGzCqDRccPmz2KazL+G6mb3cAJzPppJkbvz5NCi6f1nE8wlRaDB08NeXeFOXUV96ExjlL6LfIiQIYiChmz5DIPmgysPFdaE9tTS/hezF6UWuo=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1719907439; c=relaxed/simple;
	bh=BLATCcZunJMuWQskmbq05AkOa771ckVFro+aPNDMnzk=;
	h=Message-ID:Date:MIME-Version:Cc:Subject:To:References:From:
	 In-Reply-To:Content-Type; b=Gr/eygL9e4KMkrQa4v57GUeRa/MaC3gszfmmzYYK9758UDFDj81K7oCLtv/j9dzLfqUPyQBSZ4CZmzWtRZjCsWEp+d3Neyt12ybssrqRkfvbdbpS4kqxBiWoI5/LQAhLehQcI8Ey+9R/lfVvAdDL7Rx8+XnU4dasmiIfgDOalR0=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=dv5ofdfM; arc=none smtp.client-ip=192.198.163.15
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com
Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
  t=1719907438; x=1751443438;
  h=message-id:date:mime-version:cc:subject:to:references:
   from:in-reply-to:content-transfer-encoding;
  bh=BLATCcZunJMuWQskmbq05AkOa771ckVFro+aPNDMnzk=;
  b=dv5ofdfM3nNv1+oUj4z5BKmGPhZ3oTZPPG7wVjUVSZtPV7ayYV6unRjR
   ahwkgzzED17ubiyYZmfCKwe3wCDvTVnSNgeW6R3Bsz1/58mnpamGt2s48
   LLnofHHuJcTCjVN06Il+7mg2dOvFN3LWd2vuGQ+DSOzYm7KEYw0iYhUcL
   c9/rHZ9+e2xltwPiBkqDKOwyVlTn73L/+Kff5U6YM233CLWhvwlzaYeY0
   F1PwtDm2jIqt/vw5DXgkUI2FtpYepYKAtKk/QiweD08DvPRwSKkswy+Et
   6GTxBBD9DpH9NQlRk7PLZKb0d5VuagNWrMI7PoZtJ70ZTcuPypozIwwgc
   w==;
X-CSE-ConnectionGUID: LBSms5I3QFimzKjcAJXDtQ==
X-CSE-MsgGUID: B/eLv0R+RVSbbT2tpJl43Q==
X-IronPort-AV: E=McAfee;i="6700,10204,11120"; a="17198556"
X-IronPort-AV: E=Sophos;i="6.09,178,1716274800"; 
   d="scan'208";a="17198556"
Received: from fmviesa010.fm.intel.com ([10.60.135.150])
  by fmvoesa109.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 02 Jul 2024 01:03:33 -0700
X-CSE-ConnectionGUID: wI+JXXO9R9isoazwCCiJGQ==
X-CSE-MsgGUID: rvX362nuSZKr4OFyfkRl6Q==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.09,178,1716274800"; 
   d="scan'208";a="45888762"
Received: from blu2-mobl.ccr.corp.intel.com (HELO [10.124.237.100]) ([10.124.237.100])
  by fmviesa010-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 02 Jul 2024 01:03:30 -0700
Message-ID: <ccdd9e99-2734-4826-828c-4816dba883a0@linux.intel.com>
Date: Tue, 2 Jul 2024 16:03:28 +0800
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Cc: baolu.lu@linux.intel.com, "iommu@lists.linux.dev"
 <iommu@lists.linux.dev>,
 "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH v3 1/2] iommu/vt-d: Add helper to flush caches for context
 change
To: "Tian, Kevin" <kevin.tian@intel.com>, "Liu, Yi L" <yi.l.liu@intel.com>,
 Joerg Roedel <joro@8bytes.org>, Will Deacon <will@kernel.org>,
 Robin Murphy <robin.murphy@arm.com>, Jason Gunthorpe <jgg@ziepe.ca>
References: <20240701112317.94022-1-baolu.lu@linux.intel.com>
 <20240701112317.94022-2-baolu.lu@linux.intel.com>
 <BN9PR11MB5276502F9B5AB45EE9BF28628CDC2@BN9PR11MB5276.namprd11.prod.outlook.com>
 <14a7db3a-663a-4e3f-b29c-a733e98efc32@linux.intel.com>
 <5a8802e3-feda-49bf-b11b-2ba6c236305e@linux.intel.com>
 <1c9204d9-d9da-4785-b375-368b5ba9ec78@linux.intel.com>
 <d74b2f95-2105-4e25-8c86-b5d5204798f6@intel.com>
 <BN9PR11MB52763B19F02E0481FB3B7EFD8CDC2@BN9PR11MB5276.namprd11.prod.outlook.com>
Content-Language: en-US
From: Baolu Lu <baolu.lu@linux.intel.com>
In-Reply-To: <BN9PR11MB52763B19F02E0481FB3B7EFD8CDC2@BN9PR11MB5276.namprd11.prod.outlook.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit

On 2024/7/2 14:39, Tian, Kevin wrote:
>> From: Liu, Yi L <yi.l.liu@intel.com>
>> Sent: Tuesday, July 2, 2024 2:25 PM
>>
>> On 2024/7/2 12:51, Baolu Lu wrote:
>>> On 2024/7/2 10:43, Baolu Lu wrote:
>>>> On 7/2/24 9:47 AM, Baolu Lu wrote:
>>>>> On 7/2/24 9:11 AM, Tian, Kevin wrote:
>>>>>>> From: Lu Baolu<baolu.lu@linux.intel.com>
>>>>>>> Sent: Monday, July 1, 2024 7:23 PM
>>>>>>> +
>>>>>>> +Â Â Â  /*
>>>>>>> +Â Â Â Â  * For scalable mode:
>>>>>>> +Â Â Â Â  * - Domain-selective PASID-cache invalidation to affected domains
>>>>>>> +Â Â Â Â  * - Domain-selective IOTLB invalidation to affected domains
>>>>>>> +Â Â Â Â  * - Global Device-TLB invalidation to affected functions
>>>>>>> +Â Â Â Â  */
>>>>>>> +Â Â Â  if (flush_domains) {
>>>>>>> +Â Â Â Â Â Â Â  /*
>>>>>>> +Â Â Â Â Â Â Â Â  * If the IOMMU is running in scalable mode and there might
>>>>>>> +Â Â Â Â Â Â Â Â  * be potential PASID translations, the caller should hold
>>>>>>> +Â Â Â Â Â Â Â Â  * the lock to ensure that context changes and cache flushes
>>>>>>> +Â Â Â Â Â Â Â Â  * are atomic.
>>>>>>> +Â Â Â Â Â Â Â Â  */
>>>>>>> +Â Â Â Â Â Â Â  assert_spin_locked(&iommu->lock);
>>>>>>> +Â Â Â Â Â Â Â  for (i = 0; i < info->pasid_table->max_pasid; i++) {
>>>>>>> +Â Â Â Â Â Â Â Â Â Â Â  pte = intel_pasid_get_entry(info->dev, i);
>>>>>>> +Â Â Â Â Â Â Â Â Â Â Â  if (!pte || !pasid_pte_is_present(pte))
>>>>>>> +Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  continue;
>>>>>>> +
>>>>>>> +Â Â Â Â Â Â Â Â Â Â Â  did = pasid_get_domain_id(pte);
>>>>>>> +Â Â Â Â Â Â Â Â Â Â Â  qi_flush_pasid_cache(iommu, did,
>>>>>>> QI_PC_ALL_PASIDS, 0);
>>>>>>> +Â Â Â Â Â Â Â Â Â Â Â  iommu->flush.flush_iotlb(iommu, did, 0, 0,
>>>>>>> DMA_TLB_DSI_FLUSH);
>>>>>>> +Â Â Â Â Â Â Â  }
>>>>>>> +Â Â Â  }
>>>>>>> +
>>>>>>> +Â Â Â  __context_flush_dev_iotlb(info);
>>>>>>> +}
>>>>>> this only invalidates devtlb w/o PASID. We miss a pasid devtlb
>>>>>> invalidation
>>>>>> with global bit set.
>>>>>
>>>>> I am not sure about this. The spec says "Global Device-TLB invalidation
>>>>> to affected functions", I am not sure whether this implies any PASID-
>>>>> based-Device-TLB invalidation.
>>>>
>>>> I just revisited the spec, Device-TLB invalidation only covers caches
>>>> for requests-without-PASID. If pasid translation is affected while
>>>> updating the context entry, we should also take care of the caches for
>>>> requests-with-pasid.
>>>>
>>
>> hmmm. "Table 25. Guidance to Software for Invalidations" only mentions
>> global devTLB invalidation. 10.3.8 PASID and Global Invalidate of PCIe 6.2
>> spec has below definition.
>>
>> For Invalidation Requests that do not have a PASID, the ATC shall:
>> â€¢ Invalidate ATC entries within the indicate memory range that were
>> requested without a PASID value.
>> â€¢ Invalidate ATC entries at all addresses that were requested with any
>> PASID value.
>>
>> AFAIK. A devTLB invalidate descriptor submitted to VT-d should be converted
>> to be a PCIe ATC invalidation request without PASID prefix. So it may be
>> subjected to the above definition. If so, no need to have a PASID-based
>> devTLB invalidation descriptor.
>>
> 
> You are correct. The wording in VT-d spec is a bit confusing on saying
> that devtlb invalidation descriptor is only for request w/o PASID. ðŸ˜‰

Okay, so I will remove the line of pasid-based-dev-iotlb invalidation.

Thank you Yi, for the clarification.

Best regards,
baolu

