Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Oct 29 14:33:25 2019
| Host         : uhrmann.inf.ed.ac.uk running 64-bit Scientific Linux release 7.6 (Nitrogen)
| Command      : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   29        [get_cells {u_cpu/u_control_unit/px_*_reg[*]}]
                                              [get_cells u_dvi_display/u_frame_buffer/*]
                                                                              Slow             20.000       9.712     10.288
2   31        [get_cells u_dvi_display/u_frame_buffer/fb_memory_reg*]
                                              [get_cells {u_cpu/u_control_unit/px_read_data_r_reg[*]}]
                                                                              Slow              8.000       5.574      2.426


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells {u_cpu/u_control_unit/px_*_reg[*]}] -to [get_cells u_dvi_display/u_frame_buffer/*] 20.000
Requirement: 20.000ns
Endpoints: 865

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
cpu_clk               pixel_clk             u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/ADDRARDADDR[14]
                                                                            u_dvi_display/u_frame_buffer/fb_memory_reg_1_14/DIADI[0]
                                                                                                            Slow         9.712     10.288


Slack (MET) :             10.288ns  (requirement - actual skew)
  Endpoint Source:        u_cpu/u_control_unit/px_address_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Endpoint Destination:   u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Reference Source:       u_cpu/u_control_unit/px_write_data_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Reference Destination:  u_dvi_display/u_frame_buffer/fb_memory_reg_1_14/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    6.935ns
  Reference Relative Delay:  -2.839ns
  Relative CRPR:              0.480ns
  Uncertainty:                0.419ns
  Actual Bus Skew:            9.712ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.864    -0.852    u_cpu/u_control_unit/clk
    SLICE_X108Y99        FDCE                                         r  u_cpu/u_control_unit/px_address_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDCE (Prop_fdce_C_Q)         0.518    -0.334 r  u_cpu/u_control_unit/px_address_r_reg[14]/Q
                         net (fo=4, routed)           1.378     1.043    u_dvi_display/u_frame_buffer/px_row_address[6]
    SLICE_X107Y93        LUT4 (Prop_lut4_I3_O)        0.124     1.167 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_3/O
                         net (fo=22, routed)          6.725     7.893    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_3_n_0
    RAMB36_X2Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612     1.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.813 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.088    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.521     1.524    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/CLKARDCLK
                         clock pessimism              0.000     1.524    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     0.958    u_dvi_display/u_frame_buffer/fb_memory_reg_0_18
  -------------------------------------------------------------------
                         data arrival                           7.893    
                         clock arrival                          0.958    
  -------------------------------------------------------------------
                         relative delay                         6.935    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.858    -1.311    u_cpu/u_control_unit/clk
    SLICE_X107Y100       FDCE                                         r  u_cpu/u_control_unit/px_write_data_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDCE (Prop_fdce_C_Q)         0.367    -0.944 r  u_cpu/u_control_unit/px_write_data_r_reg[14]/Q
                         net (fo=3, routed)           0.535    -0.408    u_dvi_display/u_frame_buffer/px_write_data[14]
    RAMB36_X5Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_14/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.022     2.025    u_dvi_display/u_frame_buffer/clk
    RAMB36_X5Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_14/CLKARDCLK
                         clock pessimism              0.000     2.025    
    RAMB36_X5Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.405     2.430    u_dvi_display/u_frame_buffer/fb_memory_reg_1_14
  -------------------------------------------------------------------
                         data arrival                          -0.408    
                         clock arrival                          2.430    
  -------------------------------------------------------------------
                         relative delay                        -2.839    



Id: 2
set_bus_skew -from [get_cells u_dvi_display/u_frame_buffer/fb_memory_reg*] -to [get_cells {u_cpu/u_control_unit/px_read_data_r_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pixel_clk             cpu_clk               u_cpu/u_control_unit/px_read_data_r_reg[3]/D
                                                                            u_cpu/u_control_unit/px_read_data_r_reg[14]/D
                                                                                                            Slow         5.574      2.426


Slack (MET) :             2.426ns  (requirement - actual skew)
  Endpoint Source:        u_dvi_display/u_frame_buffer/fb_memory_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Endpoint Destination:   u_cpu/u_control_unit/px_read_data_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Reference Source:       u_dvi_display/u_frame_buffer/fb_memory_reg_0_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Reference Destination:  u_cpu/u_control_unit/px_read_data_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    10.053ns
  Reference Relative Delay:   4.473ns
  Relative CRPR:              0.480ns
  Uncertainty:                0.474ns
  Actual Bus Skew:            5.574ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.010     2.013    u_dvi_display/u_frame_buffer/clk
    RAMB36_X4Y26         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     4.885 r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.951    u_dvi_display/u_frame_buffer/fb_memory_reg_0_3_n_0
    RAMB36_X4Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     5.376 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_3/DOADO[0]
                         net (fo=2, routed)           3.145     8.521    u_cpu/u_control_unit/px_read_data[3]
    SLICE_X108Y97        LUT3 (Prop_lut3_I0_O)        0.124     8.645 r  u_cpu/u_control_unit/px_read_data_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.645    u_cpu/u_control_unit/px_read_data_nxt[3]
    SLICE_X108Y97        FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        1.684    -1.485    u_cpu/u_control_unit/clk
    SLICE_X108Y97        FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[3]/C
                         clock pessimism              0.000    -1.485    
    SLICE_X108Y97        FDCE (Setup_fdce_C_D)        0.077    -1.408    u_cpu/u_control_unit/px_read_data_r_reg[3]
  -------------------------------------------------------------------
                         data arrival                           8.645    
                         clock arrival                         -1.408    
  -------------------------------------------------------------------
                         relative delay                        10.053    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612     1.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.813 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.088    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.655     1.658    u_dvi_display/u_frame_buffer/clk
    RAMB36_X5Y19         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.352     3.010 r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_14/CASCADEOUTA
                         net (fo=1, routed)           0.065     3.075    u_dvi_display/u_frame_buffer/fb_memory_reg_0_14_n_0
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.021     3.096 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_14/DOADO[0]
                         net (fo=2, routed)           0.947     4.044    u_cpu/u_control_unit/px_read_data[14]
    SLICE_X108Y100       LUT6 (Prop_lut6_I0_O)        0.100     4.144 r  u_cpu/u_control_unit/px_read_data_r[14]_i_1/O
                         net (fo=1, routed)           0.000     4.144    u_cpu/u_control_unit/px_read_data_nxt[14]
    SLICE_X108Y100       FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2797, routed)        2.056    -0.660    u_cpu/u_control_unit/clk
    SLICE_X108Y100       FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[14]/C
                         clock pessimism              0.000    -0.660    
    SLICE_X108Y100       FDCE (Hold_fdce_C_D)         0.331    -0.329    u_cpu/u_control_unit/px_read_data_r_reg[14]
  -------------------------------------------------------------------
                         data arrival                           4.144    
                         clock arrival                         -0.329    
  -------------------------------------------------------------------
                         relative delay                         4.473    



