Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Dec  1 21:26:05 2023
| Host         : x570 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (42)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (42)
-------------------------------
 There are 42 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.660        0.000                      0                   87        0.061        0.000                      0                   87        3.000        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         34.660        0.000                      0                   87        0.225        0.000                      0                   87       19.363        0.000                       0                    44  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       34.676        0.000                      0                   87        0.225        0.000                      0                   87       19.363        0.000                       0                    44  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         34.660        0.000                      0                   87        0.061        0.000                      0                   87  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       34.660        0.000                      0                   87        0.061        0.000                      0                   87  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.660ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/red_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.202ns (25.546%)  route 3.503ns (74.454%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.280 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 f  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.839     1.632    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.332     1.964 f  vga/red_i_4/O
                         net (fo=1, routed)           0.420     2.384    vga/red_i_4_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.508 r  vga/red_i_2/O
                         net (fo=8, routed)           1.372     3.880    vga/red0
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    38.280    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_3/C
                         clock pessimism              0.485    38.765    
                         clock uncertainty           -0.164    38.601    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.061    38.540    vga/red_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.540    
                         arrival time                          -3.880    
  -------------------------------------------------------------------
                         slack                                 34.660    

Slack (MET) :             34.787ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/red_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.202ns (26.366%)  route 3.357ns (73.634%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.280 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 f  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.839     1.632    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.332     1.964 f  vga/red_i_4/O
                         net (fo=1, routed)           0.420     2.384    vga/red_i_4_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.508 r  vga/red_i_2/O
                         net (fo=8, routed)           1.226     3.733    vga/red0
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    38.280    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_2/C
                         clock pessimism              0.485    38.765    
                         clock uncertainty           -0.164    38.601    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.081    38.520    vga/red_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.520    
                         arrival time                          -3.733    
  -------------------------------------------------------------------
                         slack                                 34.787    

Slack (MET) :             34.915ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/red_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.202ns (27.042%)  route 3.243ns (72.958%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.280 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 f  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.839     1.632    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.332     1.964 f  vga/red_i_4/O
                         net (fo=1, routed)           0.420     2.384    vga/red_i_4_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.508 r  vga/red_i_2/O
                         net (fo=8, routed)           1.112     3.619    vga/red0
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    38.280    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica/C
                         clock pessimism              0.485    38.765    
                         clock uncertainty           -0.164    38.601    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.067    38.534    vga/red_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                 34.915    

Slack (MET) :             35.251ns  (required time - arrival time)
  Source:                 vga/count_v_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.197ns (27.586%)  route 3.142ns (72.414%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_v_reg[3]/Q
                         net (fo=6, routed)           0.805     0.398    vga/count_v_reg_n_0_[3]
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.322     0.720 r  vga/blank_v_i_2/O
                         net (fo=3, routed)           1.280     2.000    vga/blank_v_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.332     2.332 f  vga/count_v[8]_i_5/O
                         net (fo=9, routed)           1.058     3.390    vga/count_v[8]
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.124     3.514 r  vga/count_v[1]_i_1/O
                         net (fo=1, routed)           0.000     3.514    vga/count_v[1]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/C
                         clock pessimism              0.603    38.900    
                         clock uncertainty           -0.164    38.736    
    SLICE_X3Y48          FDSE (Setup_fdse_C_D)        0.029    38.765    vga/count_v_reg[1]
  -------------------------------------------------------------------
                         required time                         38.765    
                         arrival time                          -3.514    
  -------------------------------------------------------------------
                         slack                                 35.251    

Slack (MET) :             35.251ns  (required time - arrival time)
  Source:                 vga/count_v_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.197ns (27.573%)  route 3.144ns (72.427%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_v_reg[3]/Q
                         net (fo=6, routed)           0.805     0.398    vga/count_v_reg_n_0_[3]
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.322     0.720 r  vga/blank_v_i_2/O
                         net (fo=3, routed)           1.280     2.000    vga/blank_v_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.332     2.332 f  vga/count_v[8]_i_5/O
                         net (fo=9, routed)           1.060     3.392    vga/count_v[8]
    SLICE_X3Y48          LUT4 (Prop_lut4_I3_O)        0.124     3.516 r  vga/count_v[2]_i_1/O
                         net (fo=1, routed)           0.000     3.516    vga/count_v[2]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[2]/C
                         clock pessimism              0.603    38.900    
                         clock uncertainty           -0.164    38.736    
    SLICE_X3Y48          FDSE (Setup_fdse_C_D)        0.031    38.767    vga/count_v_reg[2]
  -------------------------------------------------------------------
                         required time                         38.767    
                         arrival time                          -3.516    
  -------------------------------------------------------------------
                         slack                                 35.251    

Slack (MET) :             35.257ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/red_reg_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.202ns (29.232%)  route 2.910ns (70.768%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.280 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 f  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.839     1.632    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.332     1.964 f  vga/red_i_4/O
                         net (fo=1, routed)           0.420     2.384    vga/red_i_4_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.508 r  vga/red_i_2/O
                         net (fo=8, routed)           0.779     3.286    vga/red0
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    38.280    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_4/C
                         clock pessimism              0.485    38.765    
                         clock uncertainty           -0.164    38.601    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.058    38.543    vga/red_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 35.257    

Slack (MET) :             35.267ns  (required time - arrival time)
  Source:                 vga/count_v_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.225ns (28.038%)  route 3.144ns (71.962%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_v_reg[3]/Q
                         net (fo=6, routed)           0.805     0.398    vga/count_v_reg_n_0_[3]
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.322     0.720 r  vga/blank_v_i_2/O
                         net (fo=3, routed)           1.280     2.000    vga/blank_v_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.332     2.332 f  vga/count_v[8]_i_5/O
                         net (fo=9, routed)           1.060     3.392    vga/count_v[8]
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     3.544 r  vga/count_v[3]_i_1/O
                         net (fo=1, routed)           0.000     3.544    vga/count_v[3]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
                         clock pessimism              0.603    38.900    
                         clock uncertainty           -0.164    38.736    
    SLICE_X3Y48          FDSE (Setup_fdse_C_D)        0.075    38.811    vga/count_v_reg[3]
  -------------------------------------------------------------------
                         required time                         38.811    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                 35.267    

Slack (MET) :             35.269ns  (required time - arrival time)
  Source:                 vga/count_v_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.225ns (28.050%)  route 3.142ns (71.950%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_v_reg[3]/Q
                         net (fo=6, routed)           0.805     0.398    vga/count_v_reg_n_0_[3]
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.322     0.720 r  vga/blank_v_i_2/O
                         net (fo=3, routed)           1.280     2.000    vga/blank_v_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.332     2.332 f  vga/count_v[8]_i_5/O
                         net (fo=9, routed)           1.058     3.390    vga/count_v[8]
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.152     3.542 r  vga/count_v[5]_i_1/O
                         net (fo=1, routed)           0.000     3.542    vga/count_v[5]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[5]/C
                         clock pessimism              0.603    38.900    
                         clock uncertainty           -0.164    38.736    
    SLICE_X3Y48          FDSE (Setup_fdse_C_D)        0.075    38.811    vga/count_v_reg[5]
  -------------------------------------------------------------------
                         required time                         38.811    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                 35.269    

Slack (MET) :             35.334ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_h_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.202ns (29.005%)  route 2.942ns (70.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 r  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.847     1.639    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT4 (Prop_lut4_I2_O)        0.332     1.971 r  vga/count_h[9]_i_2/O
                         net (fo=1, routed)           0.893     2.864    vga/count_h[9]_i_2_n_0
    SLICE_X0Y47          LUT4 (Prop_lut4_I0_O)        0.124     2.988 r  vga/count_h[9]_i_1/O
                         net (fo=1, routed)           0.330     3.319    vga/count_h[9]_i_1_n_0
    SLICE_X0Y47          FDSE                                         r  vga/count_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X0Y47          FDSE                                         r  vga/count_h_reg[9]/C
                         clock pessimism              0.581    38.878    
                         clock uncertainty           -0.164    38.714    
    SLICE_X0Y47          FDSE (Setup_fdse_C_D)       -0.061    38.653    vga/count_h_reg[9]
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                          -3.319    
  -------------------------------------------------------------------
                         slack                                 35.334    

Slack (MET) :             35.391ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/vs_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.966ns (23.616%)  route 3.124ns (76.384%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I1_O)        0.299     0.764 r  vga/count_v[8]_i_3/O
                         net (fo=2, routed)           0.734     1.498    vga/count_v[8]_i_3_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.124     1.622 r  vga/count_v[8]_i_1/O
                         net (fo=21, routed)          0.858     2.480    vga/blank_h3_out
    SLICE_X0Y47          LUT5 (Prop_lut5_I2_O)        0.124     2.604 r  vga/vs_out_i_1/O
                         net (fo=1, routed)           0.661     3.265    vga/vs_out_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  vga/vs_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X0Y47          FDRE                                         r  vga/vs_out_reg/C
                         clock pessimism              0.581    38.878    
                         clock uncertainty           -0.164    38.714    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.058    38.656    vga/vs_out_reg
  -------------------------------------------------------------------
                         required time                         38.656    
                         arrival time                          -3.265    
  -------------------------------------------------------------------
                         slack                                 35.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rst_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.411%)  route 0.137ns (39.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  rst_counter_reg[5]/Q
                         net (fo=3, routed)           0.137    -0.254    rst_counter_reg[5]
    SLICE_X2Y51          LUT6 (Prop_lut6_I5_O)        0.045    -0.209 r  rst_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    rst_counter0[5]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[4]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121    -0.434    rst_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rst_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.890%)  route 0.182ns (49.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[9]/Q
                         net (fo=7, routed)           0.182    -0.232    rst_counter_reg[9]
    SLICE_X2Y51          LUT4 (Prop_lut4_I2_O)        0.048    -0.184 r  rst_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    rst_counter0[3]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[6]/C
                         clock pessimism              0.250    -0.542    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.131    -0.411    rst_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga/count_v_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.598    -0.549    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.141    -0.408 r  vga/count_v_reg[2]/Q
                         net (fo=7, routed)           0.174    -0.234    vga/count_v_reg_n_0_[2]
    SLICE_X2Y48          LUT6 (Prop_lut6_I1_O)        0.045    -0.189 r  vga/count_v[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    vga/count_v[4]_i_1_n_0
    SLICE_X2Y48          FDSE                                         r  vga/count_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.869    -0.786    vga/CLK
    SLICE_X2Y48          FDSE                                         r  vga/count_v_reg[4]/C
                         clock pessimism              0.250    -0.536    
    SLICE_X2Y48          FDSE (Hold_fdse_C_D)         0.120    -0.416    vga/count_v_reg[4]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rst_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.348%)  route 0.186ns (49.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[9]/Q
                         net (fo=7, routed)           0.186    -0.228    rst_counter_reg[9]
    SLICE_X2Y51          LUT2 (Prop_lut2_I1_O)        0.048    -0.180 r  rst_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    rst_counter0[1]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[8]/C
                         clock pessimism              0.250    -0.542    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.131    -0.411    rst_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 rst_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.490%)  route 0.182ns (49.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[9]/Q
                         net (fo=7, routed)           0.182    -0.232    rst_counter_reg[9]
    SLICE_X2Y51          LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  rst_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    rst_counter0[4]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[5]/C
                         clock pessimism              0.250    -0.542    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.120    -0.422    rst_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rst_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.948%)  route 0.186ns (50.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[9]/Q
                         net (fo=7, routed)           0.186    -0.228    rst_counter_reg[9]
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.045    -0.183 r  rst_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    rst_counter0[2]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[7]/C
                         clock pessimism              0.250    -0.542    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121    -0.421    rst_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga/count_h_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_h_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.904%)  route 0.202ns (52.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.598    -0.549    vga/CLK
    SLICE_X0Y47          FDSE                                         r  vga/count_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDSE (Prop_fdse_C_Q)         0.141    -0.408 r  vga/count_h_reg[7]/Q
                         net (fo=10, routed)          0.202    -0.206    vga/count_h[7]
    SLICE_X2Y47          LUT6 (Prop_lut6_I4_O)        0.045    -0.161 r  vga/count_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    vga/count_h[8]_i_1_n_0
    SLICE_X2Y47          FDSE                                         r  vga/count_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.869    -0.786    vga/CLK
    SLICE_X2Y47          FDSE                                         r  vga/count_h_reg[8]/C
                         clock pessimism              0.253    -0.533    
    SLICE_X2Y47          FDSE (Hold_fdse_C_D)         0.121    -0.412    vga/count_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 rst_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.226ns (58.878%)  route 0.158ns (41.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128    -0.427 r  rst_counter_reg[3]/Q
                         net (fo=6, routed)           0.158    -0.269    rst_counter_reg[3]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.098    -0.171 r  rst_i_1/O
                         net (fo=1, routed)           0.000    -0.171    rst_i_1_n_0
    SLICE_X4Y51          FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.861    -0.794    clk_25_125
    SLICE_X4Y51          FDRE                                         r  rst_reg/C
                         clock pessimism              0.274    -0.520    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.091    -0.429    rst_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rst_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.246    rst_counter_reg[0]
    SLICE_X3Y51          LUT5 (Prop_lut5_I0_O)        0.045    -0.201 r  rst_counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    rst_counter0[9]
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[0]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.091    -0.464    rst_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga/count_v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.598    -0.549    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.141    -0.408 r  vga/count_v_reg[1]/Q
                         net (fo=8, routed)           0.168    -0.240    vga/count_v_reg_n_0_[1]
    SLICE_X3Y48          LUT3 (Prop_lut3_I0_O)        0.045    -0.195 r  vga/count_v[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    vga/count_v[1]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.869    -0.786    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/C
                         clock pessimism              0.237    -0.549    
    SLICE_X3Y48          FDSE (Hold_fdse_C_D)         0.091    -0.458    vga/count_v_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X3Y51      rst_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X3Y51      rst_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X3Y51      rst_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X3Y51      rst_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y51      rst_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y51      rst_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y51      rst_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y51      rst_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y51      rst_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y51      rst_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y51      rst_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y51      rst_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.676ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/red_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.202ns (25.546%)  route 3.503ns (74.454%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.280 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 f  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.839     1.632    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.332     1.964 f  vga/red_i_4/O
                         net (fo=1, routed)           0.420     2.384    vga/red_i_4_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.508 r  vga/red_i_2/O
                         net (fo=8, routed)           1.372     3.880    vga/red0
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    38.280    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_3/C
                         clock pessimism              0.485    38.765    
                         clock uncertainty           -0.148    38.617    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.061    38.556    vga/red_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.556    
                         arrival time                          -3.880    
  -------------------------------------------------------------------
                         slack                                 34.676    

Slack (MET) :             34.803ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/red_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.202ns (26.366%)  route 3.357ns (73.634%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.280 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 f  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.839     1.632    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.332     1.964 f  vga/red_i_4/O
                         net (fo=1, routed)           0.420     2.384    vga/red_i_4_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.508 r  vga/red_i_2/O
                         net (fo=8, routed)           1.226     3.733    vga/red0
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    38.280    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_2/C
                         clock pessimism              0.485    38.765    
                         clock uncertainty           -0.148    38.617    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.081    38.536    vga/red_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                          -3.733    
  -------------------------------------------------------------------
                         slack                                 34.803    

Slack (MET) :             34.931ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/red_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.202ns (27.042%)  route 3.243ns (72.958%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.280 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 f  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.839     1.632    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.332     1.964 f  vga/red_i_4/O
                         net (fo=1, routed)           0.420     2.384    vga/red_i_4_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.508 r  vga/red_i_2/O
                         net (fo=8, routed)           1.112     3.619    vga/red0
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    38.280    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica/C
                         clock pessimism              0.485    38.765    
                         clock uncertainty           -0.148    38.617    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.067    38.550    vga/red_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                 34.931    

Slack (MET) :             35.267ns  (required time - arrival time)
  Source:                 vga/count_v_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.197ns (27.586%)  route 3.142ns (72.414%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_v_reg[3]/Q
                         net (fo=6, routed)           0.805     0.398    vga/count_v_reg_n_0_[3]
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.322     0.720 r  vga/blank_v_i_2/O
                         net (fo=3, routed)           1.280     2.000    vga/blank_v_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.332     2.332 f  vga/count_v[8]_i_5/O
                         net (fo=9, routed)           1.058     3.390    vga/count_v[8]
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.124     3.514 r  vga/count_v[1]_i_1/O
                         net (fo=1, routed)           0.000     3.514    vga/count_v[1]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/C
                         clock pessimism              0.603    38.900    
                         clock uncertainty           -0.148    38.752    
    SLICE_X3Y48          FDSE (Setup_fdse_C_D)        0.029    38.781    vga/count_v_reg[1]
  -------------------------------------------------------------------
                         required time                         38.781    
                         arrival time                          -3.514    
  -------------------------------------------------------------------
                         slack                                 35.267    

Slack (MET) :             35.267ns  (required time - arrival time)
  Source:                 vga/count_v_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.197ns (27.573%)  route 3.144ns (72.427%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_v_reg[3]/Q
                         net (fo=6, routed)           0.805     0.398    vga/count_v_reg_n_0_[3]
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.322     0.720 r  vga/blank_v_i_2/O
                         net (fo=3, routed)           1.280     2.000    vga/blank_v_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.332     2.332 f  vga/count_v[8]_i_5/O
                         net (fo=9, routed)           1.060     3.392    vga/count_v[8]
    SLICE_X3Y48          LUT4 (Prop_lut4_I3_O)        0.124     3.516 r  vga/count_v[2]_i_1/O
                         net (fo=1, routed)           0.000     3.516    vga/count_v[2]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[2]/C
                         clock pessimism              0.603    38.900    
                         clock uncertainty           -0.148    38.752    
    SLICE_X3Y48          FDSE (Setup_fdse_C_D)        0.031    38.783    vga/count_v_reg[2]
  -------------------------------------------------------------------
                         required time                         38.783    
                         arrival time                          -3.516    
  -------------------------------------------------------------------
                         slack                                 35.267    

Slack (MET) :             35.272ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/red_reg_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.202ns (29.232%)  route 2.910ns (70.768%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.280 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 f  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.839     1.632    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.332     1.964 f  vga/red_i_4/O
                         net (fo=1, routed)           0.420     2.384    vga/red_i_4_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.508 r  vga/red_i_2/O
                         net (fo=8, routed)           0.779     3.286    vga/red0
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    38.280    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_4/C
                         clock pessimism              0.485    38.765    
                         clock uncertainty           -0.148    38.617    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.058    38.559    vga/red_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 35.272    

Slack (MET) :             35.283ns  (required time - arrival time)
  Source:                 vga/count_v_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.225ns (28.038%)  route 3.144ns (71.962%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_v_reg[3]/Q
                         net (fo=6, routed)           0.805     0.398    vga/count_v_reg_n_0_[3]
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.322     0.720 r  vga/blank_v_i_2/O
                         net (fo=3, routed)           1.280     2.000    vga/blank_v_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.332     2.332 f  vga/count_v[8]_i_5/O
                         net (fo=9, routed)           1.060     3.392    vga/count_v[8]
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     3.544 r  vga/count_v[3]_i_1/O
                         net (fo=1, routed)           0.000     3.544    vga/count_v[3]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
                         clock pessimism              0.603    38.900    
                         clock uncertainty           -0.148    38.752    
    SLICE_X3Y48          FDSE (Setup_fdse_C_D)        0.075    38.827    vga/count_v_reg[3]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                 35.283    

Slack (MET) :             35.285ns  (required time - arrival time)
  Source:                 vga/count_v_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.225ns (28.050%)  route 3.142ns (71.950%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_v_reg[3]/Q
                         net (fo=6, routed)           0.805     0.398    vga/count_v_reg_n_0_[3]
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.322     0.720 r  vga/blank_v_i_2/O
                         net (fo=3, routed)           1.280     2.000    vga/blank_v_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.332     2.332 f  vga/count_v[8]_i_5/O
                         net (fo=9, routed)           1.058     3.390    vga/count_v[8]
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.152     3.542 r  vga/count_v[5]_i_1/O
                         net (fo=1, routed)           0.000     3.542    vga/count_v[5]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[5]/C
                         clock pessimism              0.603    38.900    
                         clock uncertainty           -0.148    38.752    
    SLICE_X3Y48          FDSE (Setup_fdse_C_D)        0.075    38.827    vga/count_v_reg[5]
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                 35.285    

Slack (MET) :             35.350ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_h_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.202ns (29.005%)  route 2.942ns (70.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 r  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.847     1.639    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT4 (Prop_lut4_I2_O)        0.332     1.971 r  vga/count_h[9]_i_2/O
                         net (fo=1, routed)           0.893     2.864    vga/count_h[9]_i_2_n_0
    SLICE_X0Y47          LUT4 (Prop_lut4_I0_O)        0.124     2.988 r  vga/count_h[9]_i_1/O
                         net (fo=1, routed)           0.330     3.319    vga/count_h[9]_i_1_n_0
    SLICE_X0Y47          FDSE                                         r  vga/count_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X0Y47          FDSE                                         r  vga/count_h_reg[9]/C
                         clock pessimism              0.581    38.878    
                         clock uncertainty           -0.148    38.730    
    SLICE_X0Y47          FDSE (Setup_fdse_C_D)       -0.061    38.669    vga/count_h_reg[9]
  -------------------------------------------------------------------
                         required time                         38.669    
                         arrival time                          -3.319    
  -------------------------------------------------------------------
                         slack                                 35.350    

Slack (MET) :             35.407ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/vs_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.966ns (23.616%)  route 3.124ns (76.384%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I1_O)        0.299     0.764 r  vga/count_v[8]_i_3/O
                         net (fo=2, routed)           0.734     1.498    vga/count_v[8]_i_3_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.124     1.622 r  vga/count_v[8]_i_1/O
                         net (fo=21, routed)          0.858     2.480    vga/blank_h3_out
    SLICE_X0Y47          LUT5 (Prop_lut5_I2_O)        0.124     2.604 r  vga/vs_out_i_1/O
                         net (fo=1, routed)           0.661     3.265    vga/vs_out_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  vga/vs_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X0Y47          FDRE                                         r  vga/vs_out_reg/C
                         clock pessimism              0.581    38.878    
                         clock uncertainty           -0.148    38.730    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.058    38.672    vga/vs_out_reg
  -------------------------------------------------------------------
                         required time                         38.672    
                         arrival time                          -3.265    
  -------------------------------------------------------------------
                         slack                                 35.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rst_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.411%)  route 0.137ns (39.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  rst_counter_reg[5]/Q
                         net (fo=3, routed)           0.137    -0.254    rst_counter_reg[5]
    SLICE_X2Y51          LUT6 (Prop_lut6_I5_O)        0.045    -0.209 r  rst_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    rst_counter0[5]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[4]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121    -0.434    rst_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rst_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.890%)  route 0.182ns (49.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[9]/Q
                         net (fo=7, routed)           0.182    -0.232    rst_counter_reg[9]
    SLICE_X2Y51          LUT4 (Prop_lut4_I2_O)        0.048    -0.184 r  rst_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    rst_counter0[3]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[6]/C
                         clock pessimism              0.250    -0.542    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.131    -0.411    rst_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga/count_v_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.598    -0.549    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.141    -0.408 r  vga/count_v_reg[2]/Q
                         net (fo=7, routed)           0.174    -0.234    vga/count_v_reg_n_0_[2]
    SLICE_X2Y48          LUT6 (Prop_lut6_I1_O)        0.045    -0.189 r  vga/count_v[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    vga/count_v[4]_i_1_n_0
    SLICE_X2Y48          FDSE                                         r  vga/count_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.869    -0.786    vga/CLK
    SLICE_X2Y48          FDSE                                         r  vga/count_v_reg[4]/C
                         clock pessimism              0.250    -0.536    
    SLICE_X2Y48          FDSE (Hold_fdse_C_D)         0.120    -0.416    vga/count_v_reg[4]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rst_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.348%)  route 0.186ns (49.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[9]/Q
                         net (fo=7, routed)           0.186    -0.228    rst_counter_reg[9]
    SLICE_X2Y51          LUT2 (Prop_lut2_I1_O)        0.048    -0.180 r  rst_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    rst_counter0[1]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[8]/C
                         clock pessimism              0.250    -0.542    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.131    -0.411    rst_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 rst_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.490%)  route 0.182ns (49.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[9]/Q
                         net (fo=7, routed)           0.182    -0.232    rst_counter_reg[9]
    SLICE_X2Y51          LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  rst_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    rst_counter0[4]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[5]/C
                         clock pessimism              0.250    -0.542    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.120    -0.422    rst_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rst_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.948%)  route 0.186ns (50.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[9]/Q
                         net (fo=7, routed)           0.186    -0.228    rst_counter_reg[9]
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.045    -0.183 r  rst_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    rst_counter0[2]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[7]/C
                         clock pessimism              0.250    -0.542    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121    -0.421    rst_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga/count_h_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_h_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.904%)  route 0.202ns (52.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.598    -0.549    vga/CLK
    SLICE_X0Y47          FDSE                                         r  vga/count_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDSE (Prop_fdse_C_Q)         0.141    -0.408 r  vga/count_h_reg[7]/Q
                         net (fo=10, routed)          0.202    -0.206    vga/count_h[7]
    SLICE_X2Y47          LUT6 (Prop_lut6_I4_O)        0.045    -0.161 r  vga/count_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    vga/count_h[8]_i_1_n_0
    SLICE_X2Y47          FDSE                                         r  vga/count_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.869    -0.786    vga/CLK
    SLICE_X2Y47          FDSE                                         r  vga/count_h_reg[8]/C
                         clock pessimism              0.253    -0.533    
    SLICE_X2Y47          FDSE (Hold_fdse_C_D)         0.121    -0.412    vga/count_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 rst_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.226ns (58.878%)  route 0.158ns (41.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128    -0.427 r  rst_counter_reg[3]/Q
                         net (fo=6, routed)           0.158    -0.269    rst_counter_reg[3]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.098    -0.171 r  rst_i_1/O
                         net (fo=1, routed)           0.000    -0.171    rst_i_1_n_0
    SLICE_X4Y51          FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.861    -0.794    clk_25_125
    SLICE_X4Y51          FDRE                                         r  rst_reg/C
                         clock pessimism              0.274    -0.520    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.091    -0.429    rst_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rst_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.246    rst_counter_reg[0]
    SLICE_X3Y51          LUT5 (Prop_lut5_I0_O)        0.045    -0.201 r  rst_counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    rst_counter0[9]
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[0]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.091    -0.464    rst_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga/count_v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.598    -0.549    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.141    -0.408 r  vga/count_v_reg[1]/Q
                         net (fo=8, routed)           0.168    -0.240    vga/count_v_reg_n_0_[1]
    SLICE_X3Y48          LUT3 (Prop_lut3_I0_O)        0.045    -0.195 r  vga/count_v[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    vga/count_v[1]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.869    -0.786    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/C
                         clock pessimism              0.237    -0.549    
    SLICE_X3Y48          FDSE (Hold_fdse_C_D)         0.091    -0.458    vga/count_v_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X3Y51      rst_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X3Y51      rst_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X3Y51      rst_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X3Y51      rst_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y51      rst_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y51      rst_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y51      rst_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X2Y51      rst_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y51      rst_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y51      rst_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X3Y51      rst_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y51      rst_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y51      rst_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.660ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/red_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.202ns (25.546%)  route 3.503ns (74.454%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.280 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 f  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.839     1.632    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.332     1.964 f  vga/red_i_4/O
                         net (fo=1, routed)           0.420     2.384    vga/red_i_4_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.508 r  vga/red_i_2/O
                         net (fo=8, routed)           1.372     3.880    vga/red0
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    38.280    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_3/C
                         clock pessimism              0.485    38.765    
                         clock uncertainty           -0.164    38.601    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.061    38.540    vga/red_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.540    
                         arrival time                          -3.880    
  -------------------------------------------------------------------
                         slack                                 34.660    

Slack (MET) :             34.787ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/red_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.202ns (26.366%)  route 3.357ns (73.634%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.280 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 f  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.839     1.632    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.332     1.964 f  vga/red_i_4/O
                         net (fo=1, routed)           0.420     2.384    vga/red_i_4_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.508 r  vga/red_i_2/O
                         net (fo=8, routed)           1.226     3.733    vga/red0
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    38.280    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_2/C
                         clock pessimism              0.485    38.765    
                         clock uncertainty           -0.164    38.601    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.081    38.520    vga/red_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.520    
                         arrival time                          -3.733    
  -------------------------------------------------------------------
                         slack                                 34.787    

Slack (MET) :             34.915ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/red_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.202ns (27.042%)  route 3.243ns (72.958%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.280 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 f  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.839     1.632    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.332     1.964 f  vga/red_i_4/O
                         net (fo=1, routed)           0.420     2.384    vga/red_i_4_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.508 r  vga/red_i_2/O
                         net (fo=8, routed)           1.112     3.619    vga/red0
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    38.280    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica/C
                         clock pessimism              0.485    38.765    
                         clock uncertainty           -0.164    38.601    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.067    38.534    vga/red_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                 34.915    

Slack (MET) :             35.251ns  (required time - arrival time)
  Source:                 vga/count_v_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.197ns (27.586%)  route 3.142ns (72.414%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_v_reg[3]/Q
                         net (fo=6, routed)           0.805     0.398    vga/count_v_reg_n_0_[3]
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.322     0.720 r  vga/blank_v_i_2/O
                         net (fo=3, routed)           1.280     2.000    vga/blank_v_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.332     2.332 f  vga/count_v[8]_i_5/O
                         net (fo=9, routed)           1.058     3.390    vga/count_v[8]
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.124     3.514 r  vga/count_v[1]_i_1/O
                         net (fo=1, routed)           0.000     3.514    vga/count_v[1]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/C
                         clock pessimism              0.603    38.900    
                         clock uncertainty           -0.164    38.736    
    SLICE_X3Y48          FDSE (Setup_fdse_C_D)        0.029    38.765    vga/count_v_reg[1]
  -------------------------------------------------------------------
                         required time                         38.765    
                         arrival time                          -3.514    
  -------------------------------------------------------------------
                         slack                                 35.251    

Slack (MET) :             35.251ns  (required time - arrival time)
  Source:                 vga/count_v_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.197ns (27.573%)  route 3.144ns (72.427%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_v_reg[3]/Q
                         net (fo=6, routed)           0.805     0.398    vga/count_v_reg_n_0_[3]
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.322     0.720 r  vga/blank_v_i_2/O
                         net (fo=3, routed)           1.280     2.000    vga/blank_v_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.332     2.332 f  vga/count_v[8]_i_5/O
                         net (fo=9, routed)           1.060     3.392    vga/count_v[8]
    SLICE_X3Y48          LUT4 (Prop_lut4_I3_O)        0.124     3.516 r  vga/count_v[2]_i_1/O
                         net (fo=1, routed)           0.000     3.516    vga/count_v[2]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[2]/C
                         clock pessimism              0.603    38.900    
                         clock uncertainty           -0.164    38.736    
    SLICE_X3Y48          FDSE (Setup_fdse_C_D)        0.031    38.767    vga/count_v_reg[2]
  -------------------------------------------------------------------
                         required time                         38.767    
                         arrival time                          -3.516    
  -------------------------------------------------------------------
                         slack                                 35.251    

Slack (MET) :             35.257ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/red_reg_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.202ns (29.232%)  route 2.910ns (70.768%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.280 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 f  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.839     1.632    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.332     1.964 f  vga/red_i_4/O
                         net (fo=1, routed)           0.420     2.384    vga/red_i_4_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.508 r  vga/red_i_2/O
                         net (fo=8, routed)           0.779     3.286    vga/red0
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    38.280    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_4/C
                         clock pessimism              0.485    38.765    
                         clock uncertainty           -0.164    38.601    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.058    38.543    vga/red_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 35.257    

Slack (MET) :             35.267ns  (required time - arrival time)
  Source:                 vga/count_v_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.225ns (28.038%)  route 3.144ns (71.962%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_v_reg[3]/Q
                         net (fo=6, routed)           0.805     0.398    vga/count_v_reg_n_0_[3]
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.322     0.720 r  vga/blank_v_i_2/O
                         net (fo=3, routed)           1.280     2.000    vga/blank_v_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.332     2.332 f  vga/count_v[8]_i_5/O
                         net (fo=9, routed)           1.060     3.392    vga/count_v[8]
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     3.544 r  vga/count_v[3]_i_1/O
                         net (fo=1, routed)           0.000     3.544    vga/count_v[3]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
                         clock pessimism              0.603    38.900    
                         clock uncertainty           -0.164    38.736    
    SLICE_X3Y48          FDSE (Setup_fdse_C_D)        0.075    38.811    vga/count_v_reg[3]
  -------------------------------------------------------------------
                         required time                         38.811    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                 35.267    

Slack (MET) :             35.269ns  (required time - arrival time)
  Source:                 vga/count_v_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.225ns (28.050%)  route 3.142ns (71.950%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_v_reg[3]/Q
                         net (fo=6, routed)           0.805     0.398    vga/count_v_reg_n_0_[3]
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.322     0.720 r  vga/blank_v_i_2/O
                         net (fo=3, routed)           1.280     2.000    vga/blank_v_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.332     2.332 f  vga/count_v[8]_i_5/O
                         net (fo=9, routed)           1.058     3.390    vga/count_v[8]
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.152     3.542 r  vga/count_v[5]_i_1/O
                         net (fo=1, routed)           0.000     3.542    vga/count_v[5]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[5]/C
                         clock pessimism              0.603    38.900    
                         clock uncertainty           -0.164    38.736    
    SLICE_X3Y48          FDSE (Setup_fdse_C_D)        0.075    38.811    vga/count_v_reg[5]
  -------------------------------------------------------------------
                         required time                         38.811    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                 35.269    

Slack (MET) :             35.334ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_h_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.202ns (29.005%)  route 2.942ns (70.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 r  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.847     1.639    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT4 (Prop_lut4_I2_O)        0.332     1.971 r  vga/count_h[9]_i_2/O
                         net (fo=1, routed)           0.893     2.864    vga/count_h[9]_i_2_n_0
    SLICE_X0Y47          LUT4 (Prop_lut4_I0_O)        0.124     2.988 r  vga/count_h[9]_i_1/O
                         net (fo=1, routed)           0.330     3.319    vga/count_h[9]_i_1_n_0
    SLICE_X0Y47          FDSE                                         r  vga/count_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X0Y47          FDSE                                         r  vga/count_h_reg[9]/C
                         clock pessimism              0.581    38.878    
                         clock uncertainty           -0.164    38.714    
    SLICE_X0Y47          FDSE (Setup_fdse_C_D)       -0.061    38.653    vga/count_h_reg[9]
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                          -3.319    
  -------------------------------------------------------------------
                         slack                                 35.334    

Slack (MET) :             35.391ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/vs_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.966ns (23.616%)  route 3.124ns (76.384%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I1_O)        0.299     0.764 r  vga/count_v[8]_i_3/O
                         net (fo=2, routed)           0.734     1.498    vga/count_v[8]_i_3_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.124     1.622 r  vga/count_v[8]_i_1/O
                         net (fo=21, routed)          0.858     2.480    vga/blank_h3_out
    SLICE_X0Y47          LUT5 (Prop_lut5_I2_O)        0.124     2.604 r  vga/vs_out_i_1/O
                         net (fo=1, routed)           0.661     3.265    vga/vs_out_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  vga/vs_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X0Y47          FDRE                                         r  vga/vs_out_reg/C
                         clock pessimism              0.581    38.878    
                         clock uncertainty           -0.164    38.714    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.058    38.656    vga/vs_out_reg
  -------------------------------------------------------------------
                         required time                         38.656    
                         arrival time                          -3.265    
  -------------------------------------------------------------------
                         slack                                 35.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 rst_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.411%)  route 0.137ns (39.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  rst_counter_reg[5]/Q
                         net (fo=3, routed)           0.137    -0.254    rst_counter_reg[5]
    SLICE_X2Y51          LUT6 (Prop_lut6_I5_O)        0.045    -0.209 r  rst_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    rst_counter0[5]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[4]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.164    -0.391    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121    -0.270    rst_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 rst_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.890%)  route 0.182ns (49.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[9]/Q
                         net (fo=7, routed)           0.182    -0.232    rst_counter_reg[9]
    SLICE_X2Y51          LUT4 (Prop_lut4_I2_O)        0.048    -0.184 r  rst_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    rst_counter0[3]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[6]/C
                         clock pessimism              0.250    -0.542    
                         clock uncertainty            0.164    -0.378    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.131    -0.247    rst_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 vga/count_v_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.598    -0.549    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.141    -0.408 r  vga/count_v_reg[2]/Q
                         net (fo=7, routed)           0.174    -0.234    vga/count_v_reg_n_0_[2]
    SLICE_X2Y48          LUT6 (Prop_lut6_I1_O)        0.045    -0.189 r  vga/count_v[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    vga/count_v[4]_i_1_n_0
    SLICE_X2Y48          FDSE                                         r  vga/count_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.869    -0.786    vga/CLK
    SLICE_X2Y48          FDSE                                         r  vga/count_v_reg[4]/C
                         clock pessimism              0.250    -0.536    
                         clock uncertainty            0.164    -0.372    
    SLICE_X2Y48          FDSE (Hold_fdse_C_D)         0.120    -0.252    vga/count_v_reg[4]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rst_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.348%)  route 0.186ns (49.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[9]/Q
                         net (fo=7, routed)           0.186    -0.228    rst_counter_reg[9]
    SLICE_X2Y51          LUT2 (Prop_lut2_I1_O)        0.048    -0.180 r  rst_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    rst_counter0[1]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[8]/C
                         clock pessimism              0.250    -0.542    
                         clock uncertainty            0.164    -0.378    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.131    -0.247    rst_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 rst_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.490%)  route 0.182ns (49.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[9]/Q
                         net (fo=7, routed)           0.182    -0.232    rst_counter_reg[9]
    SLICE_X2Y51          LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  rst_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    rst_counter0[4]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[5]/C
                         clock pessimism              0.250    -0.542    
                         clock uncertainty            0.164    -0.378    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.120    -0.258    rst_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 rst_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.948%)  route 0.186ns (50.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[9]/Q
                         net (fo=7, routed)           0.186    -0.228    rst_counter_reg[9]
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.045    -0.183 r  rst_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    rst_counter0[2]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[7]/C
                         clock pessimism              0.250    -0.542    
                         clock uncertainty            0.164    -0.378    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121    -0.257    rst_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vga/count_h_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_h_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.904%)  route 0.202ns (52.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.598    -0.549    vga/CLK
    SLICE_X0Y47          FDSE                                         r  vga/count_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDSE (Prop_fdse_C_Q)         0.141    -0.408 r  vga/count_h_reg[7]/Q
                         net (fo=10, routed)          0.202    -0.206    vga/count_h[7]
    SLICE_X2Y47          LUT6 (Prop_lut6_I4_O)        0.045    -0.161 r  vga/count_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    vga/count_h[8]_i_1_n_0
    SLICE_X2Y47          FDSE                                         r  vga/count_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.869    -0.786    vga/CLK
    SLICE_X2Y47          FDSE                                         r  vga/count_h_reg[8]/C
                         clock pessimism              0.253    -0.533    
                         clock uncertainty            0.164    -0.369    
    SLICE_X2Y47          FDSE (Hold_fdse_C_D)         0.121    -0.248    vga/count_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rst_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.226ns (58.878%)  route 0.158ns (41.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128    -0.427 r  rst_counter_reg[3]/Q
                         net (fo=6, routed)           0.158    -0.269    rst_counter_reg[3]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.098    -0.171 r  rst_i_1/O
                         net (fo=1, routed)           0.000    -0.171    rst_i_1_n_0
    SLICE_X4Y51          FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.861    -0.794    clk_25_125
    SLICE_X4Y51          FDRE                                         r  rst_reg/C
                         clock pessimism              0.274    -0.520    
                         clock uncertainty            0.164    -0.356    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.091    -0.265    rst_reg
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rst_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.246    rst_counter_reg[0]
    SLICE_X3Y51          LUT5 (Prop_lut5_I0_O)        0.045    -0.201 r  rst_counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    rst_counter0[9]
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[0]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.164    -0.391    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.091    -0.300    rst_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 vga/count_v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.598    -0.549    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.141    -0.408 r  vga/count_v_reg[1]/Q
                         net (fo=8, routed)           0.168    -0.240    vga/count_v_reg_n_0_[1]
    SLICE_X3Y48          LUT3 (Prop_lut3_I0_O)        0.045    -0.195 r  vga/count_v[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    vga/count_v[1]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.869    -0.786    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/C
                         clock pessimism              0.237    -0.549    
                         clock uncertainty            0.164    -0.385    
    SLICE_X3Y48          FDSE (Hold_fdse_C_D)         0.091    -0.294    vga/count_v_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.660ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/red_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.202ns (25.546%)  route 3.503ns (74.454%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.280 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 f  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.839     1.632    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.332     1.964 f  vga/red_i_4/O
                         net (fo=1, routed)           0.420     2.384    vga/red_i_4_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.508 r  vga/red_i_2/O
                         net (fo=8, routed)           1.372     3.880    vga/red0
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    38.280    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_3/C
                         clock pessimism              0.485    38.765    
                         clock uncertainty           -0.164    38.601    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.061    38.540    vga/red_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.540    
                         arrival time                          -3.880    
  -------------------------------------------------------------------
                         slack                                 34.660    

Slack (MET) :             34.787ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/red_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.202ns (26.366%)  route 3.357ns (73.634%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.280 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 f  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.839     1.632    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.332     1.964 f  vga/red_i_4/O
                         net (fo=1, routed)           0.420     2.384    vga/red_i_4_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.508 r  vga/red_i_2/O
                         net (fo=8, routed)           1.226     3.733    vga/red0
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    38.280    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_2/C
                         clock pessimism              0.485    38.765    
                         clock uncertainty           -0.164    38.601    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.081    38.520    vga/red_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.520    
                         arrival time                          -3.733    
  -------------------------------------------------------------------
                         slack                                 34.787    

Slack (MET) :             34.915ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/red_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.202ns (27.042%)  route 3.243ns (72.958%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.280 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 f  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.839     1.632    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.332     1.964 f  vga/red_i_4/O
                         net (fo=1, routed)           0.420     2.384    vga/red_i_4_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.508 r  vga/red_i_2/O
                         net (fo=8, routed)           1.112     3.619    vga/red0
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    38.280    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica/C
                         clock pessimism              0.485    38.765    
                         clock uncertainty           -0.164    38.601    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.067    38.534    vga/red_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                 34.915    

Slack (MET) :             35.251ns  (required time - arrival time)
  Source:                 vga/count_v_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.197ns (27.586%)  route 3.142ns (72.414%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_v_reg[3]/Q
                         net (fo=6, routed)           0.805     0.398    vga/count_v_reg_n_0_[3]
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.322     0.720 r  vga/blank_v_i_2/O
                         net (fo=3, routed)           1.280     2.000    vga/blank_v_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.332     2.332 f  vga/count_v[8]_i_5/O
                         net (fo=9, routed)           1.058     3.390    vga/count_v[8]
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.124     3.514 r  vga/count_v[1]_i_1/O
                         net (fo=1, routed)           0.000     3.514    vga/count_v[1]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/C
                         clock pessimism              0.603    38.900    
                         clock uncertainty           -0.164    38.736    
    SLICE_X3Y48          FDSE (Setup_fdse_C_D)        0.029    38.765    vga/count_v_reg[1]
  -------------------------------------------------------------------
                         required time                         38.765    
                         arrival time                          -3.514    
  -------------------------------------------------------------------
                         slack                                 35.251    

Slack (MET) :             35.251ns  (required time - arrival time)
  Source:                 vga/count_v_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.197ns (27.573%)  route 3.144ns (72.427%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_v_reg[3]/Q
                         net (fo=6, routed)           0.805     0.398    vga/count_v_reg_n_0_[3]
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.322     0.720 r  vga/blank_v_i_2/O
                         net (fo=3, routed)           1.280     2.000    vga/blank_v_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.332     2.332 f  vga/count_v[8]_i_5/O
                         net (fo=9, routed)           1.060     3.392    vga/count_v[8]
    SLICE_X3Y48          LUT4 (Prop_lut4_I3_O)        0.124     3.516 r  vga/count_v[2]_i_1/O
                         net (fo=1, routed)           0.000     3.516    vga/count_v[2]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[2]/C
                         clock pessimism              0.603    38.900    
                         clock uncertainty           -0.164    38.736    
    SLICE_X3Y48          FDSE (Setup_fdse_C_D)        0.031    38.767    vga/count_v_reg[2]
  -------------------------------------------------------------------
                         required time                         38.767    
                         arrival time                          -3.516    
  -------------------------------------------------------------------
                         slack                                 35.251    

Slack (MET) :             35.257ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/red_reg_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.202ns (29.232%)  route 2.910ns (70.768%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.280 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 f  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.839     1.632    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT3 (Prop_lut3_I0_O)        0.332     1.964 f  vga/red_i_4/O
                         net (fo=1, routed)           0.420     2.384    vga/red_i_4_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.508 r  vga/red_i_2/O
                         net (fo=8, routed)           0.779     3.286    vga/red0
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.507    38.280    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_4/C
                         clock pessimism              0.485    38.765    
                         clock uncertainty           -0.164    38.601    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.058    38.543    vga/red_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 35.257    

Slack (MET) :             35.267ns  (required time - arrival time)
  Source:                 vga/count_v_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.225ns (28.038%)  route 3.144ns (71.962%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_v_reg[3]/Q
                         net (fo=6, routed)           0.805     0.398    vga/count_v_reg_n_0_[3]
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.322     0.720 r  vga/blank_v_i_2/O
                         net (fo=3, routed)           1.280     2.000    vga/blank_v_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.332     2.332 f  vga/count_v[8]_i_5/O
                         net (fo=9, routed)           1.060     3.392    vga/count_v[8]
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     3.544 r  vga/count_v[3]_i_1/O
                         net (fo=1, routed)           0.000     3.544    vga/count_v[3]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
                         clock pessimism              0.603    38.900    
                         clock uncertainty           -0.164    38.736    
    SLICE_X3Y48          FDSE (Setup_fdse_C_D)        0.075    38.811    vga/count_v_reg[3]
  -------------------------------------------------------------------
                         required time                         38.811    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                 35.267    

Slack (MET) :             35.269ns  (required time - arrival time)
  Source:                 vga/count_v_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.225ns (28.050%)  route 3.142ns (71.950%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_v_reg[3]/Q
                         net (fo=6, routed)           0.805     0.398    vga/count_v_reg_n_0_[3]
    SLICE_X3Y47          LUT4 (Prop_lut4_I1_O)        0.322     0.720 r  vga/blank_v_i_2/O
                         net (fo=3, routed)           1.280     2.000    vga/blank_v_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.332     2.332 f  vga/count_v[8]_i_5/O
                         net (fo=9, routed)           1.058     3.390    vga/count_v[8]
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.152     3.542 r  vga/count_v[5]_i_1/O
                         net (fo=1, routed)           0.000     3.542    vga/count_v[5]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[5]/C
                         clock pessimism              0.603    38.900    
                         clock uncertainty           -0.164    38.736    
    SLICE_X3Y48          FDSE (Setup_fdse_C_D)        0.075    38.811    vga/count_v_reg[5]
  -------------------------------------------------------------------
                         required time                         38.811    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                 35.269    

Slack (MET) :             35.334ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_h_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.202ns (29.005%)  route 2.942ns (70.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.327     0.792 r  vga/count_h[8]_i_2/O
                         net (fo=6, routed)           0.847     1.639    vga/count_h[8]_i_2_n_0
    SLICE_X0Y48          LUT4 (Prop_lut4_I2_O)        0.332     1.971 r  vga/count_h[9]_i_2/O
                         net (fo=1, routed)           0.893     2.864    vga/count_h[9]_i_2_n_0
    SLICE_X0Y47          LUT4 (Prop_lut4_I0_O)        0.124     2.988 r  vga/count_h[9]_i_1/O
                         net (fo=1, routed)           0.330     3.319    vga/count_h[9]_i_1_n_0
    SLICE_X0Y47          FDSE                                         r  vga/count_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X0Y47          FDSE                                         r  vga/count_h_reg[9]/C
                         clock pessimism              0.581    38.878    
                         clock uncertainty           -0.164    38.714    
    SLICE_X0Y47          FDSE (Setup_fdse_C_D)       -0.061    38.653    vga/count_h_reg[9]
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                          -3.319    
  -------------------------------------------------------------------
                         slack                                 35.334    

Slack (MET) :             35.391ns  (required time - arrival time)
  Source:                 vga/count_h_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/vs_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.966ns (23.616%)  route 3.124ns (76.384%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/count_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 r  vga/count_h_reg[3]/Q
                         net (fo=5, routed)           0.872     0.465    vga/count_h[3]
    SLICE_X1Y46          LUT5 (Prop_lut5_I1_O)        0.299     0.764 r  vga/count_v[8]_i_3/O
                         net (fo=2, routed)           0.734     1.498    vga/count_v[8]_i_3_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.124     1.622 r  vga/count_v[8]_i_1/O
                         net (fo=21, routed)          0.858     2.480    vga/blank_h3_out
    SLICE_X0Y47          LUT5 (Prop_lut5_I2_O)        0.124     2.604 r  vga/vs_out_i_1/O
                         net (fo=1, routed)           0.661     3.265    vga/vs_out_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  vga/vs_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.523    38.297    vga/CLK
    SLICE_X0Y47          FDRE                                         r  vga/vs_out_reg/C
                         clock pessimism              0.581    38.878    
                         clock uncertainty           -0.164    38.714    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.058    38.656    vga/vs_out_reg
  -------------------------------------------------------------------
                         required time                         38.656    
                         arrival time                          -3.265    
  -------------------------------------------------------------------
                         slack                                 35.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 rst_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.411%)  route 0.137ns (39.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  rst_counter_reg[5]/Q
                         net (fo=3, routed)           0.137    -0.254    rst_counter_reg[5]
    SLICE_X2Y51          LUT6 (Prop_lut6_I5_O)        0.045    -0.209 r  rst_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    rst_counter0[5]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[4]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.164    -0.391    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121    -0.270    rst_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 rst_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.890%)  route 0.182ns (49.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[9]/Q
                         net (fo=7, routed)           0.182    -0.232    rst_counter_reg[9]
    SLICE_X2Y51          LUT4 (Prop_lut4_I2_O)        0.048    -0.184 r  rst_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    rst_counter0[3]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[6]/C
                         clock pessimism              0.250    -0.542    
                         clock uncertainty            0.164    -0.378    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.131    -0.247    rst_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 vga/count_v_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.598    -0.549    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.141    -0.408 r  vga/count_v_reg[2]/Q
                         net (fo=7, routed)           0.174    -0.234    vga/count_v_reg_n_0_[2]
    SLICE_X2Y48          LUT6 (Prop_lut6_I1_O)        0.045    -0.189 r  vga/count_v[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    vga/count_v[4]_i_1_n_0
    SLICE_X2Y48          FDSE                                         r  vga/count_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.869    -0.786    vga/CLK
    SLICE_X2Y48          FDSE                                         r  vga/count_v_reg[4]/C
                         clock pessimism              0.250    -0.536    
                         clock uncertainty            0.164    -0.372    
    SLICE_X2Y48          FDSE (Hold_fdse_C_D)         0.120    -0.252    vga/count_v_reg[4]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rst_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.348%)  route 0.186ns (49.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[9]/Q
                         net (fo=7, routed)           0.186    -0.228    rst_counter_reg[9]
    SLICE_X2Y51          LUT2 (Prop_lut2_I1_O)        0.048    -0.180 r  rst_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    rst_counter0[1]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[8]/C
                         clock pessimism              0.250    -0.542    
                         clock uncertainty            0.164    -0.378    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.131    -0.247    rst_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 rst_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.490%)  route 0.182ns (49.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[9]/Q
                         net (fo=7, routed)           0.182    -0.232    rst_counter_reg[9]
    SLICE_X2Y51          LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  rst_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    rst_counter0[4]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[5]/C
                         clock pessimism              0.250    -0.542    
                         clock uncertainty            0.164    -0.378    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.120    -0.258    rst_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 rst_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.948%)  route 0.186ns (50.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[9]/Q
                         net (fo=7, routed)           0.186    -0.228    rst_counter_reg[9]
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.045    -0.183 r  rst_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    rst_counter0[2]
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X2Y51          FDRE                                         r  rst_counter_reg[7]/C
                         clock pessimism              0.250    -0.542    
                         clock uncertainty            0.164    -0.378    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121    -0.257    rst_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vga/count_h_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_h_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.904%)  route 0.202ns (52.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.598    -0.549    vga/CLK
    SLICE_X0Y47          FDSE                                         r  vga/count_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDSE (Prop_fdse_C_Q)         0.141    -0.408 r  vga/count_h_reg[7]/Q
                         net (fo=10, routed)          0.202    -0.206    vga/count_h[7]
    SLICE_X2Y47          LUT6 (Prop_lut6_I4_O)        0.045    -0.161 r  vga/count_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    vga/count_h[8]_i_1_n_0
    SLICE_X2Y47          FDSE                                         r  vga/count_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.869    -0.786    vga/CLK
    SLICE_X2Y47          FDSE                                         r  vga/count_h_reg[8]/C
                         clock pessimism              0.253    -0.533    
                         clock uncertainty            0.164    -0.369    
    SLICE_X2Y47          FDSE (Hold_fdse_C_D)         0.121    -0.248    vga/count_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rst_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.226ns (58.878%)  route 0.158ns (41.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.128    -0.427 r  rst_counter_reg[3]/Q
                         net (fo=6, routed)           0.158    -0.269    rst_counter_reg[3]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.098    -0.171 r  rst_i_1/O
                         net (fo=1, routed)           0.000    -0.171    rst_i_1_n_0
    SLICE_X4Y51          FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.861    -0.794    clk_25_125
    SLICE_X4Y51          FDRE                                         r  rst_reg/C
                         clock pessimism              0.274    -0.520    
                         clock uncertainty            0.164    -0.356    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.091    -0.265    rst_reg
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rst_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            rst_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  rst_counter_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.246    rst_counter_reg[0]
    SLICE_X3Y51          LUT5 (Prop_lut5_I0_O)        0.045    -0.201 r  rst_counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    rst_counter0[9]
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.863    -0.792    clk_25_125
    SLICE_X3Y51          FDRE                                         r  rst_counter_reg[0]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.164    -0.391    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.091    -0.300    rst_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 vga/count_v_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga/count_v_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.598    -0.549    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.141    -0.408 r  vga/count_v_reg[1]/Q
                         net (fo=8, routed)           0.168    -0.240    vga/count_v_reg_n_0_[1]
    SLICE_X3Y48          LUT3 (Prop_lut3_I0_O)        0.045    -0.195 r  vga/count_v[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    vga/count_v[1]_i_1_n_0
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.869    -0.786    vga/CLK
    SLICE_X3Y48          FDSE                                         r  vga/count_v_reg[1]/C
                         clock pessimism              0.237    -0.549    
                         clock uncertainty            0.164    -0.385    
    SLICE_X3Y48          FDSE (Hold_fdse_C_D)         0.091    -0.294    vga/count_v_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.099    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/vs_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.848ns  (logic 4.346ns (55.382%)  route 3.501ns (44.618%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X0Y47          FDRE                                         r  vga/vs_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga/vs_out_reg/Q
                         net (fo=2, routed)           0.505     0.135    vga/vs_out
    SLICE_X0Y47          LUT1 (Prop_lut1_I0_O)        0.153     0.288 r  vga/jc_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.997     3.285    jc_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         3.737     7.022 r  jc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.022    jc[5]
    V14                                                               r  jc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.153ns  (logic 4.004ns (55.972%)  route 3.149ns (44.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X0Y48          FDRE                                         r  vga/red_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  vga/red_reg/Q
                         net (fo=1, routed)           3.149     2.780    jc_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.548     6.327 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.327    jc[3]
    V11                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.139ns  (logic 4.017ns (56.272%)  route 3.122ns (43.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X0Y48          FDRE                                         r  vga/red_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  vga/red_reg_lopt_replica_6/Q
                         net (fo=1, routed)           3.122     2.752    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         3.561     6.313 r  jc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.313    jc[1]
    V12                                                               r  jc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_v_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.126ns  (logic 4.262ns (59.803%)  route 2.864ns (40.197%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/blank_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/blank_v_reg/Q
                         net (fo=3, routed)           0.819     0.413    vga/blank_v_reg_n_0
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.296     0.709 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.045     2.754    jb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.547     6.300 r  jb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.300    jb[4]
    J17                                                               r  jb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hs_out_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 3.991ns (56.096%)  route 3.123ns (43.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.640    -0.827    vga/CLK
    SLICE_X0Y46          FDRE                                         r  vga/hs_out_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  vga/hs_out_reg_inv/Q
                         net (fo=1, routed)           3.123     2.753    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.535     6.288 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.288    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.012ns  (logic 4.005ns (57.117%)  route 3.007ns (42.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X0Y48          FDRE                                         r  vga/red_reg_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  vga/red_reg_lopt_replica_7/Q
                         net (fo=1, routed)           3.007     2.638    lopt_6
    V10                  OBUF (Prop_obuf_I_O)         3.549     6.187 r  jc_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.187    jc[2]
    V10                                                               r  jc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_v_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.994ns  (logic 4.270ns (61.059%)  route 2.723ns (38.941%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/blank_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/blank_v_reg/Q
                         net (fo=3, routed)           0.819     0.413    vga/blank_v_reg_n_0
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.296     0.709 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.904     2.613    jb_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         3.555     6.168 r  jb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.168    jb[5]
    J18                                                               r  jb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_v_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.963ns  (logic 4.261ns (61.194%)  route 2.702ns (38.806%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/blank_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/blank_v_reg/Q
                         net (fo=3, routed)           0.819     0.413    vga/blank_v_reg_n_0
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.296     0.709 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.883     2.591    jb_OBUF[4]
    J15                  OBUF (Prop_obuf_I_O)         3.546     6.137 r  jb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.137    jb[7]
    J15                                                               r  jb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.936ns  (logic 4.020ns (57.962%)  route 2.916ns (42.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X0Y48          FDRE                                         r  vga/red_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  vga/red_reg_lopt_replica_5/Q
                         net (fo=1, routed)           2.916     2.546    lopt_4
    U12                  OBUF (Prop_obuf_I_O)         3.564     6.110 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.110    jc[0]
    U12                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_v_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.830ns  (logic 4.258ns (62.338%)  route 2.572ns (37.662%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/blank_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/blank_v_reg/Q
                         net (fo=3, routed)           0.819     0.413    vga/blank_v_reg_n_0
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.296     0.709 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.753     2.462    jb_OBUF[4]
    K15                  OBUF (Prop_obuf_I_O)         3.543     6.005 r  jb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.005    jb[6]
    K15                                                               r  jb[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/red_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.404ns (68.638%)  route 0.642ns (31.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  vga/red_reg_lopt_replica/Q
                         net (fo=1, routed)           0.642     0.227    lopt
    E15                  OBUF (Prop_obuf_I_O)         1.263     1.491 r  jb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.491    jb[0]
    E15                                                               r  jb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.430ns (69.812%)  route 0.618ns (30.188%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.597    -0.550    vga/CLK
    SLICE_X0Y46          FDRE                                         r  vga/blank_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  vga/blank_h_reg/Q
                         net (fo=3, routed)           0.238    -0.171    vga/blank_h_reg_n_0
    SLICE_X0Y47          LUT2 (Prop_lut2_I0_O)        0.045    -0.126 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.380     0.254    jb_OBUF[4]
    K15                  OBUF (Prop_obuf_I_O)         1.244     1.498 r  jb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.498    jb[6]
    K15                                                               r  jb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.403ns (66.618%)  route 0.703ns (33.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  vga/red_reg_lopt_replica_4/Q
                         net (fo=1, routed)           0.703     0.289    lopt_3
    C15                  OBUF (Prop_obuf_I_O)         1.262     1.552 r  jb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.552    jb[3]
    C15                                                               r  jb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.432ns (68.080%)  route 0.672ns (31.920%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.597    -0.550    vga/CLK
    SLICE_X0Y46          FDRE                                         r  vga/blank_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  vga/blank_h_reg/Q
                         net (fo=3, routed)           0.238    -0.171    vga/blank_h_reg_n_0
    SLICE_X0Y47          LUT2 (Prop_lut2_I0_O)        0.045    -0.126 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.434     0.307    jb_OBUF[4]
    J15                  OBUF (Prop_obuf_I_O)         1.246     1.554 r  jb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.554    jb[7]
    J15                                                               r  jb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.406ns (66.629%)  route 0.704ns (33.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  vga/red_reg_lopt_replica_2/Q
                         net (fo=1, routed)           0.704     0.290    lopt_1
    E16                  OBUF (Prop_obuf_I_O)         1.265     1.555 r  jb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.555    jb[1]
    E16                                                               r  jb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.404ns (66.236%)  route 0.716ns (33.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  vga/red_reg_lopt_replica_3/Q
                         net (fo=1, routed)           0.716     0.302    lopt_2
    D15                  OBUF (Prop_obuf_I_O)         1.263     1.565 r  jb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.565    jb[2]
    D15                                                               r  jb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.442ns (67.853%)  route 0.683ns (32.147%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.597    -0.550    vga/CLK
    SLICE_X0Y46          FDRE                                         r  vga/blank_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  vga/blank_h_reg/Q
                         net (fo=3, routed)           0.238    -0.171    vga/blank_h_reg_n_0
    SLICE_X0Y47          LUT2 (Prop_lut2_I0_O)        0.045    -0.126 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.445     0.319    jb_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         1.256     1.575 r  jb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.575    jb[5]
    J18                                                               r  jb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.433ns (66.005%)  route 0.738ns (33.995%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.597    -0.550    vga/CLK
    SLICE_X0Y46          FDRE                                         r  vga/blank_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  vga/blank_h_reg/Q
                         net (fo=3, routed)           0.238    -0.171    vga/blank_h_reg_n_0
    SLICE_X0Y47          LUT2 (Prop_lut2_I0_O)        0.045    -0.126 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.500     0.374    jb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.247     1.621 r  jb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.621    jb[4]
    J17                                                               r  jb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.406ns (61.400%)  route 0.884ns (38.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.598    -0.549    vga/CLK
    SLICE_X0Y48          FDRE                                         r  vga/red_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  vga/red_reg_lopt_replica_5/Q
                         net (fo=1, routed)           0.884     0.475    lopt_4
    U12                  OBUF (Prop_obuf_I_O)         1.265     1.740 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.740    jc[0]
    U12                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hs_out_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.377ns (59.031%)  route 0.955ns (40.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.597    -0.550    vga/CLK
    SLICE_X0Y46          FDRE                                         r  vga/hs_out_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  vga/hs_out_reg_inv/Q
                         net (fo=1, routed)           0.955     0.546    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         1.236     1.782 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.782    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/vs_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.848ns  (logic 4.346ns (55.382%)  route 3.501ns (44.618%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X0Y47          FDRE                                         r  vga/vs_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  vga/vs_out_reg/Q
                         net (fo=2, routed)           0.505     0.135    vga/vs_out
    SLICE_X0Y47          LUT1 (Prop_lut1_I0_O)        0.153     0.288 r  vga/jc_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.997     3.285    jc_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         3.737     7.022 r  jc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.022    jc[5]
    V14                                                               r  jc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.153ns  (logic 4.004ns (55.972%)  route 3.149ns (44.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X0Y48          FDRE                                         r  vga/red_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  vga/red_reg/Q
                         net (fo=1, routed)           3.149     2.780    jc_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.548     6.327 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.327    jc[3]
    V11                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.139ns  (logic 4.017ns (56.272%)  route 3.122ns (43.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X0Y48          FDRE                                         r  vga/red_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  vga/red_reg_lopt_replica_6/Q
                         net (fo=1, routed)           3.122     2.752    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         3.561     6.313 r  jc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.313    jc[1]
    V12                                                               r  jc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_v_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.126ns  (logic 4.262ns (59.803%)  route 2.864ns (40.197%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/blank_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/blank_v_reg/Q
                         net (fo=3, routed)           0.819     0.413    vga/blank_v_reg_n_0
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.296     0.709 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.045     2.754    jb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.547     6.300 r  jb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.300    jb[4]
    J17                                                               r  jb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hs_out_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 3.991ns (56.096%)  route 3.123ns (43.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.640    -0.827    vga/CLK
    SLICE_X0Y46          FDRE                                         r  vga/hs_out_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  vga/hs_out_reg_inv/Q
                         net (fo=1, routed)           3.123     2.753    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.535     6.288 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.288    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.012ns  (logic 4.005ns (57.117%)  route 3.007ns (42.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X0Y48          FDRE                                         r  vga/red_reg_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  vga/red_reg_lopt_replica_7/Q
                         net (fo=1, routed)           3.007     2.638    lopt_6
    V10                  OBUF (Prop_obuf_I_O)         3.549     6.187 r  jc_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.187    jc[2]
    V10                                                               r  jc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_v_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.994ns  (logic 4.270ns (61.059%)  route 2.723ns (38.941%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/blank_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/blank_v_reg/Q
                         net (fo=3, routed)           0.819     0.413    vga/blank_v_reg_n_0
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.296     0.709 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.904     2.613    jb_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         3.555     6.168 r  jb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.168    jb[5]
    J18                                                               r  jb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_v_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.963ns  (logic 4.261ns (61.194%)  route 2.702ns (38.806%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/blank_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/blank_v_reg/Q
                         net (fo=3, routed)           0.819     0.413    vga/blank_v_reg_n_0
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.296     0.709 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.883     2.591    jb_OBUF[4]
    J15                  OBUF (Prop_obuf_I_O)         3.546     6.137 r  jb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.137    jb[7]
    J15                                                               r  jb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.936ns  (logic 4.020ns (57.962%)  route 2.916ns (42.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X0Y48          FDRE                                         r  vga/red_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.370 r  vga/red_reg_lopt_replica_5/Q
                         net (fo=1, routed)           2.916     2.546    lopt_4
    U12                  OBUF (Prop_obuf_I_O)         3.564     6.110 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.110    jc[0]
    U12                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_v_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.830ns  (logic 4.258ns (62.338%)  route 2.572ns (37.662%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          1.641    -0.826    vga/CLK
    SLICE_X1Y47          FDSE                                         r  vga/blank_v_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDSE (Prop_fdse_C_Q)         0.419    -0.407 f  vga/blank_v_reg/Q
                         net (fo=3, routed)           0.819     0.413    vga/blank_v_reg_n_0
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.296     0.709 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.753     2.462    jb_OBUF[4]
    K15                  OBUF (Prop_obuf_I_O)         3.543     6.005 r  jb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.005    jb[6]
    K15                                                               r  jb[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/red_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.404ns (68.638%)  route 0.642ns (31.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  vga/red_reg_lopt_replica/Q
                         net (fo=1, routed)           0.642     0.227    lopt
    E15                  OBUF (Prop_obuf_I_O)         1.263     1.491 r  jb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.491    jb[0]
    E15                                                               r  jb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.430ns (69.812%)  route 0.618ns (30.188%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.597    -0.550    vga/CLK
    SLICE_X0Y46          FDRE                                         r  vga/blank_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  vga/blank_h_reg/Q
                         net (fo=3, routed)           0.238    -0.171    vga/blank_h_reg_n_0
    SLICE_X0Y47          LUT2 (Prop_lut2_I0_O)        0.045    -0.126 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.380     0.254    jb_OBUF[4]
    K15                  OBUF (Prop_obuf_I_O)         1.244     1.498 r  jb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.498    jb[6]
    K15                                                               r  jb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.403ns (66.618%)  route 0.703ns (33.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  vga/red_reg_lopt_replica_4/Q
                         net (fo=1, routed)           0.703     0.289    lopt_3
    C15                  OBUF (Prop_obuf_I_O)         1.262     1.552 r  jb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.552    jb[3]
    C15                                                               r  jb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.432ns (68.080%)  route 0.672ns (31.920%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.597    -0.550    vga/CLK
    SLICE_X0Y46          FDRE                                         r  vga/blank_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  vga/blank_h_reg/Q
                         net (fo=3, routed)           0.238    -0.171    vga/blank_h_reg_n_0
    SLICE_X0Y47          LUT2 (Prop_lut2_I0_O)        0.045    -0.126 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.434     0.307    jb_OBUF[4]
    J15                  OBUF (Prop_obuf_I_O)         1.246     1.554 r  jb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.554    jb[7]
    J15                                                               r  jb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.406ns (66.629%)  route 0.704ns (33.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  vga/red_reg_lopt_replica_2/Q
                         net (fo=1, routed)           0.704     0.290    lopt_1
    E16                  OBUF (Prop_obuf_I_O)         1.265     1.555 r  jb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.555    jb[1]
    E16                                                               r  jb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.404ns (66.236%)  route 0.716ns (33.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.555    vga/CLK
    SLICE_X0Y51          FDRE                                         r  vga/red_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  vga/red_reg_lopt_replica_3/Q
                         net (fo=1, routed)           0.716     0.302    lopt_2
    D15                  OBUF (Prop_obuf_I_O)         1.263     1.565 r  jb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.565    jb[2]
    D15                                                               r  jb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.442ns (67.853%)  route 0.683ns (32.147%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.597    -0.550    vga/CLK
    SLICE_X0Y46          FDRE                                         r  vga/blank_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  vga/blank_h_reg/Q
                         net (fo=3, routed)           0.238    -0.171    vga/blank_h_reg_n_0
    SLICE_X0Y47          LUT2 (Prop_lut2_I0_O)        0.045    -0.126 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.445     0.319    jb_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         1.256     1.575 r  jb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.575    jb[5]
    J18                                                               r  jb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blank_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.433ns (66.005%)  route 0.738ns (33.995%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.597    -0.550    vga/CLK
    SLICE_X0Y46          FDRE                                         r  vga/blank_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  vga/blank_h_reg/Q
                         net (fo=3, routed)           0.238    -0.171    vga/blank_h_reg_n_0
    SLICE_X0Y47          LUT2 (Prop_lut2_I0_O)        0.045    -0.126 r  vga/jb_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.500     0.374    jb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.247     1.621 r  jb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.621    jb[4]
    J17                                                               r  jb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.406ns (61.400%)  route 0.884ns (38.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.598    -0.549    vga/CLK
    SLICE_X0Y48          FDRE                                         r  vga/red_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  vga/red_reg_lopt_replica_5/Q
                         net (fo=1, routed)           0.884     0.475    lopt_4
    U12                  OBUF (Prop_obuf_I_O)         1.265     1.740 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.740    jc[0]
    U12                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hs_out_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.377ns (59.031%)  route 0.955ns (40.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.393ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  pll/inst/clkout1_buf/O
                         net (fo=42, routed)          0.597    -0.550    vga/CLK
    SLICE_X0Y46          FDRE                                         r  vga/hs_out_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  vga/hs_out_reg_inv/Q
                         net (fo=1, routed)           0.955     0.546    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         1.236     1.782 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.782    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    20.445 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.925    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138    17.787 f  pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    18.316    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    18.345 f  pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    19.158    pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    20.445 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.925    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138    17.787 f  pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    18.316    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    18.345 f  pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    19.158    pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





