{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733316039291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733316039298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 15:40:39 2024 " "Processing started: Wed Dec 04 15:40:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733316039298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316039298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316039298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733316040065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733316040065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_version_model/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../uart_tx.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316047686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316047686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_version_model/process_o_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/process_o_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESS_O_DATA " "Found entity 1: PROCESS_O_DATA" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/PROCESS_O_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316047688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316047688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "delay DELAY CONTROL2.v(47) " "Verilog HDL Declaration information at CONTROL2.v(47): object \"delay\" differs only in case from object \"DELAY\" in the same scope" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/CONTROL2.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733316047690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_version_model/control2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/control2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL2 " "Found entity 1: CONTROL2" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/CONTROL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316047691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316047691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_version_model/invert_addr2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/invert_addr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 INVERT_ADDR2 " "Found entity 1: INVERT_ADDR2" {  } { { "../INVERT_ADDR2.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/INVERT_ADDR2.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316047692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316047692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_version_model/modifying_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/modifying_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 modifying_adder " "Found entity 1: modifying_adder" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316047694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316047694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_version_model/class_twidle_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/class_twidle_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLASS_TWIDLE_ROM " "Found entity 1: CLASS_TWIDLE_ROM" {  } { { "../CLASS_TWIDLE_ROM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/CLASS_TWIDLE_ROM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316047697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316047697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_version_model/uart_tx2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/uart_tx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx2 " "Found entity 1: uart_tx2" {  } { { "../uart_tx2.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/uart_tx2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316047698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316047698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_version_model/uart_rx2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/uart_rx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx2 " "Found entity 1: uart_rx2" {  } { { "../uart_rx2.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/uart_rx2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316047700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316047700 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "top_module.v(137) " "Verilog HDL syntax warning at top_module.v(137): extra block comment delimiter characters /* within block comment" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v" 137 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1733316047703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk top_module.v(25) " "Verilog HDL Declaration information at top_module.v(25): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733316047703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_N rst_n top_module.v(26) " "Verilog HDL Declaration information at top_module.v(26): object \"RST_N\" differs only in case from object \"rst_n\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733316047703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_version_model/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316047703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316047703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "count COUNT seg7_data2.v(32) " "Verilog HDL Declaration information at seg7_data2.v(32): object \"count\" differs only in case from object \"COUNT\" in the same scope" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/seg7_data2.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733316047705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_version_model/seg7_data2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/seg7_data2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data2 " "Found entity 1: seg7_data2" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/seg7_data2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316047705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316047705 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7_data.v(70) " "Verilog HDL information at seg7_data.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/seg7_data.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733316047707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "display DISPLAY seg7_data.v(38) " "Verilog HDL Declaration information at seg7_data.v(38): object \"display\" differs only in case from object \"DISPLAY\" in the same scope" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/seg7_data.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733316047707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_version_model/seg7_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/seg7_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data " "Found entity 1: seg7_data" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/seg7_data.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316047707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316047707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_version_model/rom_twidle.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/rom_twidle.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_TWIDLE " "Found entity 1: ROM_TWIDLE" {  } { { "../ROM_TWIDLE.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/ROM_TWIDLE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316047714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316047714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_version_model/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316047716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316047716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_version_model/radix2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/radix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX2 " "Found entity 1: RADIX2" {  } { { "../RADIX2.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RADIX2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316047718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316047718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_version_model/multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316047719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316047719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_version_model/modify_fft2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/modify_fft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_FFT2 " "Found entity 1: MODIFY_FFT2" {  } { { "../MODIFY_FFT2.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/MODIFY_FFT2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316047722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316047722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_version_model/invert_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/invert_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 INVERT_ADDR " "Found entity 1: INVERT_ADDR" {  } { { "../INVERT_ADDR.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/INVERT_ADDR.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316047725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316047725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_version_model/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "../CONTROL.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316047728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316047728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_version_model/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_version_model/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316047730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316047730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733316048279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERT_ADDR2 INVERT_ADDR2:INVERT_ADDR2 " "Elaborating entity \"INVERT_ADDR2\" for hierarchy \"INVERT_ADDR2:INVERT_ADDR2\"" {  } { { "../top_module.v" "INVERT_ADDR2" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316048286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx2 INVERT_ADDR2:INVERT_ADDR2\|uart_rx2:UART_RX2 " "Elaborating entity \"uart_rx2\" for hierarchy \"INVERT_ADDR2:INVERT_ADDR2\|uart_rx2:UART_RX2\"" {  } { { "../INVERT_ADDR2.v" "UART_RX2" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/INVERT_ADDR2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316048289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_FFT2 MODIFY_FFT2:MODIFY_FFT " "Elaborating entity \"MODIFY_FFT2\" for hierarchy \"MODIFY_FFT2:MODIFY_FFT\"" {  } { { "../top_module.v" "MODIFY_FFT" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316048292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL " "Elaborating entity \"CONTROL\" for hierarchy \"MODIFY_FFT2:MODIFY_FFT\|CONTROL:CONTROL\"" {  } { { "../MODIFY_FFT2.v" "CONTROL" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/MODIFY_FFT2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316048324 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CONTROL.v(191) " "Verilog HDL assignment warning at CONTROL.v(191): truncated value with size 32 to match size of target (11)" {  } { { "../CONTROL.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/CONTROL.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733316048328 "|top_module|MODIFY_FFT2:MODIFY_FFT|CONTROL:CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM MODIFY_FFT2:MODIFY_FFT\|RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\"" {  } { { "../MODIFY_FFT2.v" "RAM" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/MODIFY_FFT2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316048330 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 RAM.v(50) " "Verilog HDL Always Construct warning at RAM.v(50): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 RAM.v(50) " "Verilog HDL Always Construct warning at RAM.v(50): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RAM.v(50) " "Inferred latch for \"Im_o2\[0\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RAM.v(50) " "Inferred latch for \"Im_o2\[1\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RAM.v(50) " "Inferred latch for \"Im_o2\[2\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RAM.v(50) " "Inferred latch for \"Im_o2\[3\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RAM.v(50) " "Inferred latch for \"Im_o2\[4\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RAM.v(50) " "Inferred latch for \"Im_o2\[5\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RAM.v(50) " "Inferred latch for \"Im_o2\[6\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RAM.v(50) " "Inferred latch for \"Im_o2\[7\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RAM.v(50) " "Inferred latch for \"Im_o2\[8\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RAM.v(50) " "Inferred latch for \"Im_o2\[9\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RAM.v(50) " "Inferred latch for \"Im_o2\[10\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RAM.v(50) " "Inferred latch for \"Im_o2\[11\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RAM.v(50) " "Inferred latch for \"Im_o2\[12\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RAM.v(50) " "Inferred latch for \"Im_o2\[13\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RAM.v(50) " "Inferred latch for \"Im_o2\[14\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RAM.v(50) " "Inferred latch for \"Im_o2\[15\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RAM.v(50) " "Inferred latch for \"Im_o2\[16\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RAM.v(50) " "Inferred latch for \"Im_o2\[17\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RAM.v(50) " "Inferred latch for \"Im_o2\[18\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048335 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RAM.v(50) " "Inferred latch for \"Im_o2\[19\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RAM.v(50) " "Inferred latch for \"Im_o2\[20\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RAM.v(50) " "Inferred latch for \"Im_o2\[21\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RAM.v(50) " "Inferred latch for \"Im_o2\[22\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RAM.v(50) " "Inferred latch for \"Im_o2\[23\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[24\] RAM.v(50) " "Inferred latch for \"Im_o2\[24\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[25\] RAM.v(50) " "Inferred latch for \"Im_o2\[25\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[26\] RAM.v(50) " "Inferred latch for \"Im_o2\[26\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[27\] RAM.v(50) " "Inferred latch for \"Im_o2\[27\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[28\] RAM.v(50) " "Inferred latch for \"Im_o2\[28\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[29\] RAM.v(50) " "Inferred latch for \"Im_o2\[29\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[30\] RAM.v(50) " "Inferred latch for \"Im_o2\[30\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[31\] RAM.v(50) " "Inferred latch for \"Im_o2\[31\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[32\] RAM.v(50) " "Inferred latch for \"Im_o2\[32\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[33\] RAM.v(50) " "Inferred latch for \"Im_o2\[33\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RAM.v(50) " "Inferred latch for \"Re_o2\[0\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RAM.v(50) " "Inferred latch for \"Re_o2\[1\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RAM.v(50) " "Inferred latch for \"Re_o2\[2\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RAM.v(50) " "Inferred latch for \"Re_o2\[3\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RAM.v(50) " "Inferred latch for \"Re_o2\[4\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RAM.v(50) " "Inferred latch for \"Re_o2\[5\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RAM.v(50) " "Inferred latch for \"Re_o2\[6\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RAM.v(50) " "Inferred latch for \"Re_o2\[7\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RAM.v(50) " "Inferred latch for \"Re_o2\[8\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RAM.v(50) " "Inferred latch for \"Re_o2\[9\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RAM.v(50) " "Inferred latch for \"Re_o2\[10\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RAM.v(50) " "Inferred latch for \"Re_o2\[11\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RAM.v(50) " "Inferred latch for \"Re_o2\[12\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RAM.v(50) " "Inferred latch for \"Re_o2\[13\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RAM.v(50) " "Inferred latch for \"Re_o2\[14\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RAM.v(50) " "Inferred latch for \"Re_o2\[15\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RAM.v(50) " "Inferred latch for \"Re_o2\[16\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RAM.v(50) " "Inferred latch for \"Re_o2\[17\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RAM.v(50) " "Inferred latch for \"Re_o2\[18\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RAM.v(50) " "Inferred latch for \"Re_o2\[19\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RAM.v(50) " "Inferred latch for \"Re_o2\[20\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RAM.v(50) " "Inferred latch for \"Re_o2\[21\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RAM.v(50) " "Inferred latch for \"Re_o2\[22\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RAM.v(50) " "Inferred latch for \"Re_o2\[23\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[24\] RAM.v(50) " "Inferred latch for \"Re_o2\[24\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[25\] RAM.v(50) " "Inferred latch for \"Re_o2\[25\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[26\] RAM.v(50) " "Inferred latch for \"Re_o2\[26\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[27\] RAM.v(50) " "Inferred latch for \"Re_o2\[27\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[28\] RAM.v(50) " "Inferred latch for \"Re_o2\[28\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[29\] RAM.v(50) " "Inferred latch for \"Re_o2\[29\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[30\] RAM.v(50) " "Inferred latch for \"Re_o2\[30\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[31\] RAM.v(50) " "Inferred latch for \"Re_o2\[31\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[32\] RAM.v(50) " "Inferred latch for \"Re_o2\[32\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048336 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[33\] RAM.v(50) " "Inferred latch for \"Re_o2\[33\]\" at RAM.v(50)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RAM.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048337 "|top_module|MODIFY_FFT2:MODIFY_FFT|RAM:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_TWIDLE MODIFY_FFT2:MODIFY_FFT\|ROM_TWIDLE:MODIFYING_ROM_TWIDLE " "Elaborating entity \"ROM_TWIDLE\" for hierarchy \"MODIFY_FFT2:MODIFY_FFT\|ROM_TWIDLE:MODIFYING_ROM_TWIDLE\"" {  } { { "../MODIFY_FFT2.v" "MODIFYING_ROM_TWIDLE" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/MODIFY_FFT2.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316048337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RADIX2 MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2 " "Elaborating entity \"RADIX2\" for hierarchy \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\"" {  } { { "../MODIFY_FFT2.v" "RADIX2" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/MODIFY_FFT2.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316048345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modifying_adder MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|modifying_adder:MODIFYING_ADDER_BLOCK " "Elaborating entity \"modifying_adder\" for hierarchy \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|modifying_adder:MODIFYING_ADDER_BLOCK\"" {  } { { "../RADIX2.v" "MODIFYING_ADDER_BLOCK" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RADIX2.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316048348 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xout1 modifying_adder.v(22) " "Verilog HDL Always Construct warning at modifying_adder.v(22): inferring latch(es) for variable \"xout1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yout1 modifying_adder.v(22) " "Verilog HDL Always Construct warning at modifying_adder.v(22): inferring latch(es) for variable \"yout1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xout2 modifying_adder.v(22) " "Verilog HDL Always Construct warning at modifying_adder.v(22): inferring latch(es) for variable \"xout2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yout2 modifying_adder.v(22) " "Verilog HDL Always Construct warning at modifying_adder.v(22): inferring latch(es) for variable \"yout2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[0\] modifying_adder.v(34) " "Inferred latch for \"yout2\[0\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[1\] modifying_adder.v(34) " "Inferred latch for \"yout2\[1\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[2\] modifying_adder.v(34) " "Inferred latch for \"yout2\[2\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[3\] modifying_adder.v(34) " "Inferred latch for \"yout2\[3\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[4\] modifying_adder.v(34) " "Inferred latch for \"yout2\[4\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[5\] modifying_adder.v(34) " "Inferred latch for \"yout2\[5\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[6\] modifying_adder.v(34) " "Inferred latch for \"yout2\[6\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[7\] modifying_adder.v(34) " "Inferred latch for \"yout2\[7\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[8\] modifying_adder.v(34) " "Inferred latch for \"yout2\[8\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[9\] modifying_adder.v(34) " "Inferred latch for \"yout2\[9\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[10\] modifying_adder.v(34) " "Inferred latch for \"yout2\[10\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[11\] modifying_adder.v(34) " "Inferred latch for \"yout2\[11\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[12\] modifying_adder.v(34) " "Inferred latch for \"yout2\[12\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[13\] modifying_adder.v(34) " "Inferred latch for \"yout2\[13\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[14\] modifying_adder.v(34) " "Inferred latch for \"yout2\[14\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[15\] modifying_adder.v(34) " "Inferred latch for \"yout2\[15\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[16\] modifying_adder.v(34) " "Inferred latch for \"yout2\[16\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[17\] modifying_adder.v(34) " "Inferred latch for \"yout2\[17\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048352 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[18\] modifying_adder.v(34) " "Inferred latch for \"yout2\[18\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[19\] modifying_adder.v(34) " "Inferred latch for \"yout2\[19\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[20\] modifying_adder.v(34) " "Inferred latch for \"yout2\[20\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[21\] modifying_adder.v(34) " "Inferred latch for \"yout2\[21\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[22\] modifying_adder.v(34) " "Inferred latch for \"yout2\[22\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[23\] modifying_adder.v(34) " "Inferred latch for \"yout2\[23\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[24\] modifying_adder.v(34) " "Inferred latch for \"yout2\[24\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[25\] modifying_adder.v(34) " "Inferred latch for \"yout2\[25\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[26\] modifying_adder.v(34) " "Inferred latch for \"yout2\[26\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[27\] modifying_adder.v(34) " "Inferred latch for \"yout2\[27\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[28\] modifying_adder.v(34) " "Inferred latch for \"yout2\[28\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[29\] modifying_adder.v(34) " "Inferred latch for \"yout2\[29\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[30\] modifying_adder.v(34) " "Inferred latch for \"yout2\[30\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[31\] modifying_adder.v(34) " "Inferred latch for \"yout2\[31\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[32\] modifying_adder.v(34) " "Inferred latch for \"yout2\[32\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout2\[33\] modifying_adder.v(34) " "Inferred latch for \"yout2\[33\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[0\] modifying_adder.v(34) " "Inferred latch for \"xout2\[0\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[1\] modifying_adder.v(34) " "Inferred latch for \"xout2\[1\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[2\] modifying_adder.v(34) " "Inferred latch for \"xout2\[2\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[3\] modifying_adder.v(34) " "Inferred latch for \"xout2\[3\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[4\] modifying_adder.v(34) " "Inferred latch for \"xout2\[4\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[5\] modifying_adder.v(34) " "Inferred latch for \"xout2\[5\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[6\] modifying_adder.v(34) " "Inferred latch for \"xout2\[6\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[7\] modifying_adder.v(34) " "Inferred latch for \"xout2\[7\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[8\] modifying_adder.v(34) " "Inferred latch for \"xout2\[8\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[9\] modifying_adder.v(34) " "Inferred latch for \"xout2\[9\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[10\] modifying_adder.v(34) " "Inferred latch for \"xout2\[10\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[11\] modifying_adder.v(34) " "Inferred latch for \"xout2\[11\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[12\] modifying_adder.v(34) " "Inferred latch for \"xout2\[12\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[13\] modifying_adder.v(34) " "Inferred latch for \"xout2\[13\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[14\] modifying_adder.v(34) " "Inferred latch for \"xout2\[14\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[15\] modifying_adder.v(34) " "Inferred latch for \"xout2\[15\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[16\] modifying_adder.v(34) " "Inferred latch for \"xout2\[16\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[17\] modifying_adder.v(34) " "Inferred latch for \"xout2\[17\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[18\] modifying_adder.v(34) " "Inferred latch for \"xout2\[18\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[19\] modifying_adder.v(34) " "Inferred latch for \"xout2\[19\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[20\] modifying_adder.v(34) " "Inferred latch for \"xout2\[20\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048353 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[21\] modifying_adder.v(34) " "Inferred latch for \"xout2\[21\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[22\] modifying_adder.v(34) " "Inferred latch for \"xout2\[22\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[23\] modifying_adder.v(34) " "Inferred latch for \"xout2\[23\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[24\] modifying_adder.v(34) " "Inferred latch for \"xout2\[24\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[25\] modifying_adder.v(34) " "Inferred latch for \"xout2\[25\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[26\] modifying_adder.v(34) " "Inferred latch for \"xout2\[26\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[27\] modifying_adder.v(34) " "Inferred latch for \"xout2\[27\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[28\] modifying_adder.v(34) " "Inferred latch for \"xout2\[28\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[29\] modifying_adder.v(34) " "Inferred latch for \"xout2\[29\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[30\] modifying_adder.v(34) " "Inferred latch for \"xout2\[30\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[31\] modifying_adder.v(34) " "Inferred latch for \"xout2\[31\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[32\] modifying_adder.v(34) " "Inferred latch for \"xout2\[32\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout2\[33\] modifying_adder.v(34) " "Inferred latch for \"xout2\[33\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[0\] modifying_adder.v(34) " "Inferred latch for \"yout1\[0\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[1\] modifying_adder.v(34) " "Inferred latch for \"yout1\[1\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[2\] modifying_adder.v(34) " "Inferred latch for \"yout1\[2\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[3\] modifying_adder.v(34) " "Inferred latch for \"yout1\[3\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[4\] modifying_adder.v(34) " "Inferred latch for \"yout1\[4\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[5\] modifying_adder.v(34) " "Inferred latch for \"yout1\[5\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[6\] modifying_adder.v(34) " "Inferred latch for \"yout1\[6\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[7\] modifying_adder.v(34) " "Inferred latch for \"yout1\[7\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[8\] modifying_adder.v(34) " "Inferred latch for \"yout1\[8\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[9\] modifying_adder.v(34) " "Inferred latch for \"yout1\[9\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[10\] modifying_adder.v(34) " "Inferred latch for \"yout1\[10\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[11\] modifying_adder.v(34) " "Inferred latch for \"yout1\[11\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[12\] modifying_adder.v(34) " "Inferred latch for \"yout1\[12\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048354 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[13\] modifying_adder.v(34) " "Inferred latch for \"yout1\[13\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[14\] modifying_adder.v(34) " "Inferred latch for \"yout1\[14\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[15\] modifying_adder.v(34) " "Inferred latch for \"yout1\[15\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[16\] modifying_adder.v(34) " "Inferred latch for \"yout1\[16\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[17\] modifying_adder.v(34) " "Inferred latch for \"yout1\[17\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[18\] modifying_adder.v(34) " "Inferred latch for \"yout1\[18\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[19\] modifying_adder.v(34) " "Inferred latch for \"yout1\[19\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[20\] modifying_adder.v(34) " "Inferred latch for \"yout1\[20\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[21\] modifying_adder.v(34) " "Inferred latch for \"yout1\[21\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[22\] modifying_adder.v(34) " "Inferred latch for \"yout1\[22\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[23\] modifying_adder.v(34) " "Inferred latch for \"yout1\[23\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[24\] modifying_adder.v(34) " "Inferred latch for \"yout1\[24\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[25\] modifying_adder.v(34) " "Inferred latch for \"yout1\[25\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[26\] modifying_adder.v(34) " "Inferred latch for \"yout1\[26\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[27\] modifying_adder.v(34) " "Inferred latch for \"yout1\[27\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[28\] modifying_adder.v(34) " "Inferred latch for \"yout1\[28\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[29\] modifying_adder.v(34) " "Inferred latch for \"yout1\[29\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[30\] modifying_adder.v(34) " "Inferred latch for \"yout1\[30\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[31\] modifying_adder.v(34) " "Inferred latch for \"yout1\[31\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[32\] modifying_adder.v(34) " "Inferred latch for \"yout1\[32\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yout1\[33\] modifying_adder.v(34) " "Inferred latch for \"yout1\[33\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[0\] modifying_adder.v(34) " "Inferred latch for \"xout1\[0\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[1\] modifying_adder.v(34) " "Inferred latch for \"xout1\[1\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[2\] modifying_adder.v(34) " "Inferred latch for \"xout1\[2\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[3\] modifying_adder.v(34) " "Inferred latch for \"xout1\[3\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[4\] modifying_adder.v(34) " "Inferred latch for \"xout1\[4\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[5\] modifying_adder.v(34) " "Inferred latch for \"xout1\[5\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[6\] modifying_adder.v(34) " "Inferred latch for \"xout1\[6\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[7\] modifying_adder.v(34) " "Inferred latch for \"xout1\[7\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[8\] modifying_adder.v(34) " "Inferred latch for \"xout1\[8\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[9\] modifying_adder.v(34) " "Inferred latch for \"xout1\[9\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[10\] modifying_adder.v(34) " "Inferred latch for \"xout1\[10\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[11\] modifying_adder.v(34) " "Inferred latch for \"xout1\[11\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[12\] modifying_adder.v(34) " "Inferred latch for \"xout1\[12\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[13\] modifying_adder.v(34) " "Inferred latch for \"xout1\[13\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[14\] modifying_adder.v(34) " "Inferred latch for \"xout1\[14\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[15\] modifying_adder.v(34) " "Inferred latch for \"xout1\[15\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[16\] modifying_adder.v(34) " "Inferred latch for \"xout1\[16\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[17\] modifying_adder.v(34) " "Inferred latch for \"xout1\[17\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[18\] modifying_adder.v(34) " "Inferred latch for \"xout1\[18\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[19\] modifying_adder.v(34) " "Inferred latch for \"xout1\[19\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[20\] modifying_adder.v(34) " "Inferred latch for \"xout1\[20\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[21\] modifying_adder.v(34) " "Inferred latch for \"xout1\[21\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048355 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[22\] modifying_adder.v(34) " "Inferred latch for \"xout1\[22\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048356 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[23\] modifying_adder.v(34) " "Inferred latch for \"xout1\[23\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048356 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[24\] modifying_adder.v(34) " "Inferred latch for \"xout1\[24\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048356 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[25\] modifying_adder.v(34) " "Inferred latch for \"xout1\[25\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048356 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[26\] modifying_adder.v(34) " "Inferred latch for \"xout1\[26\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048356 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[27\] modifying_adder.v(34) " "Inferred latch for \"xout1\[27\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048356 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[28\] modifying_adder.v(34) " "Inferred latch for \"xout1\[28\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048356 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[29\] modifying_adder.v(34) " "Inferred latch for \"xout1\[29\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048356 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[30\] modifying_adder.v(34) " "Inferred latch for \"xout1\[30\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048356 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[31\] modifying_adder.v(34) " "Inferred latch for \"xout1\[31\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048356 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[32\] modifying_adder.v(34) " "Inferred latch for \"xout1\[32\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048356 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xout1\[33\] modifying_adder.v(34) " "Inferred latch for \"xout1\[33\]\" at modifying_adder.v(34)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/modifying_adder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316048356 "|top_module|MODIFY_FFT2:MODIFY_FFT|RADIX2:RADIX2|modifying_adder:MODIFYING_ADDER_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1 " "Elaborating entity \"multiply\" for hierarchy \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\"" {  } { { "../RADIX2.v" "MULTIPLY1" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RADIX2.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316048357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESS_O_DATA PROCESS_O_DATA:PROCESS_O_DATA " "Elaborating entity \"PROCESS_O_DATA\" for hierarchy \"PROCESS_O_DATA:PROCESS_O_DATA\"" {  } { { "../top_module.v" "PROCESS_O_DATA" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316048359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:UART_TX " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:UART_TX\"" {  } { { "../top_module.v" "UART_TX" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316048363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_data2 seg7_data2:SEG7_DATA2 " "Elaborating entity \"seg7_data2\" for hierarchy \"seg7_data2:SEG7_DATA2\"" {  } { { "../top_module.v" "SEG7_DATA2" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316048400 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt seg7_data2.v(33) " "Verilog HDL or VHDL warning at seg7_data2.v(33): object \"cnt\" assigned a value but never read" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/seg7_data2.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733316048403 "|top_module|seg7_data2:SEG7_DATA2"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1733316049244 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1733316049246 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 34 " "Parameter WIDTH_A set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 34 " "Parameter WIDTH_B set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 34 " "Parameter WIDTH_A set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 34 " "Parameter WIDTH_B set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733316050539 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1733316050539 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733316050539 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|Mult3\"" {  } { { "../multiply.v" "Mult3" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733316050541 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|Mult2\"" {  } { { "../multiply.v" "Mult2" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733316050541 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Mult2\"" {  } { { "../multiply.v" "Mult2" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733316050541 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Mult3\"" {  } { { "../multiply.v" "Mult3" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733316050541 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|Mult1\"" {  } { { "../multiply.v" "Mult1" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 11 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733316050541 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|Mult0\"" {  } { { "../multiply.v" "Mult0" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 11 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733316050541 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Mult0\"" {  } { { "../multiply.v" "Mult0" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 11 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733316050541 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|Mult1\"" {  } { { "../multiply.v" "Mult1" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 11 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733316050541 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733316050541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|altsyncram:mem_Im_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|altsyncram:mem_Im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316050632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|altsyncram:mem_Im_rtl_0 " "Instantiated megafunction \"MODIFY_FFT2:MODIFY_FFT\|RAM:RAM\|altsyncram:mem_Im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 34 " "Parameter \"WIDTH_A\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 34 " "Parameter \"WIDTH_B\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050632 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733316050632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f5h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f5h1 " "Found entity 1: altsyncram_f5h1" {  } { { "db/altsyncram_f5h1.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/altsyncram_f5h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316050696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316050696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|lpm_mult:Mult3\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316050756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|lpm_mult:Mult3 " "Instantiated megafunction \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 34 " "Parameter \"LPM_WIDTHA\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 49 " "Parameter \"LPM_WIDTHP\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 49 " "Parameter \"LPM_WIDTHR\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050756 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733316050756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a6t " "Found entity 1: mult_a6t" {  } { { "db/mult_a6t.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_a6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316050801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316050801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|lpm_mult:Mult2\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316050819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY1\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 34 " "Parameter \"LPM_WIDTHA\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050819 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733316050819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_36t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316050856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316050856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316050864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050864 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733316050864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k9t " "Found entity 1: mult_k9t" {  } { { "db/mult_k9t.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316050900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316050900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult3\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316050906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult3 " "Instantiated megafunction \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316050906 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733316050906 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "1 " "Converted 1 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 16 " "Used 16 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 16 16 " "Used 16 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 16 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1733316051254 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1733316051254 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "1 " "Converted the following 1 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|mac_out4\"" {  } { { "db/mult_k9t.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 12 -1 0 } } { "../RADIX2.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RADIX2.v" 96 0 0 } } { "../MODIFY_FFT2.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/MODIFY_FFT2.v" 154 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v" 91 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733316051254 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_k9t.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 12 -1 0 } } { "../RADIX2.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RADIX2.v" 96 0 0 } } { "../MODIFY_FFT2.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/MODIFY_FFT2.v" 154 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v" 91 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733316051254 ""}  } { { "db/mult_k9t.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/multiply.v" 12 -1 0 } } { "../RADIX2.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/RADIX2.v" 96 0 0 } } { "../MODIFY_FFT2.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/MODIFY_FFT2.v" 154 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v" 91 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051254 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1733316051254 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 15 " "Used 15 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 15 15 " "Used 15 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 15 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1733316051254 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1733316051254 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1733316051254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_k9t.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316051301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 2 " "Parameter \"dataa_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 15 " "Parameter \"datab_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 17 " "Parameter \"output_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051301 ""}  } { { "db/mult_k9t.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733316051301 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\", which is child of megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 287 3 0 } } { "db/mult_k9t.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316051342 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\", which is child of megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "db/mult_k9t.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316051374 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 299 9 0 } } { "db/mult_k9t.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316051389 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 397 9 0 } } { "db/mult_k9t.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316051404 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "db/mult_k9t.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316051427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ugh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ugh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ugh " "Found entity 1: add_sub_ugh" {  } { { "db/add_sub_ugh.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/add_sub_ugh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316051467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316051467 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00030 MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00030\", which is child of megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 959 39 0 } } { "db/mult_k9t.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316051470 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00032 MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00032\", which is child of megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 971 44 0 } } { "db/mult_k9t.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316051473 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|altshift:external_latency_ffs MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "db/mult_k9t.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316051485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_k9t.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf" 63 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316051508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"MODIFY_FFT2:MODIFY_FFT\|RADIX2:RADIX2\|multiply:MULTIPLY2\|lpm_mult:Mult2\|mult_k9t:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 17 " "Parameter \"dataa_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 17 " "Parameter \"output_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733316051509 ""}  } { { "db/mult_k9t.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mult_k9t.tdf" 63 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733316051509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_0s82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_0s82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_0s82 " "Found entity 1: mac_out_0s82" {  } { { "db/mac_out_0s82.tdf" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/db/mac_out_0s82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733316051545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316051545 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "406 " "Ignored 406 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "406 " "Ignored 406 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1733316051857 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1733316051857 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/seg7_data2.v" 156 -1 0 } } { "../CONTROL.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/CONTROL.v" 116 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1733316051883 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1733316051883 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_VERSION_MODEL/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733316052876 "|top_module|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733316052876 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733316053083 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733316067447 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/output_files/top_module.map.smsg " "Generated suppressed messages file D:/Digital chipset design/FFT_VERSION_MODEL/Quartus/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316067630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733316067932 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733316067932 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4363 " "Implemented 4363 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733316068202 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733316068202 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4249 " "Implemented 4249 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733316068202 ""} { "Info" "ICUT_CUT_TM_RAMS" "68 " "Implemented 68 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733316068202 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1733316068202 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733316068202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733316068235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 15:41:08 2024 " "Processing ended: Wed Dec 04 15:41:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733316068235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733316068235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733316068235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733316068235 ""}
