INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys-1A/Minisys-1A-CPU/Minisys-1A.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetch32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys-1A/Minisys-1A-CPU/Minisys-1A.srcs/sim_1/new/ifetch32_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetch32_sim
