# SiC MOSFET with Integrated SBD â€“ Performance Prediction (Research Paper Reproduction)

## ðŸ“Œ Project Overview

This repository is my attempt to **reproduce the research paper**:

> **"SiC MOSFET with Integrated SBD Device Performance Prediction Method Based on Neural Network"**

The project demonstrates:
- **Device Simulation** of a SiC MOSFET integrated with a Schottky Barrier Diode (SBD) using Silvaco ATLAS.
- **Graphical Analysis** of device characteristics (Output, Input, Breakdown).
- **Generalized Simulation Automation** for 625 parameter variations (P-well doping, P-well depth, JFET width, SBD width).
- **Neural Network Model** to predict device performance parameters (Specific On-Resistance \(R_{on,sp}\), Threshold Voltage \(V_{th}\), Breakdown Voltage (BV)) from structural parameters.

âš ï¸ Due to **hardware limitations**, I could not execute all 625 simulations and train the ML model on the full dataset. However:
- The **entire pipeline is implemented**.
- The **neural network architecture is ready** and can be trained by anyone with sufficient computational resources.

---

## ðŸ“– My Journey

I began this project **at the end of July**, with **zero prior knowledge of Silvaco ATLAS**.  
Here's how the implementation progressed:

1. **Learning Silvaco from Scratch:**  
   - With no proper tutorials or guides available online, I relied solely on the **1200-page Silvaco manual**.  
   - Progress was slow and debugging was extremely challenging due to limited online support.

2. **Single Device Simulation:**  
   - Implemented the given SiC MOSFET with integrated SBD structure as described in the paper.
   - Extracted **I-V characteristics** and threshold voltage \(V_{th}\).  
   - The paper reported \(V_{th} = 6.101V\), whereas my simulation resulted in **5.0889V** because:
     - Some device parameters were not specified in the paper.
     - Computational limitations forced me to use **less coarse meshing**, affecting accuracy.

3. **Graph Generation:**  
   - Reproduced **Output Characteristics**, **Input Characteristics**, and **Breakdown Characteristics** as shown in the paper.
   - Scripts were written to automatically plot results from Silvaco simulation outputs.

4. **Generalized Simulation:**  
   - Developed a **parameter sweep automation program** to simulate 625 devices with varying:
     - P-well doping  
     - P-well depth  
     - JFET width  
     - SBD width  
   - The code is fully functional but could not be fully executed due to resource constraints (one simulation takes ~40 min on my machine).

5. **Machine Learning Model:**  
   - Implemented the **neural network architecture** described in the paper to predict device performance metrics.
   - Ready to train once the full dataset is generated.

---

## ðŸš§ Challenges with Silvaco

Working with Silvaco ATLAS was one of the most challenging aspects of this project:

- **âŒ Lack of Learning Resources:**  
  No proper tutorials or guides are available online for complex device simulations.  
  Most learning had to come from the **1200+ page manual**, making the process time-consuming.

- **âš ï¸ Debugging Issues:**  
  Errors are often cryptic and require multiple trial-and-error attempts to resolve.

- **â³ Extremely Slow Simulations:**  
  Each device structure takes **30â€“40 minutes to simulate**, making large-scale parameter sweeps difficult on a personal machine.

---


---

## ðŸ“Š Results (Single Device)

- The following section compares the **results from the paper** with **my simulation results** for a single MOSFET.

### 1ï¸âƒ£ Threshold Voltage \(V_{th}\)
- **Paper:** 6.101 V  
- **My Simulation:** 5.0889 V

âš ï¸ **Reason for Deviation:**  
- Missing some parameter definitions in the paper.  
- Computational limits forced me to use a **less fine mesh**, impacting accuracy.

---

### 2ï¸âƒ£ Graphical Comparisons

#### ðŸ”¹ Output Characteristics
- **Paper Graph:**  
![Paper Output Graph](path_to_paper_output_graph.png)

- **My Simulation Graph:**  
![My Output Graph](path_to_my_output_graph.png)

---

#### ðŸ”¹ Input Characteristics
- **Paper Graph:**  
![Paper Input Graph](path_to_paper_input_graph.png)

- **My Simulation Graph:**  
![My Input Graph](path_to_my_input_graph.png)

---

#### ðŸ”¹ Breakdown Characteristics
- **Paper Graph:**  
![Paper Breakdown Graph](path_to_paper_breakdown_graph.png)

- **My Simulation Graph:**  
![My Breakdown Graph](path_to_my_breakdown_graph.png)

---

## ðŸ§  Neural Network Implementation

- Predicts:
  - Specific ON-resistance \(R_{on,sp}\)
  - Threshold voltage \(V_{th}\)
  - Breakdown voltage (BV)
- Input Parameters:
  - P-well doping
  - P-well depth
  - JFET width
  - SBD width

> The **model architecture** is implemented but not trained on the full dataset due to limited compute power.  
> Anyone with access to a high-performance machine and a Silvaco license can use this code to **generate the dataset and train the model**.

---

## ðŸš€ How This Repo Can Help You

- Provides **ready-to-use Silvaco scripts** for simulating a SiC MOSFET-SBD device.
- Shows how to **automate large-scale simulations** for parametric analysis.
- Offers a **template for building ML-based prediction models** for semiconductor devices.
- A good **starting point for beginners in Silvaco** to learn:
  - How to structure a device simulation project.
  - How to extract and visualize results.
  - How to integrate ML with TCAD simulations.

---

## ðŸ› ï¸ Future Work

- Run all **625 simulations** on a high-performance machine.
- Train and validate the **neural network model** with the full dataset.
- Improve mesh refinement for higher accuracy results.
- Extend the pipeline to other **SiC-based power devices**.

---

## ðŸ“œ References

- **Original Paper:**  
*"SiC MOSFET with Integrated SBD Device Performance Prediction Method Based on Neural Network"*  
(Include DOI or link if available)

---

> **Disclaimer:** This repository is for educational and research purposes only.  
> It assumes you have access to a **licensed version of Silvaco ATLAS/DeckBuild**.

---


