$date
	Mon Aug 29 20:57:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_cpu_checker $end
$var wire 2 ! format_type [1:0] $end
$var wire 4 " error_code [3:0] $end
$var reg 8 # char [7:0] $end
$var reg 1 $ clk $end
$var reg 16 % freq [15:0] $end
$var reg 1 & reset $end
$scope module u_cpu_checker $end
$var wire 8 ' char [7:0] $end
$var wire 1 $ clk $end
$var wire 16 ( freq [15:0] $end
$var wire 1 & reset $end
$var wire 2 ) format_type [1:0] $end
$var reg 32 * addr [31:0] $end
$var reg 4 + error_code [3:0] $end
$var reg 16 , grf [15:0] $end
$var reg 32 - pc [31:0] $end
$var reg 4 . state [3:0] $end
$var reg 1 / sw1 $end
$var reg 1 0 sw2 $end
$var reg 1 1 sw3 $end
$var reg 1 2 sw4 $end
$var reg 16 3 time1 [15:0] $end
$var reg 16 4 tmp1 [15:0] $end
$var reg 32 5 tmp2 [31:0] $end
$var integer 32 6 dexcnt [31:0] $end
$var integer 32 7 flag [31:0] $end
$var integer 32 8 hexcnt [31:0] $end
$var integer 32 9 spacecnt [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 9
b0 8
bx 7
b0 6
b0 5
bx 4
b0 3
02
01
00
0/
b0 .
b0 -
b0 ,
bx +
b0 *
b0 )
b100 (
b0 '
1&
b100 %
0$
b0 #
bx "
b0 !
$end
#1000
b0 "
b0 +
b0 4
1$
#2000
0$
#3000
b0 4
1$
#4000
0$
#5000
b0 4
1$
#6000
0$
#7000
b0 4
1$
#8000
0$
#9000
b0 4
1$
#10000
0$
0&
#11000
b100 4
1$
#12000
0$
b1011110 #
b1011110 '
#13000
b1 .
1$
#14000
0$
b110011 #
b110011 '
#15000
b1 6
b11 3
1$
#16000
0$
b110010 #
b110010 '
#17000
b10 6
b100000 3
1$
#18000
0$
b1000000 #
b1000000 '
#19000
b0 6
b10 .
1$
#20000
0$
b110000 #
b110000 '
#21000
b1 8
1$
#22000
0$
#23000
b10 8
1$
#24000
0$
#25000
b11 8
1$
#26000
0$
#27000
b100 8
1$
#28000
0$
b110011 #
b110011 '
#29000
b101 8
b11 -
1$
#30000
0$
b110000 #
b110000 '
#31000
b110 8
b110000 -
1$
#32000
0$
#33000
b111 8
b1100000000 -
1$
#34000
0$
b110100 #
b110100 '
#35000
b1000 8
b11000000000100 -
1$
#36000
0$
b111010 #
b111010 '
#37000
b11 .
b0 8
1$
#38000
0$
b100000 #
b100000 '
#39000
1$
#40000
0$
b100100 #
b100100 '
#41000
b100 .
b0 7
1$
#42000
0$
b110000 #
b110000 '
#43000
b1 6
1$
#44000
0$
#45000
b10 6
1$
#46000
0$
b110100 #
b110100 '
#47000
b11 6
b100 ,
1$
#48000
0$
b110000 #
b110000 '
#49000
b100 6
b101000 ,
1$
#50000
0$
b111100 #
b111100 '
#51000
b101 .
b0 6
1$
#52000
0$
b111101 #
b111101 '
#53000
b110 .
1$
#54000
0$
b110001 #
b110001 '
#55000
b1 8
1$
#56000
0$
b110010 #
b110010 '
#57000
b10 8
1$
#58000
0$
b110011 #
b110011 '
#59000
b11 8
1$
#60000
0$
b110100 #
b110100 '
#61000
b100 8
1$
#62000
0$
b110101 #
b110101 '
#63000
b101 8
1$
#64000
0$
b110110 #
b110110 '
#65000
b110 8
1$
#66000
0$
b110111 #
b110111 '
#67000
b111 8
1$
#68000
0$
b111000 #
b111000 '
#69000
b1000 8
1$
#70000
0$
b100011 #
b100011 '
#71000
b1 !
b1 )
b1000 "
b1000 +
b100000 5
b10 4
b0 8
b111 .
1$
#72000
0$
b100000 #
b100000 '
#73000
b0 !
b0 )
b0 ,
b0 -
b0 3
b0 .
b0 "
b0 +
b0 5
b100 4
1$
#74000
0$
#75000
1$
#76000
0$
#77000
1$
#78000
0$
#79000
1$
#80000
0$
#81000
1$
#82000
0$
#83000
1$
#84000
0$
#85000
1$
#86000
0$
#87000
1$
#88000
0$
#89000
1$
#90000
0$
#91000
1$
#92000
0$
#93000
1$
#94000
0$
#95000
1$
#96000
0$
