
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104697                       # Number of seconds simulated
sim_ticks                                104697390126                       # Number of ticks simulated
final_tick                               631691287404                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 145323                       # Simulator instruction rate (inst/s)
host_op_rate                                   183376                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6915754                       # Simulator tick rate (ticks/s)
host_mem_usage                               16885388                       # Number of bytes of host memory used
host_seconds                                 15138.97                       # Real time elapsed on the host
sim_insts                                  2200046591                       # Number of instructions simulated
sim_ops                                    2776125268                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      9350528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5055360                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14409344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1963520                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1963520                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        73051                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        39495                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                112573                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15340                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15340                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     89310039                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     48285444                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               137628493                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15893                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17116                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              33009                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18754240                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18754240                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18754240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     89310039                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17116                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     48285444                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              156382733                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               251072879                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21943274                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17780116                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015311                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8989344                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8282227                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2464868                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91158                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185536932                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121944563                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21943274                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10747095                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26713881                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6166523                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5184899                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11612931                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2013416                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221543638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.676416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.047817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194829757     87.94%     87.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2484895      1.12%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1956955      0.88%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4590366      2.07%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          998788      0.45%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555465      0.70%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1181862      0.53%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          742346      0.34%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13203204      5.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221543638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.087398                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.485694                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183437378                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7344931                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26604906                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        90056                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4066361                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3780763                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42180                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149557355                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77797                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4066361                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       183946040                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2375480                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3481347                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26153848                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1520556                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149422164                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        43027                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        278838                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539268                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       257422                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210220006                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697222175                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697222175                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39524488                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35510                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18970                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4778755                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14537713                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7200517                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       131393                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1600122                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148353958                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35493                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139374980                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       143731                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24737516                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51456005                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2425                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221543638                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.629108                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300475                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161438108     72.87%     72.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25773628     11.63%     84.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12494972      5.64%     90.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8335016      3.76%     93.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7725528      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2591194      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2676953      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379352      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       128887      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221543638                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400366     59.22%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138006     20.41%     79.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137649     20.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117073402     84.00%     84.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113639      1.52%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13026167      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7145238      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139374980                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.555118                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             676021                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004850                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501113348                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173127446                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135797537                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140051001                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       351494                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3303776                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1008                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          479                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       174791                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4066361                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1550070                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98138                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148389451                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10149                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14537713                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7200517                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18959                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         83034                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          479                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1097530                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1139802                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2237332                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136833611                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12576180                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2541367                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19720174                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19404204                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7143994                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.544996                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135798238                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135797537                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80442010                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222016745                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.540869                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362324                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25581281                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2016708                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217477277                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.564700                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369433                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165910348     76.29%     76.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24269896     11.16%     87.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10596689      4.87%     92.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6017479      2.77%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4359404      2.00%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1708985      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1325185      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954307      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2334984      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217477277                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2334984                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           363532957                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300847761                       # The number of ROB writes
system.switch_cpus0.timesIdled                3018828                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               29529241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.510729                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.510729                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.398291                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.398291                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616346572                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189149536                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138104388                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               251072879                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21969528                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17827447                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2021865                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8907326                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8320924                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2385406                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95496                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    190328803                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122518097                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21969528                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10706330                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26977862                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6174790                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5383661                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11761084                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2020259                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    226817159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.663575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.022380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       199839297     88.11%     88.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1877737      0.83%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3426287      1.51%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3157865      1.39%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2005847      0.88%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1649633      0.73%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          944840      0.42%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          959518      0.42%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12956135      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    226817159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087503                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.487978                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       188395831                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7334337                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26914753                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        45626                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4126608                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3797904                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     150408781                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1286                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4126608                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       188878792                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1319662                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4912829                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26447842                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1131415                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     150282858                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        180980                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       491043                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    213140568                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    700071505                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    700071505                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175405329                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37735213                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34543                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17272                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4197129                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14209668                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7337198                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        82990                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1624508                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149275763                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34544                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140909613                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       118383                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22594043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47642995                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    226817159                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.621248                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.295199                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    166038627     73.20%     73.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25733555     11.35%     84.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13849147      6.11%     90.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7010566      3.09%     93.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8347486      3.68%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2708616      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2535874      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       448506      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       144782      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    226817159                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         424329     59.46%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        148349     20.79%     80.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       140990     19.76%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118486604     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2021121      1.43%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17271      0.01%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13070599      9.28%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7314018      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140909613                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.561230                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             713668                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005065                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    509468435                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171904565                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137857618                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141623281                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       273774                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2774951                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        93394                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4126608                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         932379                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       115946                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149310307                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        76236                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14209668                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7337198                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17272                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        101083                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1077902                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1127611                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2205513                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138879415                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12611553                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2030197                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19925419                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19602693                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7313866                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.553144                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137857665                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137857618                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79582194                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        221671106                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.549074                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.359010                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102155387                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125783415                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23527225                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34544                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2047548                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    222690551                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.564835                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.364520                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169715855     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24389841     10.95%     87.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12648574      5.68%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4063478      1.82%     94.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5584268      2.51%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1871994      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1083022      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       957334      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2376185      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    222690551                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102155387                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125783415                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18678521                       # Number of memory references committed
system.switch_cpus1.commit.loads             11434717                       # Number of loads committed
system.switch_cpus1.commit.membars              17272                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18155475                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113321276                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2594331                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2376185                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           369625006                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          302747931                       # The number of ROB writes
system.switch_cpus1.timesIdled                2947518                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               24255720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102155387                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125783415                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102155387                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.457755                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.457755                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.406875                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.406875                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       624659045                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192933888                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138783812                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34544                       # number of misc regfile writes
system.l2.replacements                         128222                       # number of replacements
system.l2.tagsinuse                                64                       # Cycle average of tags in use
system.l2.total_refs                              304                       # Total number of references to valid blocks.
system.l2.sampled_refs                         128286                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.002370                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             8.354336                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.005164                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     35.055219                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.007389                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     20.562001                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.010440                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.005450                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.130537                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000081                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.547738                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000115                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.321281                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.000163                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.000085                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          156                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          148                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     304                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15649                       # number of Writeback hits
system.l2.Writeback_hits::total                 15649                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data          156                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          148                       # number of demand (read+write) hits
system.l2.demand_hits::total                      304                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          156                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          148                       # number of overall hits
system.l2.overall_hits::total                     304                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        73051                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        39495                       # number of ReadReq misses
system.l2.ReadReq_misses::total                112573                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        73051                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        39495                       # number of demand (read+write) misses
system.l2.demand_misses::total                 112573                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        73051                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        39495                       # number of overall misses
system.l2.overall_misses::total                112573                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2015690                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  12123608533                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2074860                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   6501585863                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     18629284946                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2015690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  12123608533                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2074860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   6501585863                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18629284946                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2015690                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  12123608533                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2074860                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   6501585863                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18629284946                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73207                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39643                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              112877                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15649                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15649                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73207                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39643                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112877                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73207                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39643                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112877                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.997869                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.996267                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.997307                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.997869                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.996267                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997307                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.997869                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.996267                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997307                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 155053.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165960.883944                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148204.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164617.948171                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165486.261768                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 155053.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165960.883944                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148204.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164617.948171                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165486.261768                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 155053.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165960.883944                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148204.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164617.948171                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165486.261768                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15340                       # number of writebacks
system.l2.writebacks::total                     15340                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        73051                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        39495                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           112573                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        73051                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        39495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            112573                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        73051                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        39495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           112573                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1258622                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   7867125934                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1260711                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   4200338668                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12069983935                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1258622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   7867125934                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1260711                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   4200338668                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12069983935                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1258622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   7867125934                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1260711                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   4200338668                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12069983935                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.997869                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.996267                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.997307                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.997869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.996267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997307                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.997869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.996267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997307                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96817.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107693.610409                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90050.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106351.149968                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 107219.172759                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 96817.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107693.610409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90050.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106351.149968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107219.172759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 96817.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107693.610409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90050.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106351.149968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107219.172759                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996660                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011620540                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060326.965377                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996660                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11612916                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11612916                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11612916                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11612916                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11612916                       # number of overall hits
system.cpu0.icache.overall_hits::total       11612916                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2514919                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2514919                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2514919                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2514919                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2514919                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2514919                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11612931                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11612931                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11612931                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11612931                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11612931                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11612931                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 167661.266667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 167661.266667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 167661.266667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 167661.266667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 167661.266667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 167661.266667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2123590                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2123590                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2123590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2123590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2123590                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2123590                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163353.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163353.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73207                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179482455                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73463                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2443.168057                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.004907                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.995093                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902363                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097637                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9419148                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9419148                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18714                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18714                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16411806                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16411806                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16411806                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16411806                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       180856                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       180856                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       180856                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        180856                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       180856                       # number of overall misses
system.cpu0.dcache.overall_misses::total       180856                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33746702167                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33746702167                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33746702167                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33746702167                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33746702167                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33746702167                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9600004                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9600004                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16592662                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16592662                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16592662                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16592662                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018839                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018839                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010900                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010900                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010900                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010900                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 186594.319055                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 186594.319055                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 186594.319055                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 186594.319055                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 186594.319055                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 186594.319055                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7222                       # number of writebacks
system.cpu0.dcache.writebacks::total             7222                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107649                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107649                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107649                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107649                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107649                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107649                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73207                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73207                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73207                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73207                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73207                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73207                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12757976393                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12757976393                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12757976393                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12757976393                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12757976393                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12757976393                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007626                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007626                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004412                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004412                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004412                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004412                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 174272.629571                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 174272.629571                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 174272.629571                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 174272.629571                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 174272.629571                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 174272.629571                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997045                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009659918                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180690.967603                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997045                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11761068                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11761068                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11761068                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11761068                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11761068                       # number of overall hits
system.cpu1.icache.overall_hits::total       11761068                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2562607                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2562607                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2562607                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2562607                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2562607                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2562607                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11761084                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11761084                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11761084                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11761084                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11761084                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11761084                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 160162.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 160162.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 160162.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 160162.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 160162.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 160162.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2191260                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2191260                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2191260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2191260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2191260                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2191260                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 156518.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 156518.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 156518.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 156518.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 156518.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 156518.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39643                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168126502                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39899                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4213.802401                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.246138                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.753862                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907211                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092789                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9478440                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9478440                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7210990                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7210990                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17272                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17272                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17272                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17272                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16689430                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16689430                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16689430                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16689430                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       119473                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       119473                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       119473                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        119473                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       119473                       # number of overall misses
system.cpu1.dcache.overall_misses::total       119473                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22587516220                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22587516220                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22587516220                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22587516220                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22587516220                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22587516220                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9597913                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9597913                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7210990                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7210990                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17272                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17272                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16808903                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16808903                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16808903                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16808903                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012448                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012448                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007108                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007108                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007108                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007108                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 189059.588526                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 189059.588526                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 189059.588526                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 189059.588526                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 189059.588526                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 189059.588526                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8427                       # number of writebacks
system.cpu1.dcache.writebacks::total             8427                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79830                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79830                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79830                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79830                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79830                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79830                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39643                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39643                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39643                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39643                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39643                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39643                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6851206614                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6851206614                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6851206614                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6851206614                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6851206614                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6851206614                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004130                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004130                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002358                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002358                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002358                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002358                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172822.607119                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 172822.607119                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 172822.607119                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 172822.607119                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 172822.607119                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 172822.607119                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
