ARM GAS  /tmp/ccDlQUlf.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.Error_Handler,"ax",%progbits
  19              		.align	1
  20              		.global	Error_Handler
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	Error_Handler:
  26              	.LFB67:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "i2c.h"
  22:Core/Src/main.c **** #include "spi.h"
  23:Core/Src/main.c **** #include "usart.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** #include "LoRa.h"
  29:Core/Src/main.c **** #include "gps.h"
  30:Core/Src/main.c **** #include "ssd1306.h"
  31:Core/Src/main.c **** #include "ssd1306_tests.h"
  32:Core/Src/main.c **** #include "ssd1306_fonts.h"
ARM GAS  /tmp/ccDlQUlf.s 			page 2


  33:Core/Src/main.c **** /* USER CODE END Includes */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* USER CODE END PTD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PD */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  46:Core/Src/main.c **** /* USER CODE BEGIN PM */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PM */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE BEGIN PV */
  53:Core/Src/main.c **** // i2c for oled
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** // declaring the object
  56:Core/Src/main.c **** LoRa lora;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PV */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  61:Core/Src/main.c **** void SystemClock_Config(void);
  62:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PFP */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  67:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* USER CODE END 0 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /**
  72:Core/Src/main.c ****   * @brief  The application entry point.
  73:Core/Src/main.c ****   * @retval int
  74:Core/Src/main.c ****   */
  75:Core/Src/main.c **** int main(void)
  76:Core/Src/main.c **** {
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END 1 */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  85:Core/Src/main.c ****   HAL_Init();
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE END Init */
ARM GAS  /tmp/ccDlQUlf.s 			page 3


  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Configure the system clock */
  92:Core/Src/main.c ****   SystemClock_Config();
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE END SysInit */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Initialize all configured peripherals */
  99:Core/Src/main.c ****   MX_GPIO_Init();
 100:Core/Src/main.c ****   MX_USART2_UART_Init();
 101:Core/Src/main.c ****   MX_SPI1_Init();
 102:Core/Src/main.c ****   MX_I2C1_Init();
 103:Core/Src/main.c ****   MX_USART1_UART_Init();
 104:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** 
 107:Core/Src/main.c **** // ======================OLED SETUP =============================
 108:Core/Src/main.c ****     // Initialize the display
 109:Core/Src/main.c ****     ssd1306_Init();
 110:Core/Src/main.c ****     
 111:Core/Src/main.c ****     // Clear the display buffer
 112:Core/Src/main.c ****     ssd1306_Fill(Black);
 113:Core/Src/main.c ****     
 114:Core/Src/main.c ****     // Set cursor position and write text
 115:Core/Src/main.c ****     ssd1306_SetCursor(0, 0);
 116:Core/Src/main.c ****     ssd1306_WriteString("Hello World!", Font_11x18, White);
 117:Core/Src/main.c ****     
 118:Core/Src/main.c ****     // Update the physical display
 119:Core/Src/main.c ****     ssd1306_UpdateScreen();
 120:Core/Src/main.c **** 
 121:Core/Src/main.c **** /* ====================== LORA SETUP ==========================
 122:Core/Src/main.c **** // configuring SPI pins for lora
 123:Core/Src/main.c **** 
 124:Core/Src/main.c **** lora.CS_port		= NSS_GPIO_PORT;
 125:Core/Src/main.c **** lora.CS_pin		= NSS_Pin;
 126:Core/Src/main.c **** lora.reset_port		= LoRa_RST_GPIO_PORT;
 127:Core/Src/main.c **** lora.reset_pin		= LoRa_RST_PIN;
 128:Core/Src/main.c **** lora.DIO0_port		= DIO0_GPIO_PORT;
 129:Core/Src/main.c **** lora.DIO0_pin		= DIO0_Pin;
 130:Core/Src/main.c **** lora.hSPIx		= &hspi1;
 131:Core/Src/main.c **** 
 132:Core/Src/main.c **** char		send_data[200];
 133:Core/Src/main.c **** uint16_t	status = LoRa_init(&lora);
 134:Core/Src/main.c **** memset(send_data, NULL, 200);
 135:Core/Src/main.c **** 
 136:Core/Src/main.c **** if (status == LORA_OK)
 137:Core/Src/main.c **** 	{
 138:Core/Src/main.c **** 		// whatever
 139:Core/Src/main.c **** 		snprintf(send_data, sizeof(send_data), "\n\r LoRa OK! :)");
 140:Core/Src/main.c **** 		LoRa_transmit(&lora, (uint8_t*)send_data, 120, 100);
 141:Core/Src/main.c **** 		HAL_UART_Transmit(&debugUART, (uint8_t*)send_data, 200, 200);
 142:Core/Src/main.c **** 		ssd1306_SetCursor(0, 0);
 143:Core/Src/main.c **** 		ssd1306_WriteString("Sent: LoRa OK!", Font_11x18, White);
 144:Core/Src/main.c **** 	}
 145:Core/Src/main.c **** else if (status == LORA_NOT_FOUND)
 146:Core/Src/main.c **** 	{
ARM GAS  /tmp/ccDlQUlf.s 			page 4


 147:Core/Src/main.c **** 		// mcu cant communicate with lora
 148:Core/Src/main.c **** 	}
 149:Core/Src/main.c **** else if (status == LORA_UNAVAILABLE)
 150:Core/Src/main.c **** 	{
 151:Core/Src/main.c **** 		// setup is not correct
 152:Core/Src/main.c **** 	}
 153:Core/Src/main.c **** 
 154:Core/Src/main.c **** 
 155:Core/Src/main.c **** lora.frequency      = 434;
 156:Core/Src/main.c **** lora.spreadingFactor = SF_9;
 157:Core/Src/main.c **** lora.bandWidth      = BW_250KHz;
 158:Core/Src/main.c **** lora.crcRate        = CR_4_8;
 159:Core/Src/main.c **** lora.power          = POWER_17db;
 160:Core/Src/main.c **** lora.overCurrentProtection = 130;
 161:Core/Src/main.c **** lora.preamble       = 10;
 162:Core/Src/main.c **** */
 163:Core/Src/main.c **** 
 164:Core/Src/main.c **** 
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* USER CODE END 2 */
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /* Infinite loop */
 169:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 170:Core/Src/main.c ****   while (1)
 171:Core/Src/main.c ****   {
 172:Core/Src/main.c ****     /* USER CODE END WHILE */
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 175:Core/Src/main.c ****   }
 176:Core/Src/main.c ****   /* USER CODE END 3 */
 177:Core/Src/main.c **** }
 178:Core/Src/main.c **** 
 179:Core/Src/main.c **** /**
 180:Core/Src/main.c ****   * @brief System Clock Configuration
 181:Core/Src/main.c ****   * @retval None
 182:Core/Src/main.c ****   */
 183:Core/Src/main.c **** void SystemClock_Config(void)
 184:Core/Src/main.c **** {
 185:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 186:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 189:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 190:Core/Src/main.c ****   */
 191:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 192:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 193:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 194:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 198:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 199:Core/Src/main.c ****   {
 200:Core/Src/main.c ****     Error_Handler();
 201:Core/Src/main.c ****   }
 202:Core/Src/main.c **** 
 203:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
ARM GAS  /tmp/ccDlQUlf.s 			page 5


 204:Core/Src/main.c ****   */
 205:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 206:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 207:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 208:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 209:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 210:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 213:Core/Src/main.c ****   {
 214:Core/Src/main.c ****     Error_Handler();
 215:Core/Src/main.c ****   }
 216:Core/Src/main.c **** }
 217:Core/Src/main.c **** 
 218:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c **** /* USER CODE END 4 */
 221:Core/Src/main.c **** 
 222:Core/Src/main.c **** /**
 223:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 224:Core/Src/main.c ****   * @retval None
 225:Core/Src/main.c ****   */
 226:Core/Src/main.c **** void Error_Handler(void)
 227:Core/Src/main.c **** {
  27              		.loc 1 227 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 228:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 229:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 230:Core/Src/main.c ****   __disable_irq();
  33              		.loc 1 230 3 view .LVU1
  34              	.LBB4:
  35              	.LBI4:
  36              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  /tmp/ccDlQUlf.s 			page 6


  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccDlQUlf.s 			page 7


  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccDlQUlf.s 			page 8


 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  37              		.loc 2 140 27 view .LVU2
  38              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  39              		.loc 2 142 3 view .LVU3
  40              		.syntax unified
  41              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  42 0000 72B6     		cpsid i
  43              	@ 0 "" 2
  44              		.thumb
  45              		.syntax unified
  46              	.L2:
  47              	.LBE5:
  48              	.LBE4:
 231:Core/Src/main.c ****   while (1)
  49              		.loc 1 231 3 view .LVU4
 232:Core/Src/main.c ****   {
 233:Core/Src/main.c ****   }
  50              		.loc 1 233 3 view .LVU5
 231:Core/Src/main.c ****   while (1)
  51              		.loc 1 231 9 view .LVU6
  52 0002 FEE7     		b	.L2
  53              		.cfi_endproc
  54              	.LFE67:
  56              		.section	.text.SystemClock_Config,"ax",%progbits
  57              		.align	1
  58              		.global	SystemClock_Config
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  63              	SystemClock_Config:
  64              	.LFB66:
 184:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  65              		.loc 1 184 1 view -0
  66              		.cfi_startproc
  67              		@ args = 0, pretend = 0, frame = 64
  68              		@ frame_needed = 0, uses_anonymous_args = 0
  69 0000 10B5     		push	{r4, lr}
  70              	.LCFI0:
  71              		.cfi_def_cfa_offset 8
  72              		.cfi_offset 4, -8
  73              		.cfi_offset 14, -4
  74 0002 90B0     		sub	sp, sp, #64
  75              	.LCFI1:
  76              		.cfi_def_cfa_offset 72
 185:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  77              		.loc 1 185 3 view .LVU8
 185:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  78              		.loc 1 185 22 is_stmt 0 view .LVU9
  79 0004 06AC     		add	r4, sp, #24
  80 0006 2822     		movs	r2, #40
ARM GAS  /tmp/ccDlQUlf.s 			page 9


  81 0008 0021     		movs	r1, #0
  82 000a 2046     		mov	r0, r4
  83 000c FFF7FEFF 		bl	memset
  84              	.LVL0:
 186:Core/Src/main.c **** 
  85              		.loc 1 186 3 is_stmt 1 view .LVU10
 186:Core/Src/main.c **** 
  86              		.loc 1 186 22 is_stmt 0 view .LVU11
  87 0010 0023     		movs	r3, #0
  88 0012 0193     		str	r3, [sp, #4]
  89 0014 0293     		str	r3, [sp, #8]
  90 0016 0393     		str	r3, [sp, #12]
  91 0018 0493     		str	r3, [sp, #16]
  92 001a 0593     		str	r3, [sp, #20]
 191:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  93              		.loc 1 191 3 is_stmt 1 view .LVU12
 191:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  94              		.loc 1 191 36 is_stmt 0 view .LVU13
  95 001c 0122     		movs	r2, #1
  96 001e 0692     		str	r2, [sp, #24]
 192:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  97              		.loc 1 192 3 is_stmt 1 view .LVU14
 192:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  98              		.loc 1 192 30 is_stmt 0 view .LVU15
  99 0020 4FF48033 		mov	r3, #65536
 100 0024 0793     		str	r3, [sp, #28]
 193:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 101              		.loc 1 193 3 is_stmt 1 view .LVU16
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 102              		.loc 1 194 3 view .LVU17
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 103              		.loc 1 194 30 is_stmt 0 view .LVU18
 104 0026 0A92     		str	r2, [sp, #40]
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 105              		.loc 1 195 3 is_stmt 1 view .LVU19
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 106              		.loc 1 195 34 is_stmt 0 view .LVU20
 107 0028 0222     		movs	r2, #2
 108 002a 0D92     		str	r2, [sp, #52]
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 109              		.loc 1 196 3 is_stmt 1 view .LVU21
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 110              		.loc 1 196 35 is_stmt 0 view .LVU22
 111 002c 0E93     		str	r3, [sp, #56]
 197:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 112              		.loc 1 197 3 is_stmt 1 view .LVU23
 197:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 113              		.loc 1 197 32 is_stmt 0 view .LVU24
 114 002e 4FF4E013 		mov	r3, #1835008
 115 0032 0F93     		str	r3, [sp, #60]
 198:Core/Src/main.c ****   {
 116              		.loc 1 198 3 is_stmt 1 view .LVU25
 198:Core/Src/main.c ****   {
 117              		.loc 1 198 7 is_stmt 0 view .LVU26
 118 0034 2046     		mov	r0, r4
 119 0036 FFF7FEFF 		bl	HAL_RCC_OscConfig
 120              	.LVL1:
ARM GAS  /tmp/ccDlQUlf.s 			page 10


 198:Core/Src/main.c ****   {
 121              		.loc 1 198 6 discriminator 1 view .LVU27
 122 003a 78B9     		cbnz	r0, .L7
 205:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 123              		.loc 1 205 3 is_stmt 1 view .LVU28
 205:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 124              		.loc 1 205 31 is_stmt 0 view .LVU29
 125 003c 0F23     		movs	r3, #15
 126 003e 0193     		str	r3, [sp, #4]
 207:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 127              		.loc 1 207 3 is_stmt 1 view .LVU30
 207:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 128              		.loc 1 207 34 is_stmt 0 view .LVU31
 129 0040 0221     		movs	r1, #2
 130 0042 0291     		str	r1, [sp, #8]
 208:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 131              		.loc 1 208 3 is_stmt 1 view .LVU32
 208:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 132              		.loc 1 208 35 is_stmt 0 view .LVU33
 133 0044 0023     		movs	r3, #0
 134 0046 0393     		str	r3, [sp, #12]
 209:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 135              		.loc 1 209 3 is_stmt 1 view .LVU34
 209:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 136              		.loc 1 209 36 is_stmt 0 view .LVU35
 137 0048 4FF48062 		mov	r2, #1024
 138 004c 0492     		str	r2, [sp, #16]
 210:Core/Src/main.c **** 
 139              		.loc 1 210 3 is_stmt 1 view .LVU36
 210:Core/Src/main.c **** 
 140              		.loc 1 210 36 is_stmt 0 view .LVU37
 141 004e 0593     		str	r3, [sp, #20]
 212:Core/Src/main.c ****   {
 142              		.loc 1 212 3 is_stmt 1 view .LVU38
 212:Core/Src/main.c ****   {
 143              		.loc 1 212 7 is_stmt 0 view .LVU39
 144 0050 01A8     		add	r0, sp, #4
 145 0052 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 146              	.LVL2:
 212:Core/Src/main.c ****   {
 147              		.loc 1 212 6 discriminator 1 view .LVU40
 148 0056 18B9     		cbnz	r0, .L8
 216:Core/Src/main.c **** 
 149              		.loc 1 216 1 view .LVU41
 150 0058 10B0     		add	sp, sp, #64
 151              	.LCFI2:
 152              		.cfi_remember_state
 153              		.cfi_def_cfa_offset 8
 154              		@ sp needed
 155 005a 10BD     		pop	{r4, pc}
 156              	.L7:
 157              	.LCFI3:
 158              		.cfi_restore_state
 200:Core/Src/main.c ****   }
 159              		.loc 1 200 5 is_stmt 1 view .LVU42
 160 005c FFF7FEFF 		bl	Error_Handler
 161              	.LVL3:
ARM GAS  /tmp/ccDlQUlf.s 			page 11


 162              	.L8:
 214:Core/Src/main.c ****   }
 163              		.loc 1 214 5 view .LVU43
 164 0060 FFF7FEFF 		bl	Error_Handler
 165              	.LVL4:
 166              		.cfi_endproc
 167              	.LFE66:
 169              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 170              		.align	2
 171              	.LC0:
 172 0000 48656C6C 		.ascii	"Hello World!\000"
 172      6F20576F 
 172      726C6421 
 172      00
 173              		.section	.text.main,"ax",%progbits
 174              		.align	1
 175              		.global	main
 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
 180              	main:
 181              	.LFB65:
  76:Core/Src/main.c **** 
 182              		.loc 1 76 1 view -0
 183              		.cfi_startproc
 184              		@ Volatile: function does not return.
 185              		@ args = 0, pretend = 0, frame = 0
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187 0000 00B5     		push	{lr}
 188              	.LCFI4:
 189              		.cfi_def_cfa_offset 4
 190              		.cfi_offset 14, -4
 191 0002 83B0     		sub	sp, sp, #12
 192              	.LCFI5:
 193              		.cfi_def_cfa_offset 16
  85:Core/Src/main.c **** 
 194              		.loc 1 85 3 view .LVU45
 195 0004 FFF7FEFF 		bl	HAL_Init
 196              	.LVL5:
  92:Core/Src/main.c **** 
 197              		.loc 1 92 3 view .LVU46
 198 0008 FFF7FEFF 		bl	SystemClock_Config
 199              	.LVL6:
  99:Core/Src/main.c ****   MX_USART2_UART_Init();
 200              		.loc 1 99 3 view .LVU47
 201 000c FFF7FEFF 		bl	MX_GPIO_Init
 202              	.LVL7:
 100:Core/Src/main.c ****   MX_SPI1_Init();
 203              		.loc 1 100 3 view .LVU48
 204 0010 FFF7FEFF 		bl	MX_USART2_UART_Init
 205              	.LVL8:
 101:Core/Src/main.c ****   MX_I2C1_Init();
 206              		.loc 1 101 3 view .LVU49
 207 0014 FFF7FEFF 		bl	MX_SPI1_Init
 208              	.LVL9:
 102:Core/Src/main.c ****   MX_USART1_UART_Init();
 209              		.loc 1 102 3 view .LVU50
ARM GAS  /tmp/ccDlQUlf.s 			page 12


 210 0018 FFF7FEFF 		bl	MX_I2C1_Init
 211              	.LVL10:
 103:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 212              		.loc 1 103 3 view .LVU51
 213 001c FFF7FEFF 		bl	MX_USART1_UART_Init
 214              	.LVL11:
 109:Core/Src/main.c ****     
 215              		.loc 1 109 5 view .LVU52
 216 0020 FFF7FEFF 		bl	ssd1306_Init
 217              	.LVL12:
 112:Core/Src/main.c ****     
 218              		.loc 1 112 5 view .LVU53
 219 0024 0020     		movs	r0, #0
 220 0026 FFF7FEFF 		bl	ssd1306_Fill
 221              	.LVL13:
 115:Core/Src/main.c ****     ssd1306_WriteString("Hello World!", Font_11x18, White);
 222              		.loc 1 115 5 view .LVU54
 223 002a 0021     		movs	r1, #0
 224 002c 0846     		mov	r0, r1
 225 002e FFF7FEFF 		bl	ssd1306_SetCursor
 226              	.LVL14:
 116:Core/Src/main.c ****     
 227              		.loc 1 116 5 view .LVU55
 228 0032 054B     		ldr	r3, .L12
 229 0034 0122     		movs	r2, #1
 230 0036 0092     		str	r2, [sp]
 231 0038 0ECB     		ldm	r3, {r1, r2, r3}
 232 003a 0448     		ldr	r0, .L12+4
 233 003c FFF7FEFF 		bl	ssd1306_WriteString
 234              	.LVL15:
 119:Core/Src/main.c **** 
 235              		.loc 1 119 5 view .LVU56
 236 0040 FFF7FEFF 		bl	ssd1306_UpdateScreen
 237              	.LVL16:
 238              	.L10:
 170:Core/Src/main.c ****   {
 239              		.loc 1 170 3 view .LVU57
 175:Core/Src/main.c ****   /* USER CODE END 3 */
 240              		.loc 1 175 3 view .LVU58
 170:Core/Src/main.c ****   {
 241              		.loc 1 170 9 view .LVU59
 242 0044 FEE7     		b	.L10
 243              	.L13:
 244 0046 00BF     		.align	2
 245              	.L12:
 246 0048 00000000 		.word	Font_11x18
 247 004c 00000000 		.word	.LC0
 248              		.cfi_endproc
 249              	.LFE65:
 251              		.global	lora
 252              		.section	.bss.lora,"aw",%nobits
 253              		.align	2
 256              	lora:
 257 0000 00000000 		.space	44
 257      00000000 
 257      00000000 
 257      00000000 
ARM GAS  /tmp/ccDlQUlf.s 			page 13


 257      00000000 
 258              		.text
 259              	.Letext0:
 260              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 261              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 262              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 263              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 264              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 265              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 266              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 267              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 268              		.file 11 "Drivers/LoRa/LoRa.h"
 269              		.file 12 "Drivers/OLED/ssd1306.h"
 270              		.file 13 "Drivers/OLED/ssd1306_fonts.h"
 271              		.file 14 "Core/Inc/usart.h"
 272              		.file 15 "Core/Inc/i2c.h"
 273              		.file 16 "Core/Inc/spi.h"
 274              		.file 17 "Core/Inc/gpio.h"
 275              		.file 18 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 276              		.file 19 "<built-in>"
ARM GAS  /tmp/ccDlQUlf.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccDlQUlf.s:19     .text.Error_Handler:00000000 $t
     /tmp/ccDlQUlf.s:25     .text.Error_Handler:00000000 Error_Handler
     /tmp/ccDlQUlf.s:57     .text.SystemClock_Config:00000000 $t
     /tmp/ccDlQUlf.s:63     .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccDlQUlf.s:170    .rodata.main.str1.4:00000000 $d
     /tmp/ccDlQUlf.s:174    .text.main:00000000 $t
     /tmp/ccDlQUlf.s:180    .text.main:00000000 main
     /tmp/ccDlQUlf.s:246    .text.main:00000048 $d
     /tmp/ccDlQUlf.s:256    .bss.lora:00000000 lora
     /tmp/ccDlQUlf.s:253    .bss.lora:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_USART2_UART_Init
MX_SPI1_Init
MX_I2C1_Init
MX_USART1_UART_Init
ssd1306_Init
ssd1306_Fill
ssd1306_SetCursor
ssd1306_WriteString
ssd1306_UpdateScreen
Font_11x18
