/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  reg [11:0] _01_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [19:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_16z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_16z[3] ? in_data[179] : celloutsig_1_0z;
  assign celloutsig_0_7z = ~(celloutsig_0_0z | in_data[71]);
  assign celloutsig_1_12z = ~(celloutsig_1_8z[0] | celloutsig_1_2z[1]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[141]) & celloutsig_1_0z);
  assign celloutsig_1_9z = ~((celloutsig_1_4z[1] | celloutsig_1_5z[2]) & celloutsig_1_6z);
  assign celloutsig_1_7z = in_data[124:122] + { celloutsig_1_4z[3:2], celloutsig_1_0z };
  assign celloutsig_1_16z = in_data[154:150] + { celloutsig_1_8z[4:1], celloutsig_1_6z };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 10'h000;
    else _00_ <= { in_data[74:69], celloutsig_0_0z, celloutsig_0_1z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 12'h000;
    else _01_ <= { celloutsig_1_8z[4:2], celloutsig_1_2z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, celloutsig_0_0z, in_data[0] };
  assign celloutsig_1_0z = in_data[158:154] === in_data[102:98];
  assign celloutsig_0_2z = in_data[72:67] === in_data[10:5];
  assign celloutsig_0_6z = { celloutsig_0_1z[2:1], celloutsig_0_0z } > celloutsig_0_1z;
  assign celloutsig_0_0z = in_data[67:43] <= in_data[94:70];
  assign celloutsig_1_5z = celloutsig_1_2z[7:2] | in_data[173:168];
  assign celloutsig_1_8z = celloutsig_1_5z[5:1] | { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_4z[1], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_5z } | { _01_[5:3], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_0_8z = celloutsig_0_1z[2] & celloutsig_0_7z;
  assign celloutsig_0_3z = { in_data[16:13], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } << { celloutsig_0_1z[2:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_9z = { _00_[8:4], celloutsig_0_6z, celloutsig_0_2z, _00_, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z } ~^ { in_data[17:11], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_4z = { in_data[171:170], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } ~^ { celloutsig_1_2z[3:0], celloutsig_1_1z };
  assign celloutsig_1_2z = in_data[145:137] ^ { in_data[183:179], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = ~((in_data[191] & celloutsig_1_2z[0]) | (celloutsig_1_2z[7] & in_data[117]));
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_3z) | (celloutsig_1_0z & celloutsig_1_4z[1]));
  assign { out_data[136:128], out_data[96], out_data[32], out_data[19:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
