<?xml version="1.0" encoding="ISO-8859-1"?>
<chip sid="2:1" name="chip1"><block sid="3:2" name="block4" count="10"><doc><HDIV/></doc><section sid="4:3" name="reggroup1" type="mem" depth="10" width="32"><doc><HDIV/></doc><reg sid="5:4" name="reg1" reg_temp_default="0"><config><regwidth>32</regwidth></config><field sid="6:7" name="f1" offset="15:0" field_temp_default="0x0"><default/><sw>ro</sw><hw>rw</hw></field><field sid="7:7" name="f2" offset="31:16" field_temp_default="0x0"><default/><sw>ro</sw><hw>rw</hw></field></reg></section><reg sid="9:4" name="reg1" reg_temp_default="0"><config><regwidth>32</regwidth></config><field sid="10:7" name="f1" offset="15:0" field_temp_default="0x0"><default/><sw>ro</sw><hw>rw</hw></field><field sid="11:7" name="f2" offset="31:16" field_temp_default="0x0"><default/><sw>ro</sw><hw>rw</hw></field></reg></block><block sid="12:2" name="block1"><section sid="13:3" name="reggroup1"><reg sid="14:4" name="reg1" reg_temp_default="0"><config><regwidth>32</regwidth></config><field sid="15:7" name="f1" offset="15:0" field_temp_default="0x0" next="reg2.f2"><default/><sw>rw</sw><hw>rw</hw><doc><HDIV/></doc></field><field sid="16:7" name="f2" offset="31:16" field_temp_default="0x0" next="reg2.f1"><default/><sw>rw</sw><hw>rw</hw><doc><HDIV/></doc></field></reg><reg sid="17:4" name="reg2" reg_temp_default="0"><config><regwidth>32</regwidth></config><field sid="18:7" name="f1" offset="15:0" field_temp_default="0x0" next="reg1.f1 &amp;&amp; reg1.f2"><default/><sw>rw</sw><hw>rw</hw><doc><HDIV/></doc></field><field sid="19:7" name="f2" offset="31:16" field_temp_default="0x0"><default/><sw>rw</sw><hw>rw</hw></field></reg></section><reg sid="21:4" name="reg1" reg_temp_default="0"><config><regwidth>32</regwidth></config><field sid="22:7" name="f1" offset="15:0" field_temp_default="0x0"><default/><sw>ro</sw><hw>rw</hw></field><field sid="23:7" name="f2" offset="31:16" field_temp_default="0x0"><default/><sw>ro</sw><hw>rw</hw></field></reg></block><ref refnodetype="block" sid="24:2" instname="block2" link="block1" type="subblock"><doc><HDIV/></doc></ref><block sid="25:2" name="block3"><section sid="26:3" name="reggroup1"><reg sid="27:4" name="reg1" reg_temp_default="0"><config><regwidth>32</regwidth></config><field sid="28:7" name="f1" offset="15:0" field_temp_default="0x0"><default/><sw>ro</sw><hw>rw</hw></field><field sid="29:7" name="f2" offset="31:16" field_temp_default="0x0"><default/><sw>ro</sw><hw>rw</hw></field></reg><reg sid="30:4" name="reg2" reg_temp_default="0"><config><regwidth>32</regwidth></config><field sid="31:7" name="f1" offset="15:0" field_temp_default="0x0"><default/><sw>ro</sw><hw>rw</hw></field><field sid="32:7" name="f2" offset="31:16" field_temp_default="0x0"><default/><sw>ro</sw><hw>rw</hw></field></reg></section><reg sid="34:4" name="reg1" reg_temp_default="0"><config><regwidth>32</regwidth></config><field sid="35:7" name="f1" offset="15:0" field_temp_default="0x0"><default/><sw>ro</sw><hw>rw</hw></field><field sid="36:7" name="f2" offset="31:16" field_temp_default="0x0"><default/><sw>ro</sw><hw>rw</hw></field></reg></block><config><chipbits>0</chipbits><blockbits>0</blockbits><regbits>12</regbits><variants><variant name="none" isselected="true"><doc>'none' variant states including all templates which are not assigned any 
  variant property.</doc></variant></variants><regwidth>8</regwidth><buswidth>8</buswidth><addressunit>8</addressunit><chipsize>4096</chipsize></config></chip>