// Seed: 4115599922
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4,
    output id_5
);
  type_10(
      ~id_0, 1, id_4
  );
  logic id_6;
  logic id_7;
endmodule
