Command: /home/user16/work/klngan/hdl_labs/lab5/sim/mux3to1_simv -sml=verdi +UVM_VERDI_TRACE=UVM_AWARE +fsdb+gate=off -ucli2Proc -ucli -l /home/user16/work/klngan/hdl_labs/lab5/sim/verdiLog/sim.log
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09-SP2_Full64; Runtime version W-2024.09-SP2_Full64;  Jul 24 14:12 2025

ucli% loaddl -simv /home/synopsys/verdi/W-2024.09-SP2/share/PLI/VCS/LINUXAMD64/libnovas.so LoadFSDBDumpCmd;LoadFSDBDumpCmd
LoadFSDBDumpCmd success
ucli% config ckptfsdbcheck off;config endofsim noexit;config onfail {enable all};config followactivescope on;catch {setUcliVerdiConnected};set watch::resultTagsForVerdiBP {<ucli_break_bp_status_begin> <ucli_break_bp_status_end>};set ucliCore::support_restore_through_stask_in_verdi 1;cbug::config pretty_print auto;fsdbDumpfile {/home/user16/work/klngan/hdl_labs/lab5/sim/inter.fsdb} ;fsdbDumpflush ; 
*Verdi* Loading libsscore_vcs202409.so
FSDB Dumper for VCS, Release Verdi_W-2024.09-SP2, Linux x86_64/64bit, 03/03/2025
(C) 1996 - 2025 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file '/home/user16/work/klngan/hdl_labs/lab5/sim/inter.fsdb'
*Verdi* : Flush all FSDB Files at 0 ps.

ucli% synEnv::hasFataled
0
ucli% ucliCore::getToolPID
1652521
ucli% sps_interactive
*Verdi* : Enable RPC Server(1652521)

ucli% ucliCore::getToolPID
1652521
ucli% ucliCore::getToolPID
1652521
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% puts $ucliCore::nativeUcliMode
0

ucli% ucliCore::getToolTopPID
1652521
ucli% pid
1652533
ucli% synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.user16.1652521 }

ucli% if { [info vars watch::vcbp_str_len_limit_of_get_value] != ""} {set watch::vcbp_str_len_limit_of_get_value 1024}
1024
ucli% info command stateVerdiChangeCB

ucli% proc stateVerdiChangeCB args { if {$ucliGUI::state eq "terminated"} {puts "\n<VERDI_Terminated>\n";catch {setVerdiSimTerminated}}}

ucli% trace variable ucliGUI::state wu stateVerdiChangeCB

ucli% if {[catch {rename synopsys::restore verdiHack::restore} ]} {puts "0"}

ucli% proc synopsys::restore {args} { verdiHack::restore $args; puts "\n<VERDI_RESTORE>\n"}

ucli% if {[catch {rename quit verdiHack::quit} ]} {puts "0"}

ucli% proc quit {args} { if {[string length $args] == 0} { verdiHack::quit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n quit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::quit $args; } }

ucli% if {[catch {rename exit verdiHack::exit} ]} {puts "0"}

ucli% proc exit {args} { if {[string length $args] == 0} { verdiHack::exit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n exit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::exit $args; } }

ucli% proc checkpoint::beforeRecreate {} { sps_interactive }

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% save::getUserdefinedProcs
::stateVerdiChangeCB ::LoadFSDBDumpCmd
ucli% set ucliCore::resultTagsForVerdi [list <?special_verdi_begin?> <?special_verdi_end?>]
<?special_verdi_begin?> <?special_verdi_end?>
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 0 ps.

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 0 ps.

ucli% senv
activeDomain: Verilog
activeFile: /home/user16/work/klngan/hdl_labs/lab5/design/mux3to1_tb.v
activeFrame: 
activeLine: 3
activeScope: mux3to1_tb
activeThread: 
endCol: 0
file: /home/user16/work/klngan/hdl_labs/lab5/design/mux3to1_tb.v
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 3
logFilename: /home/user16/work/klngan/hdl_labs/lab5/sim/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 1652521
scope: mux3to1_tb
startCol: 0
state: stopped
thread: 
time: 0
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% next
mux3to1.v, 9 :     assign y = (sel == 2'b00) ? a :
ucli% synEnv::hasFataled
0
ucli% ucliCore::getToolPID
1652521
ucli% synEnv::isFinished
0
ucli% save::getUserdefinedProcs
::stateVerdiChangeCB ::LoadFSDBDumpCmd
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 0 ps.

ucli% senv
activeDomain: Verilog
activeFile: /home/user16/work/klngan/hdl_labs/lab5/design/mux3to1.v
activeFrame: 
activeLine: 9
activeScope: mux3to1_tb.uut
activeThread: 
endCol: 0
file: /home/user16/work/klngan/hdl_labs/lab5/design/mux3to1.v
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 9
logFilename: /home/user16/work/klngan/hdl_labs/lab5/sim/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 1652521
scope: mux3to1_tb.uut
startCol: 0
state: stopped
thread: 
time: 0
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run
*Verdi* WARNING: Env/runtime option has specified fsdbfile name as "/home/user16/work/klngan/hdl_labs/lab5/sim/inter.fsdb". Fsdbfile name in task "mux3to1_sim.fsdb" is ignored.
*Verdi* : Begin traversing the scope (mux3to1_tb), layer (0).
*Verdi* : End of traversing.
<slp!&*()_+>
--------------------------------------------
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: /home/user16/work/klngan/hdl_labs/lab5/design/mux3to1_tb.v<sls!&*()_+>line: 18<sls!&*()_+>time: 1000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Simulation starts
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: /home/user16/work/klngan/hdl_labs/lab5/design/mux3to1_tb.v<sls!&*()_+>line: 19<sls!&*()_+>time: 1000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
--------------------------------------------
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: /home/user16/work/klngan/hdl_labs/lab5/design/mux3to1_tb.v<sls!&*()_+>line: 20<sls!&*()_+>time: 1000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
sel_tb	a_tb	b_tb	c_tb	|	y_tb
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: /home/user16/work/klngan/hdl_labs/lab5/design/mux3to1_tb.v<sls!&*()_+>line: 21<sls!&*()_+>time: 1000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
--------------------------------|-----------
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: /home/user16/work/klngan/hdl_labs/lab5/design/mux3to1_tb.v<sls!&*()_+>line: 22<sls!&*()_+>time: 1000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
00	1	0	1	|	1
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: /home/user16/work/klngan/hdl_labs/lab5/design/mux3to1_tb.v<sls!&*()_+>line: 28<sls!&*()_+>time: 11000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
01	1	0	1	|	0
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: /home/user16/work/klngan/hdl_labs/lab5/design/mux3to1_tb.v<sls!&*()_+>line: 32<sls!&*()_+>time: 21000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
10	1	0	1	|	1
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: /home/user16/work/klngan/hdl_labs/lab5/design/mux3to1_tb.v<sls!&*()_+>line: 36<sls!&*()_+>time: 31000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
11	1	0	1	|	0
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: /home/user16/work/klngan/hdl_labs/lab5/design/mux3to1_tb.v<sls!&*()_+>line: 40<sls!&*()_+>time: 41000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
--------------------------------------------
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: /home/user16/work/klngan/hdl_labs/lab5/design/mux3to1_tb.v<sls!&*()_+>line: 42<sls!&*()_+>time: 41000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
Simulation finished
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: /home/user16/work/klngan/hdl_labs/lab5/design/mux3to1_tb.v<sls!&*()_+>line: 43<sls!&*()_+>time: 41000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
<slp!&*()_+>
--------------------------------------------
<slb!&*()_+>---<sls!&*()_+>loc: -1<sls!&*()_+>src: /home/user16/work/klngan/hdl_labs/lab5/design/mux3to1_tb.v<sls!&*()_+>line: 44<sls!&*()_+>time: 41000 ps<sls!&*()_+>length: 0<sls!&*()_+>...<sls!&*()_+><sle!&*()_+>
$finish called from file "/home/user16/work/klngan/hdl_labs/lab5/design/mux3to1_tb.v", line 45.
$finish at simulation time                91000
Simulation complete, time is 91000 ps.
mux3to1_tb.v, 45 :         #50 $finish;

ucli% synEnv::hasFataled
0
ucli% ucliCore::getToolPID
1652521
ucli% save::getUserdefinedProcs
::stateVerdiChangeCB ::LoadFSDBDumpCmd
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi* : Flush all FSDB Files at 91,000 ps.

ucli% senv
activeDomain: Verilog
activeFile: /home/user16/work/klngan/hdl_labs/lab5/design/mux3to1_tb.v
activeFrame: 
activeLine: 45
activeScope: mux3to1_tb
activeThread: 
endCol: 0
file: /home/user16/work/klngan/hdl_labs/lab5/design/mux3to1_tb.v
frame: 
fsdbFilename: 
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 45
logFilename: /home/user16/work/klngan/hdl_labs/lab5/sim/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 1652521
scope: mux3to1_tb
startCol: 0
state: stopped
thread: 
time: 91000
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% finish; quit
           V C S   S i m u l a t i o n   R e p o r t 
Time: 91000 ps
CPU Time:      0.050 seconds;       Data structure size:   0.0Mb
Thu Jul 24 14:13:43 2025

<VERDI_Terminated>

