{
  "board": {
    "3dviewports": [],
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "error",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "DSK.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Address",
        "nets": [],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(63, 229, 83)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Data",
        "nets": [],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(122, 76, 217)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "OCInput",
        "nets": [],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(90, 191, 164)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "OCStatus",
        "nets": [],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(200, 126, 54)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "PullupPower",
        "nets": [
          "/TTL5V_4",
          "/TTL5V_C3",
          "/TTL5V_D2",
          "/TTL5V_D6",
          "/TTL5V_F8",
          "/TTL5V_H7",
          "/TTL5V_J2",
          "/TTL5V_J5",
          "/TTL5V_K7"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgb(199, 153, 197)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null,
    "netclass_assignments": null,
    "netclass_patterns": [
      {
        "netclass": "Address",
        "pattern": "/BusA_{0}"
      },
      {
        "netclass": "Address",
        "pattern": "/BusA_{10}"
      },
      {
        "netclass": "Address",
        "pattern": "/BusA_{11}"
      },
      {
        "netclass": "Address",
        "pattern": "/BusA_{12}"
      },
      {
        "netclass": "Address",
        "pattern": "/BusA_{13}"
      },
      {
        "netclass": "Address",
        "pattern": "/BusA_{14}"
      },
      {
        "netclass": "Address",
        "pattern": "/BusA_{15}"
      },
      {
        "netclass": "Address",
        "pattern": "/BusA_{1}"
      },
      {
        "netclass": "Address",
        "pattern": "/BusA_{2}"
      },
      {
        "netclass": "Address",
        "pattern": "/BusA_{3}"
      },
      {
        "netclass": "Address",
        "pattern": "/BusA_{4}"
      },
      {
        "netclass": "Address",
        "pattern": "/BusA_{5}"
      },
      {
        "netclass": "Address",
        "pattern": "/BusA_{6}"
      },
      {
        "netclass": "Address",
        "pattern": "/BusA_{7}"
      },
      {
        "netclass": "Address",
        "pattern": "/BusA_{8}"
      },
      {
        "netclass": "Address",
        "pattern": "/BusA_{9}"
      },
      {
        "netclass": "Address",
        "pattern": "/StateA_{0}"
      },
      {
        "netclass": "Address",
        "pattern": "/StateA_{1}"
      },
      {
        "netclass": "Address",
        "pattern": "/StateA_{2}"
      },
      {
        "netclass": "Address",
        "pattern": "/StateA_{3}"
      },
      {
        "netclass": "Address",
        "pattern": "/SysA_{0}"
      },
      {
        "netclass": "Address",
        "pattern": "/SysA_{1}"
      },
      {
        "netclass": "Address",
        "pattern": "/SysA_{2}"
      },
      {
        "netclass": "Address",
        "pattern": "/~{CylinderA_{0}}"
      },
      {
        "netclass": "Address",
        "pattern": "/~{CylinderA_{1}}"
      },
      {
        "netclass": "Address",
        "pattern": "/~{CylinderA_{2}}"
      },
      {
        "netclass": "Address",
        "pattern": "/~{CylinderA_{3}}"
      },
      {
        "netclass": "Address",
        "pattern": "/~{CylinderA_{4}}"
      },
      {
        "netclass": "Address",
        "pattern": "/~{CylinderA_{5}}"
      },
      {
        "netclass": "Address",
        "pattern": "/~{CylinderA_{6}}"
      },
      {
        "netclass": "Address",
        "pattern": "/~{CylinderA_{7}}"
      },
      {
        "netclass": "Address",
        "pattern": "/~{CylinderA_{8}}"
      },
      {
        "netclass": "Address",
        "pattern": "Sys.~{A_{0}}"
      },
      {
        "netclass": "Address",
        "pattern": "Sys.~{A_{10}}"
      },
      {
        "netclass": "Address",
        "pattern": "Sys.~{A_{11}}"
      },
      {
        "netclass": "Address",
        "pattern": "Sys.~{A_{12}}"
      },
      {
        "netclass": "Address",
        "pattern": "Sys.~{A_{13}}"
      },
      {
        "netclass": "Address",
        "pattern": "Sys.~{A_{14}}"
      },
      {
        "netclass": "Address",
        "pattern": "Sys.~{A_{15}}"
      },
      {
        "netclass": "Address",
        "pattern": "Sys.~{A_{1}}"
      },
      {
        "netclass": "Address",
        "pattern": "Sys.~{A_{2}}"
      },
      {
        "netclass": "Address",
        "pattern": "Sys.~{A_{3}}"
      },
      {
        "netclass": "Address",
        "pattern": "Sys.~{A_{4}}"
      },
      {
        "netclass": "Address",
        "pattern": "Sys.~{A_{5}}"
      },
      {
        "netclass": "Address",
        "pattern": "Sys.~{A_{6}}"
      },
      {
        "netclass": "Address",
        "pattern": "Sys.~{A_{7}}"
      },
      {
        "netclass": "Address",
        "pattern": "Sys.~{A_{8}}"
      },
      {
        "netclass": "Address",
        "pattern": "Sys.~{A_{9}}"
      },
      {
        "netclass": "Data",
        "pattern": "/ID_{0}"
      },
      {
        "netclass": "Data",
        "pattern": "/ID_{1}"
      },
      {
        "netclass": "Data",
        "pattern": "/ID_{2}"
      },
      {
        "netclass": "Data",
        "pattern": "/ID_{3}"
      },
      {
        "netclass": "Data",
        "pattern": "/ID_{4}"
      },
      {
        "netclass": "Data",
        "pattern": "/ID_{5}"
      },
      {
        "netclass": "Data",
        "pattern": "/ID_{6}"
      },
      {
        "netclass": "Data",
        "pattern": "/ID_{7}"
      },
      {
        "netclass": "Data",
        "pattern": "/RD_{0}"
      },
      {
        "netclass": "Data",
        "pattern": "/RD_{1}"
      },
      {
        "netclass": "Data",
        "pattern": "/RD_{2}"
      },
      {
        "netclass": "Data",
        "pattern": "/RD_{3}"
      },
      {
        "netclass": "Data",
        "pattern": "/RD_{4}"
      },
      {
        "netclass": "Data",
        "pattern": "/RD_{5}"
      },
      {
        "netclass": "Data",
        "pattern": "/RD_{6}"
      },
      {
        "netclass": "Data",
        "pattern": "/RD_{7}"
      },
      {
        "netclass": "Data",
        "pattern": "/SOut.D_{0}"
      },
      {
        "netclass": "Data",
        "pattern": "/SOut.D_{1}"
      },
      {
        "netclass": "Data",
        "pattern": "/SOut.D_{2}"
      },
      {
        "netclass": "Data",
        "pattern": "/SOut.D_{3}"
      },
      {
        "netclass": "Data",
        "pattern": "/SOut.D_{4}"
      },
      {
        "netclass": "Data",
        "pattern": "/SOut.D_{5}"
      },
      {
        "netclass": "Data",
        "pattern": "/SOut.D_{6}"
      },
      {
        "netclass": "Data",
        "pattern": "/SOut.D_{7}"
      },
      {
        "netclass": "Data",
        "pattern": "Sys.~{D_{0}}"
      },
      {
        "netclass": "Data",
        "pattern": "Sys.~{D_{1}}"
      },
      {
        "netclass": "Data",
        "pattern": "Sys.~{D_{2}}"
      },
      {
        "netclass": "Data",
        "pattern": "Sys.~{D_{3}}"
      },
      {
        "netclass": "Data",
        "pattern": "Sys.~{D_{4}}"
      },
      {
        "netclass": "Data",
        "pattern": "Sys.~{D_{5}}"
      },
      {
        "netclass": "Data",
        "pattern": "Sys.~{D_{6}}"
      },
      {
        "netclass": "Data",
        "pattern": "Sys.~{D_{7}}"
      },
      {
        "netclass": "OCInput",
        "pattern": "/DSK2.~{AFA_{0}}"
      },
      {
        "netclass": "OCInput",
        "pattern": "/DSK2.~{AFA_{1}}"
      },
      {
        "netclass": "OCInput",
        "pattern": "/DSK2.~{AFA_{2}}"
      },
      {
        "netclass": "OCInput",
        "pattern": "/DSK2.~{AFA_{3}}"
      },
      {
        "netclass": "OCInput",
        "pattern": "/~{AddressAck}"
      },
      {
        "netclass": "OCInput",
        "pattern": "/~{SectorA_{0}}"
      },
      {
        "netclass": "OCInput",
        "pattern": "/~{SectorA_{1}}"
      },
      {
        "netclass": "OCInput",
        "pattern": "/~{SectorA_{2}}"
      },
      {
        "netclass": "OCInput",
        "pattern": "/~{SectorA_{3}}"
      },
      {
        "netclass": "OCInput",
        "pattern": "/~{Spare}"
      },
      {
        "netclass": "OCStatus",
        "pattern": "/DSK2.~{AddressError}"
      },
      {
        "netclass": "OCStatus",
        "pattern": "/DSK2.~{Busy}"
      },
      {
        "netclass": "OCStatus",
        "pattern": "/DSK2.~{CRCError}"
      },
      {
        "netclass": "OCStatus",
        "pattern": "/DSK2.~{FormatError}"
      },
      {
        "netclass": "OCStatus",
        "pattern": "/DSK2.~{TimeoutError}"
      },
      {
        "netclass": "OCStatus",
        "pattern": "/~{Fault}"
      },
      {
        "netclass": "OCStatus",
        "pattern": "/~{Interrupt1}"
      },
      {
        "netclass": "OCStatus",
        "pattern": "/~{Interrupt2}"
      },
      {
        "netclass": "OCStatus",
        "pattern": "/~{Interrupt3}"
      },
      {
        "netclass": "OCStatus",
        "pattern": "/~{Interrupt4}"
      },
      {
        "netclass": "OCStatus",
        "pattern": "/~{OnCylinder}"
      },
      {
        "netclass": "OCStatus",
        "pattern": "/~{Ready}"
      },
      {
        "netclass": "OCStatus",
        "pattern": "/~{SeekError}"
      },
      {
        "netclass": "OCStatus",
        "pattern": "/~{WriteStatus}"
      },
      {
        "netclass": "PullupPower",
        "pattern": "/TTL5V_C3"
      },
      {
        "netclass": "PullupPower",
        "pattern": "/TTL5V_D2"
      }
    ]
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "dashed_lines_dash_length_ratio": 12.0,
      "dashed_lines_gap_length_ratio": 3.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "page_layout_descr_file": "",
    "plot_directory": "./",
    "spice_adjust_passive_values": false,
    "spice_current_sheet_as_root": false,
    "spice_external_command": "spice \"%I\"",
    "spice_model_current_sheet_as_root": true,
    "spice_save_all_currents": false,
    "spice_save_all_voltages": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "caef91c7-f621-4436-96d1-79c694634474",
      ""
    ]
  ],
  "text_variables": {}
}
