ARM GAS  /tmp/ccp2Jkfa.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1	@ Tag_ABI_FP_denormal
   5              		.eabi_attribute 21, 1	@ Tag_ABI_FP_exceptions
   6              		.eabi_attribute 23, 3	@ Tag_ABI_FP_number_model
   7              		.eabi_attribute 24, 1	@ Tag_ABI_align8_needed
   8              		.eabi_attribute 25, 1	@ Tag_ABI_align8_preserved
   9              		.eabi_attribute 26, 1	@ Tag_ABI_enum_size
  10              		.eabi_attribute 30, 6	@ Tag_ABI_optimization_goals
  11              		.eabi_attribute 34, 0	@ Tag_CPU_unaligned_access
  12              		.eabi_attribute 18, 4	@ Tag_ABI_PCS_wchar_t
  13              		.file	"uart.c"
  14              	@ GNU C11 (GNU Tools for ARM Embedded Processors) version 5.2.1 20151202 (release) [ARM/embedded-5-
  15              	@	compiled by GNU C version 4.7.4, GMP version 4.3.2, MPFR version 2.4.2, MPC version 0.8.1
  16              	@ GGC heuristics: --param ggc-min-expand=100 --param ggc-min-heapsize=131072
  17              	@ options passed:  -I . -I ./src -I ./cmsis_boot -I ./cmsis_core
  18              	@ -I ../STM32F0xx_StdPeriph_Lib_V1.3.1/Libraries/STM32F0xx_StdPeriph_Driver/inc
  19              	@ -I ./inc -I ./cmsis_boot -imultilib armv6-m
  20              	@ -iprefix /usr/local/sbin/gcc-arm-none-eabi-5_2-2015q4/bin/../lib/gcc/arm-none-eabi/5.2.1/
  21              	@ -isysroot /usr/local/sbin/gcc-arm-none-eabi-5_2-2015q4/bin/../arm-none-eabi
  22              	@ -D__USES_INITFINI__ src/uart.c -mcpu=cortex-m0 -mthumb
  23              	@ -auxbase-strip src/uart.o -g -gdwarf-2 -O0 -Wall -fomit-frame-pointer
  24              	@ -fdata-sections -ffunction-sections -fverbose-asm
  25              	@ options enabled:  -faggressive-loop-optimizations -fauto-inc-dec
  26              	@ -fchkp-check-incomplete-type -fchkp-check-read -fchkp-check-write
  27              	@ -fchkp-instrument-calls -fchkp-narrow-bounds -fchkp-optimize
  28              	@ -fchkp-store-bounds -fchkp-use-static-bounds
  29              	@ -fchkp-use-static-const-bounds -fchkp-use-wrappers -fcommon
  30              	@ -fdata-sections -fdelete-null-pointer-checks -fdwarf2-cfi-asm
  31              	@ -fearly-inlining -feliminate-unused-debug-types -ffunction-cse
  32              	@ -ffunction-sections -fgcse-lm -fgnu-runtime -fgnu-unique -fident
  33              	@ -finline-atomics -fira-hoist-pressure -fira-share-save-slots
  34              	@ -fira-share-spill-slots -fivopts -fkeep-static-consts
  35              	@ -fleading-underscore -flifetime-dse -flto-odr-type-merging -fmath-errno
  36              	@ -fmerge-debug-strings -fomit-frame-pointer -fpeephole
  37              	@ -fprefetch-loop-arrays -freg-struct-return
  38              	@ -fsched-critical-path-heuristic -fsched-dep-count-heuristic
  39              	@ -fsched-group-heuristic -fsched-interblock -fsched-last-insn-heuristic
  40              	@ -fsched-rank-heuristic -fsched-spec -fsched-spec-insn-heuristic
  41              	@ -fsched-stalled-insns-dep -fsemantic-interposition -fshow-column
  42              	@ -fsigned-zeros -fsplit-ivs-in-unroller -fstdarg-opt
  43              	@ -fstrict-volatile-bitfields -fsync-libcalls -ftrapping-math
  44              	@ -ftree-coalesce-vars -ftree-cselim -ftree-forwprop -ftree-loop-if-convert
  45              	@ -ftree-loop-im -ftree-loop-ivcanon -ftree-loop-optimize
  46              	@ -ftree-parallelize-loops= -ftree-phiprop -ftree-reassoc -ftree-scev-cprop
  47              	@ -funit-at-a-time -fverbose-asm -fzero-initialized-in-bss -mlittle-endian
  48              	@ -mpic-data-is-text-relative -msched-prolog -mthumb
  49              	@ -mvectorize-with-neon-quad
  50              	
  51              		.text
  52              	.Ltext0:
  53              		.cfi_sections	.debug_frame
  54              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  55              		.align	2
  56              		.code	16
  57              		.thumb_func
ARM GAS  /tmp/ccp2Jkfa.s 			page 2


  58              		.type	NVIC_EnableIRQ, %function
  59              	NVIC_EnableIRQ:
  60              	.LFB11:
  61              		.file 1 "./cmsis_core/core_cm0.h"
   1:./cmsis_core/core_cm0.h **** /**************************************************************************//**
   2:./cmsis_core/core_cm0.h ****  * @file     core_cm0.h
   3:./cmsis_core/core_cm0.h ****  * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
   4:./cmsis_core/core_cm0.h ****  * @version  V1.30
   5:./cmsis_core/core_cm0.h ****  * @date     30. October 2009
   6:./cmsis_core/core_cm0.h ****  *
   7:./cmsis_core/core_cm0.h ****  * @note
   8:./cmsis_core/core_cm0.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:./cmsis_core/core_cm0.h ****  *
  10:./cmsis_core/core_cm0.h ****  * @par
  11:./cmsis_core/core_cm0.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:./cmsis_core/core_cm0.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:./cmsis_core/core_cm0.h ****  * within development tools that are supporting such ARM based processors. 
  14:./cmsis_core/core_cm0.h ****  *
  15:./cmsis_core/core_cm0.h ****  * @par
  16:./cmsis_core/core_cm0.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:./cmsis_core/core_cm0.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:./cmsis_core/core_cm0.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:./cmsis_core/core_cm0.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:./cmsis_core/core_cm0.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:./cmsis_core/core_cm0.h ****  *
  22:./cmsis_core/core_cm0.h ****  ******************************************************************************/
  23:./cmsis_core/core_cm0.h **** 
  24:./cmsis_core/core_cm0.h **** #ifndef __CM0_CORE_H__
  25:./cmsis_core/core_cm0.h **** #define __CM0_CORE_H__
  26:./cmsis_core/core_cm0.h **** 
  27:./cmsis_core/core_cm0.h **** /** @addtogroup CMSIS_CM0_core_LintCinfiguration CMSIS CM0 Core Lint Configuration
  28:./cmsis_core/core_cm0.h ****  *
  29:./cmsis_core/core_cm0.h ****  * List of Lint messages which will be suppressed and not shown:
  30:./cmsis_core/core_cm0.h ****  *   - not yet checked
  31:./cmsis_core/core_cm0.h ****  * .
  32:./cmsis_core/core_cm0.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  33:./cmsis_core/core_cm0.h ****  *
  34:./cmsis_core/core_cm0.h ****  */
  35:./cmsis_core/core_cm0.h **** 
  36:./cmsis_core/core_cm0.h **** 
  37:./cmsis_core/core_cm0.h **** /** @addtogroup CMSIS_CM0_core_definitions CM0 Core Definitions
  38:./cmsis_core/core_cm0.h ****   This file defines all structures and symbols for CMSIS core:
  39:./cmsis_core/core_cm0.h ****     - CMSIS version number
  40:./cmsis_core/core_cm0.h ****     - Cortex-M core registers and bitfields
  41:./cmsis_core/core_cm0.h ****     - Cortex-M core peripheral base address
  42:./cmsis_core/core_cm0.h ****   @{
  43:./cmsis_core/core_cm0.h ****  */
  44:./cmsis_core/core_cm0.h **** 
  45:./cmsis_core/core_cm0.h **** #ifdef __cplusplus
  46:./cmsis_core/core_cm0.h ****  extern "C" {
  47:./cmsis_core/core_cm0.h **** #endif 
  48:./cmsis_core/core_cm0.h **** 
  49:./cmsis_core/core_cm0.h **** #define __CM0_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  50:./cmsis_core/core_cm0.h **** #define __CM0_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  51:./cmsis_core/core_cm0.h **** #define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16) | __CM0_CMSIS_VERSION_SUB) /*!<
  52:./cmsis_core/core_cm0.h **** 
  53:./cmsis_core/core_cm0.h **** #define __CORTEX_M                (0x00)                                                       /*!<
ARM GAS  /tmp/ccp2Jkfa.s 			page 3


  54:./cmsis_core/core_cm0.h **** 
  55:./cmsis_core/core_cm0.h **** #include <stdint.h>                           /* Include standard types */
  56:./cmsis_core/core_cm0.h **** 
  57:./cmsis_core/core_cm0.h **** #if defined (__ICCARM__)
  58:./cmsis_core/core_cm0.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  59:./cmsis_core/core_cm0.h **** #endif
  60:./cmsis_core/core_cm0.h **** 
  61:./cmsis_core/core_cm0.h **** 
  62:./cmsis_core/core_cm0.h **** #ifndef __NVIC_PRIO_BITS
  63:./cmsis_core/core_cm0.h ****   #define __NVIC_PRIO_BITS    2               /*!< standard definition for NVIC Priority Bits */
  64:./cmsis_core/core_cm0.h **** #endif
  65:./cmsis_core/core_cm0.h **** 
  66:./cmsis_core/core_cm0.h **** 
  67:./cmsis_core/core_cm0.h **** 
  68:./cmsis_core/core_cm0.h **** 
  69:./cmsis_core/core_cm0.h **** /**
  70:./cmsis_core/core_cm0.h ****  * IO definitions
  71:./cmsis_core/core_cm0.h ****  *
  72:./cmsis_core/core_cm0.h ****  * define access restrictions to peripheral registers
  73:./cmsis_core/core_cm0.h ****  */
  74:./cmsis_core/core_cm0.h **** 
  75:./cmsis_core/core_cm0.h **** #ifdef __cplusplus
  76:./cmsis_core/core_cm0.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
  77:./cmsis_core/core_cm0.h **** #else
  78:./cmsis_core/core_cm0.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
  79:./cmsis_core/core_cm0.h **** #endif
  80:./cmsis_core/core_cm0.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
  81:./cmsis_core/core_cm0.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
  82:./cmsis_core/core_cm0.h **** 
  83:./cmsis_core/core_cm0.h **** 
  84:./cmsis_core/core_cm0.h **** 
  85:./cmsis_core/core_cm0.h **** /*******************************************************************************
  86:./cmsis_core/core_cm0.h ****  *                 Register Abstraction
  87:./cmsis_core/core_cm0.h ****  ******************************************************************************/
  88:./cmsis_core/core_cm0.h **** /** @addtogroup CMSIS_CM0_core_register CMSIS CM0 Core Register
  89:./cmsis_core/core_cm0.h ****  @{
  90:./cmsis_core/core_cm0.h **** */
  91:./cmsis_core/core_cm0.h **** 
  92:./cmsis_core/core_cm0.h **** 
  93:./cmsis_core/core_cm0.h **** /** @addtogroup CMSIS_CM0_NVIC CMSIS CM0 NVIC
  94:./cmsis_core/core_cm0.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
  95:./cmsis_core/core_cm0.h ****   @{
  96:./cmsis_core/core_cm0.h ****  */
  97:./cmsis_core/core_cm0.h ****  /*
  98:./cmsis_core/core_cm0.h **** typedef struct
  99:./cmsis_core/core_cm0.h **** {
 100:./cmsis_core/core_cm0.h ****   __IO uint32_t ISER[1];                      //!< (Offset: 0x000) Interrupt Set Enable Register
 101:./cmsis_core/core_cm0.h ****        uint32_t RESERVED0[31];
 102:./cmsis_core/core_cm0.h ****   __IO uint32_t ICER[1];                      //!< (Offset: 0x080) Interrupt Clear Enable Register
 103:./cmsis_core/core_cm0.h ****        uint32_t RSERVED1[31];
 104:./cmsis_core/core_cm0.h ****   __IO uint32_t ISPR[1];                      //!< (Offset: 0x100) Interrupt Set Pending Register
 105:./cmsis_core/core_cm0.h ****        uint32_t RESERVED2[31];
 106:./cmsis_core/core_cm0.h ****   __IO uint32_t ICPR[1];                      //!< (Offset: 0x180) Interrupt Clear Pending Register
 107:./cmsis_core/core_cm0.h ****        uint32_t RESERVED3[31];
 108:./cmsis_core/core_cm0.h ****        uint32_t RESERVED4[64];
 109:./cmsis_core/core_cm0.h ****   __IO uint32_t IPR[8];                       //!< (Offset: 0x3EC) Interrupt Priority Register
 110:./cmsis_core/core_cm0.h **** }  NVIC_Type;
ARM GAS  /tmp/ccp2Jkfa.s 			page 4


 111:./cmsis_core/core_cm0.h **** */
 112:./cmsis_core/core_cm0.h **** 
 113:./cmsis_core/core_cm0.h ****  typedef struct
 114:./cmsis_core/core_cm0.h ****  {
 115:./cmsis_core/core_cm0.h ****    __IO uint32_t ISER[1];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register  
 116:./cmsis_core/core_cm0.h ****         uint32_t RESERVED0[31];
 117:./cmsis_core/core_cm0.h ****    __IO uint32_t ICER[1];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register
 118:./cmsis_core/core_cm0.h ****         uint32_t RSERVED1[31];
 119:./cmsis_core/core_cm0.h ****    __IO uint32_t ISPR[1];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register 
 120:./cmsis_core/core_cm0.h ****         uint32_t RESERVED2[31];
 121:./cmsis_core/core_cm0.h ****    __IO uint32_t ICPR[1];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Registe
 122:./cmsis_core/core_cm0.h ****         uint32_t RESERVED3[31];
 123:./cmsis_core/core_cm0.h ****         uint32_t RESERVED4[64];
 124:./cmsis_core/core_cm0.h ****    __IO uint32_t IP[8];                   /*!< Offset: 0x300 (R/W)  Interrupt Priority Register    
 125:./cmsis_core/core_cm0.h ****  }  NVIC_Type;
 126:./cmsis_core/core_cm0.h **** 
 127:./cmsis_core/core_cm0.h **** /*@}*/ /* end of group CMSIS_CM0_NVIC */
 128:./cmsis_core/core_cm0.h **** 
 129:./cmsis_core/core_cm0.h **** 
 130:./cmsis_core/core_cm0.h **** /** @addtogroup CMSIS_CM0_SCB CMSIS CM0 SCB
 131:./cmsis_core/core_cm0.h ****   memory mapped structure for System Control Block (SCB)
 132:./cmsis_core/core_cm0.h ****   @{
 133:./cmsis_core/core_cm0.h ****  */
 134:./cmsis_core/core_cm0.h **** typedef struct
 135:./cmsis_core/core_cm0.h **** {
 136:./cmsis_core/core_cm0.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 137:./cmsis_core/core_cm0.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 138:./cmsis_core/core_cm0.h ****        uint32_t RESERVED0;                                      
 139:./cmsis_core/core_cm0.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 140:./cmsis_core/core_cm0.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 141:./cmsis_core/core_cm0.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 142:./cmsis_core/core_cm0.h ****        uint32_t RESERVED1;                                      
 143:./cmsis_core/core_cm0.h ****   __IO uint32_t SHP[2];                       /*!< Offset: 0x1C  System Handlers Priority Registers
 144:./cmsis_core/core_cm0.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 145:./cmsis_core/core_cm0.h ****        uint32_t RESERVED2[2];                                   
 146:./cmsis_core/core_cm0.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 147:./cmsis_core/core_cm0.h **** } SCB_Type;                                                
 148:./cmsis_core/core_cm0.h **** 
 149:./cmsis_core/core_cm0.h **** /* SCB CPUID Register Definitions */
 150:./cmsis_core/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 151:./cmsis_core/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 152:./cmsis_core/core_cm0.h **** 
 153:./cmsis_core/core_cm0.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 154:./cmsis_core/core_cm0.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 155:./cmsis_core/core_cm0.h **** 
 156:./cmsis_core/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 157:./cmsis_core/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFul << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 158:./cmsis_core/core_cm0.h **** 
 159:./cmsis_core/core_cm0.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 160:./cmsis_core/core_cm0.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 161:./cmsis_core/core_cm0.h **** 
 162:./cmsis_core/core_cm0.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 163:./cmsis_core/core_cm0.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 164:./cmsis_core/core_cm0.h **** 
 165:./cmsis_core/core_cm0.h **** /* SCB Interrupt Control State Register Definitions */
 166:./cmsis_core/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 167:./cmsis_core/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
ARM GAS  /tmp/ccp2Jkfa.s 			page 5


 168:./cmsis_core/core_cm0.h **** 
 169:./cmsis_core/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 170:./cmsis_core/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 171:./cmsis_core/core_cm0.h **** 
 172:./cmsis_core/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 173:./cmsis_core/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 174:./cmsis_core/core_cm0.h **** 
 175:./cmsis_core/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 176:./cmsis_core/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 177:./cmsis_core/core_cm0.h **** 
 178:./cmsis_core/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 179:./cmsis_core/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 180:./cmsis_core/core_cm0.h **** 
 181:./cmsis_core/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 182:./cmsis_core/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 183:./cmsis_core/core_cm0.h **** 
 184:./cmsis_core/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 185:./cmsis_core/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 186:./cmsis_core/core_cm0.h **** 
 187:./cmsis_core/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 188:./cmsis_core/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 189:./cmsis_core/core_cm0.h **** 
 190:./cmsis_core/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 191:./cmsis_core/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 192:./cmsis_core/core_cm0.h **** 
 193:./cmsis_core/core_cm0.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 194:./cmsis_core/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 195:./cmsis_core/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 196:./cmsis_core/core_cm0.h **** 
 197:./cmsis_core/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 198:./cmsis_core/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 199:./cmsis_core/core_cm0.h **** 
 200:./cmsis_core/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 201:./cmsis_core/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 202:./cmsis_core/core_cm0.h **** 
 203:./cmsis_core/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 204:./cmsis_core/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 205:./cmsis_core/core_cm0.h **** 
 206:./cmsis_core/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 207:./cmsis_core/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 208:./cmsis_core/core_cm0.h **** 
 209:./cmsis_core/core_cm0.h **** /* SCB System Control Register Definitions */
 210:./cmsis_core/core_cm0.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 211:./cmsis_core/core_cm0.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 212:./cmsis_core/core_cm0.h **** 
 213:./cmsis_core/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 214:./cmsis_core/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 215:./cmsis_core/core_cm0.h **** 
 216:./cmsis_core/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 217:./cmsis_core/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 218:./cmsis_core/core_cm0.h **** 
 219:./cmsis_core/core_cm0.h **** /* SCB Configuration Control Register Definitions */
 220:./cmsis_core/core_cm0.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 221:./cmsis_core/core_cm0.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 222:./cmsis_core/core_cm0.h **** 
 223:./cmsis_core/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 224:./cmsis_core/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
ARM GAS  /tmp/ccp2Jkfa.s 			page 6


 225:./cmsis_core/core_cm0.h **** 
 226:./cmsis_core/core_cm0.h **** /* SCB System Handler Control and State Register Definitions */
 227:./cmsis_core/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 228:./cmsis_core/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 229:./cmsis_core/core_cm0.h **** 
 230:./cmsis_core/core_cm0.h **** /* SCB Debug Fault Status Register Definitions */
 231:./cmsis_core/core_cm0.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 232:./cmsis_core/core_cm0.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 233:./cmsis_core/core_cm0.h **** 
 234:./cmsis_core/core_cm0.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 235:./cmsis_core/core_cm0.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 236:./cmsis_core/core_cm0.h **** 
 237:./cmsis_core/core_cm0.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 238:./cmsis_core/core_cm0.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 239:./cmsis_core/core_cm0.h **** 
 240:./cmsis_core/core_cm0.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 241:./cmsis_core/core_cm0.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 242:./cmsis_core/core_cm0.h **** 
 243:./cmsis_core/core_cm0.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 244:./cmsis_core/core_cm0.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 245:./cmsis_core/core_cm0.h **** /*@}*/ /* end of group CMSIS_CM0_SCB */
 246:./cmsis_core/core_cm0.h **** 
 247:./cmsis_core/core_cm0.h **** 
 248:./cmsis_core/core_cm0.h **** /** @addtogroup CMSIS_CM0_SysTick CMSIS CM0 SysTick
 249:./cmsis_core/core_cm0.h ****   memory mapped structure for SysTick
 250:./cmsis_core/core_cm0.h ****   @{
 251:./cmsis_core/core_cm0.h ****  */
 252:./cmsis_core/core_cm0.h **** typedef struct
 253:./cmsis_core/core_cm0.h **** {
 254:./cmsis_core/core_cm0.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 255:./cmsis_core/core_cm0.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 256:./cmsis_core/core_cm0.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 257:./cmsis_core/core_cm0.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 258:./cmsis_core/core_cm0.h **** } SysTick_Type;
 259:./cmsis_core/core_cm0.h **** 
 260:./cmsis_core/core_cm0.h **** /* SysTick Control / Status Register Definitions */
 261:./cmsis_core/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 262:./cmsis_core/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 263:./cmsis_core/core_cm0.h **** 
 264:./cmsis_core/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 265:./cmsis_core/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 266:./cmsis_core/core_cm0.h **** 
 267:./cmsis_core/core_cm0.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 268:./cmsis_core/core_cm0.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 269:./cmsis_core/core_cm0.h **** 
 270:./cmsis_core/core_cm0.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 271:./cmsis_core/core_cm0.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 272:./cmsis_core/core_cm0.h **** 
 273:./cmsis_core/core_cm0.h **** /* SysTick Reload Register Definitions */
 274:./cmsis_core/core_cm0.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 275:./cmsis_core/core_cm0.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 276:./cmsis_core/core_cm0.h **** 
 277:./cmsis_core/core_cm0.h **** /* SysTick Current Register Definitions */
 278:./cmsis_core/core_cm0.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 279:./cmsis_core/core_cm0.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 280:./cmsis_core/core_cm0.h **** 
 281:./cmsis_core/core_cm0.h **** /* SysTick Calibration Register Definitions */
ARM GAS  /tmp/ccp2Jkfa.s 			page 7


 282:./cmsis_core/core_cm0.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 283:./cmsis_core/core_cm0.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 284:./cmsis_core/core_cm0.h **** 
 285:./cmsis_core/core_cm0.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 286:./cmsis_core/core_cm0.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 287:./cmsis_core/core_cm0.h **** 
 288:./cmsis_core/core_cm0.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 289:./cmsis_core/core_cm0.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 290:./cmsis_core/core_cm0.h **** /*@}*/ /* end of group CMSIS_CM0_SysTick */
 291:./cmsis_core/core_cm0.h **** 
 292:./cmsis_core/core_cm0.h **** 
 293:./cmsis_core/core_cm0.h **** /** @addtogroup CMSIS_CM0_CoreDebug CMSIS CM0 Core Debug
 294:./cmsis_core/core_cm0.h ****   memory mapped structure for Core Debug Register
 295:./cmsis_core/core_cm0.h ****   @{
 296:./cmsis_core/core_cm0.h ****  */
 297:./cmsis_core/core_cm0.h **** typedef struct
 298:./cmsis_core/core_cm0.h **** {
 299:./cmsis_core/core_cm0.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 300:./cmsis_core/core_cm0.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 301:./cmsis_core/core_cm0.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 302:./cmsis_core/core_cm0.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 303:./cmsis_core/core_cm0.h **** } CoreDebug_Type;
 304:./cmsis_core/core_cm0.h **** 
 305:./cmsis_core/core_cm0.h **** /* Debug Halting Control and Status Register */
 306:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 307:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 308:./cmsis_core/core_cm0.h **** 
 309:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 310:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 311:./cmsis_core/core_cm0.h **** 
 312:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 313:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 314:./cmsis_core/core_cm0.h **** 
 315:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 316:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 317:./cmsis_core/core_cm0.h **** 
 318:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 319:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 320:./cmsis_core/core_cm0.h **** 
 321:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 322:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 323:./cmsis_core/core_cm0.h **** 
 324:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 325:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 326:./cmsis_core/core_cm0.h **** 
 327:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 328:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 329:./cmsis_core/core_cm0.h **** 
 330:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 331:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 332:./cmsis_core/core_cm0.h **** 
 333:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 334:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 335:./cmsis_core/core_cm0.h **** 
 336:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 337:./cmsis_core/core_cm0.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 338:./cmsis_core/core_cm0.h **** 
ARM GAS  /tmp/ccp2Jkfa.s 			page 8


 339:./cmsis_core/core_cm0.h **** /* Debug Core Register Selector Register */
 340:./cmsis_core/core_cm0.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 341:./cmsis_core/core_cm0.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 342:./cmsis_core/core_cm0.h **** 
 343:./cmsis_core/core_cm0.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 344:./cmsis_core/core_cm0.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 345:./cmsis_core/core_cm0.h **** 
 346:./cmsis_core/core_cm0.h **** /* Debug Exception and Monitor Control Register */
 347:./cmsis_core/core_cm0.h **** #define CoreDebug_DEMCR_DWTENA_Pos         24                                             /*!< Core
 348:./cmsis_core/core_cm0.h **** #define CoreDebug_DEMCR_DWTENA_Msk         (1ul << CoreDebug_DEMCR_DWTENA_Pos)            /*!< Core
 349:./cmsis_core/core_cm0.h **** 
 350:./cmsis_core/core_cm0.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 351:./cmsis_core/core_cm0.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 352:./cmsis_core/core_cm0.h **** 
 353:./cmsis_core/core_cm0.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 354:./cmsis_core/core_cm0.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 355:./cmsis_core/core_cm0.h **** /*@}*/ /* end of group CMSIS_CM0_CoreDebug */
 356:./cmsis_core/core_cm0.h **** 
 357:./cmsis_core/core_cm0.h **** 
 358:./cmsis_core/core_cm0.h **** /* Memory mapping of Cortex-M0 Hardware */
 359:./cmsis_core/core_cm0.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 360:./cmsis_core/core_cm0.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 361:./cmsis_core/core_cm0.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 362:./cmsis_core/core_cm0.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 363:./cmsis_core/core_cm0.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 364:./cmsis_core/core_cm0.h **** 
 365:./cmsis_core/core_cm0.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 366:./cmsis_core/core_cm0.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 367:./cmsis_core/core_cm0.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 368:./cmsis_core/core_cm0.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 369:./cmsis_core/core_cm0.h **** 
 370:./cmsis_core/core_cm0.h **** /*@}*/ /* end of group CMSIS_CM0_core_register */
 371:./cmsis_core/core_cm0.h **** 
 372:./cmsis_core/core_cm0.h **** 
 373:./cmsis_core/core_cm0.h **** /*******************************************************************************
 374:./cmsis_core/core_cm0.h ****  *                Hardware Abstraction Layer
 375:./cmsis_core/core_cm0.h ****  ******************************************************************************/
 376:./cmsis_core/core_cm0.h **** 
 377:./cmsis_core/core_cm0.h **** #if defined ( __CC_ARM   )
 378:./cmsis_core/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 379:./cmsis_core/core_cm0.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 380:./cmsis_core/core_cm0.h **** 
 381:./cmsis_core/core_cm0.h **** #elif defined ( __ICCARM__ )
 382:./cmsis_core/core_cm0.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 383:./cmsis_core/core_cm0.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 384:./cmsis_core/core_cm0.h **** 
 385:./cmsis_core/core_cm0.h **** #elif defined   (  __GNUC__  )
 386:./cmsis_core/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 387:./cmsis_core/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 388:./cmsis_core/core_cm0.h **** 
 389:./cmsis_core/core_cm0.h **** #elif defined   (  __TASKING__  )
 390:./cmsis_core/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 391:./cmsis_core/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 392:./cmsis_core/core_cm0.h **** 
 393:./cmsis_core/core_cm0.h **** #endif
 394:./cmsis_core/core_cm0.h **** 
 395:./cmsis_core/core_cm0.h **** 
ARM GAS  /tmp/ccp2Jkfa.s 			page 9


 396:./cmsis_core/core_cm0.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 397:./cmsis_core/core_cm0.h **** 
 398:./cmsis_core/core_cm0.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 399:./cmsis_core/core_cm0.h **** /* ARM armcc specific functions */
 400:./cmsis_core/core_cm0.h **** 
 401:./cmsis_core/core_cm0.h **** #define __enable_fault_irq                __enable_fiq
 402:./cmsis_core/core_cm0.h **** #define __disable_fault_irq               __disable_fiq
 403:./cmsis_core/core_cm0.h **** 
 404:./cmsis_core/core_cm0.h **** #define __NOP                             __nop
 405:./cmsis_core/core_cm0.h **** #define __WFI                             __wfi
 406:./cmsis_core/core_cm0.h **** #define __WFE                             __wfe
 407:./cmsis_core/core_cm0.h **** #define __SEV                             __sev
 408:./cmsis_core/core_cm0.h **** #define __ISB()                           __isb(0)
 409:./cmsis_core/core_cm0.h **** #define __DSB()                           __dsb(0)
 410:./cmsis_core/core_cm0.h **** #define __DMB()                           __dmb(0)
 411:./cmsis_core/core_cm0.h **** #define __REV                             __rev
 412:./cmsis_core/core_cm0.h **** 
 413:./cmsis_core/core_cm0.h **** 
 414:./cmsis_core/core_cm0.h **** /* intrinsic void __enable_irq();     */
 415:./cmsis_core/core_cm0.h **** /* intrinsic void __disable_irq();    */
 416:./cmsis_core/core_cm0.h **** 
 417:./cmsis_core/core_cm0.h **** 
 418:./cmsis_core/core_cm0.h **** /**
 419:./cmsis_core/core_cm0.h ****  * @brief  Return the Process Stack Pointer
 420:./cmsis_core/core_cm0.h ****  *
 421:./cmsis_core/core_cm0.h ****  * @return ProcessStackPointer
 422:./cmsis_core/core_cm0.h ****  *
 423:./cmsis_core/core_cm0.h ****  * Return the actual process stack pointer
 424:./cmsis_core/core_cm0.h ****  */
 425:./cmsis_core/core_cm0.h **** extern uint32_t __get_PSP(void);
 426:./cmsis_core/core_cm0.h **** 
 427:./cmsis_core/core_cm0.h **** /**
 428:./cmsis_core/core_cm0.h ****  * @brief  Set the Process Stack Pointer
 429:./cmsis_core/core_cm0.h ****  *
 430:./cmsis_core/core_cm0.h ****  * @param  topOfProcStack  Process Stack Pointer
 431:./cmsis_core/core_cm0.h ****  *
 432:./cmsis_core/core_cm0.h ****  * Assign the value ProcessStackPointer to the MSP 
 433:./cmsis_core/core_cm0.h ****  * (process stack pointer) Cortex processor register
 434:./cmsis_core/core_cm0.h ****  */
 435:./cmsis_core/core_cm0.h **** extern void __set_PSP(uint32_t topOfProcStack);
 436:./cmsis_core/core_cm0.h **** 
 437:./cmsis_core/core_cm0.h **** /**
 438:./cmsis_core/core_cm0.h ****  * @brief  Return the Main Stack Pointer
 439:./cmsis_core/core_cm0.h ****  *
 440:./cmsis_core/core_cm0.h ****  * @return Main Stack Pointer
 441:./cmsis_core/core_cm0.h ****  *
 442:./cmsis_core/core_cm0.h ****  * Return the current value of the MSP (main stack pointer)
 443:./cmsis_core/core_cm0.h ****  * Cortex processor register
 444:./cmsis_core/core_cm0.h ****  */
 445:./cmsis_core/core_cm0.h **** extern uint32_t __get_MSP(void);
 446:./cmsis_core/core_cm0.h **** 
 447:./cmsis_core/core_cm0.h **** /**
 448:./cmsis_core/core_cm0.h ****  * @brief  Set the Main Stack Pointer
 449:./cmsis_core/core_cm0.h ****  *
 450:./cmsis_core/core_cm0.h ****  * @param  topOfMainStack  Main Stack Pointer
 451:./cmsis_core/core_cm0.h ****  *
 452:./cmsis_core/core_cm0.h ****  * Assign the value mainStackPointer to the MSP 
ARM GAS  /tmp/ccp2Jkfa.s 			page 10


 453:./cmsis_core/core_cm0.h ****  * (main stack pointer) Cortex processor register
 454:./cmsis_core/core_cm0.h ****  */
 455:./cmsis_core/core_cm0.h **** extern void __set_MSP(uint32_t topOfMainStack);
 456:./cmsis_core/core_cm0.h **** 
 457:./cmsis_core/core_cm0.h **** /**
 458:./cmsis_core/core_cm0.h ****  * @brief  Reverse byte order in unsigned short value
 459:./cmsis_core/core_cm0.h ****  *
 460:./cmsis_core/core_cm0.h ****  * @param   value  value to reverse
 461:./cmsis_core/core_cm0.h ****  * @return         reversed value
 462:./cmsis_core/core_cm0.h ****  *
 463:./cmsis_core/core_cm0.h ****  * Reverse byte order in unsigned short value
 464:./cmsis_core/core_cm0.h ****  */
 465:./cmsis_core/core_cm0.h **** extern uint32_t __REV16(uint16_t value);
 466:./cmsis_core/core_cm0.h **** 
 467:./cmsis_core/core_cm0.h **** /**
 468:./cmsis_core/core_cm0.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 469:./cmsis_core/core_cm0.h ****  *
 470:./cmsis_core/core_cm0.h ****  * @param   value  value to reverse
 471:./cmsis_core/core_cm0.h ****  * @return         reversed value
 472:./cmsis_core/core_cm0.h ****  *
 473:./cmsis_core/core_cm0.h ****  * Reverse byte order in signed short value with sign extension to integer
 474:./cmsis_core/core_cm0.h ****  */
 475:./cmsis_core/core_cm0.h **** extern int32_t __REVSH(int16_t value);
 476:./cmsis_core/core_cm0.h **** 
 477:./cmsis_core/core_cm0.h **** 
 478:./cmsis_core/core_cm0.h **** #if (__ARMCC_VERSION < 400000)
 479:./cmsis_core/core_cm0.h **** 
 480:./cmsis_core/core_cm0.h **** /**
 481:./cmsis_core/core_cm0.h ****  * @brief  Return the Priority Mask value
 482:./cmsis_core/core_cm0.h ****  *
 483:./cmsis_core/core_cm0.h ****  * @return PriMask
 484:./cmsis_core/core_cm0.h ****  *
 485:./cmsis_core/core_cm0.h ****  * Return state of the priority mask bit from the priority mask register
 486:./cmsis_core/core_cm0.h ****  */
 487:./cmsis_core/core_cm0.h **** extern uint32_t __get_PRIMASK(void);
 488:./cmsis_core/core_cm0.h **** 
 489:./cmsis_core/core_cm0.h **** /**
 490:./cmsis_core/core_cm0.h ****  * @brief  Set the Priority Mask value
 491:./cmsis_core/core_cm0.h ****  *
 492:./cmsis_core/core_cm0.h ****  * @param   priMask  PriMask
 493:./cmsis_core/core_cm0.h ****  *
 494:./cmsis_core/core_cm0.h ****  * Set the priority mask bit in the priority mask register
 495:./cmsis_core/core_cm0.h ****  */
 496:./cmsis_core/core_cm0.h **** extern void __set_PRIMASK(uint32_t priMask);
 497:./cmsis_core/core_cm0.h **** 
 498:./cmsis_core/core_cm0.h **** /**
 499:./cmsis_core/core_cm0.h ****  * @brief  Return the Control Register value
 500:./cmsis_core/core_cm0.h ****  * 
 501:./cmsis_core/core_cm0.h ****  * @return Control value
 502:./cmsis_core/core_cm0.h ****  *
 503:./cmsis_core/core_cm0.h ****  * Return the content of the control register
 504:./cmsis_core/core_cm0.h ****  */
 505:./cmsis_core/core_cm0.h **** extern uint32_t __get_CONTROL(void);
 506:./cmsis_core/core_cm0.h **** 
 507:./cmsis_core/core_cm0.h **** /**
 508:./cmsis_core/core_cm0.h ****  * @brief  Set the Control Register value
 509:./cmsis_core/core_cm0.h ****  *
ARM GAS  /tmp/ccp2Jkfa.s 			page 11


 510:./cmsis_core/core_cm0.h ****  * @param  control  Control value
 511:./cmsis_core/core_cm0.h ****  *
 512:./cmsis_core/core_cm0.h ****  * Set the control register
 513:./cmsis_core/core_cm0.h ****  */
 514:./cmsis_core/core_cm0.h **** extern void __set_CONTROL(uint32_t control);
 515:./cmsis_core/core_cm0.h **** 
 516:./cmsis_core/core_cm0.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 517:./cmsis_core/core_cm0.h **** 
 518:./cmsis_core/core_cm0.h **** 
 519:./cmsis_core/core_cm0.h **** /**
 520:./cmsis_core/core_cm0.h ****  * @brief  Return the Priority Mask value
 521:./cmsis_core/core_cm0.h ****  *
 522:./cmsis_core/core_cm0.h ****  * @return PriMask
 523:./cmsis_core/core_cm0.h ****  *
 524:./cmsis_core/core_cm0.h ****  * Return state of the priority mask bit from the priority mask register
 525:./cmsis_core/core_cm0.h ****  */
 526:./cmsis_core/core_cm0.h **** static __INLINE uint32_t __get_PRIMASK(void)
 527:./cmsis_core/core_cm0.h **** {
 528:./cmsis_core/core_cm0.h ****   register uint32_t __regPriMask         __ASM("primask");
 529:./cmsis_core/core_cm0.h ****   return(__regPriMask);
 530:./cmsis_core/core_cm0.h **** }
 531:./cmsis_core/core_cm0.h **** 
 532:./cmsis_core/core_cm0.h **** /**
 533:./cmsis_core/core_cm0.h ****  * @brief  Set the Priority Mask value
 534:./cmsis_core/core_cm0.h ****  *
 535:./cmsis_core/core_cm0.h ****  * @param  priMask  PriMask
 536:./cmsis_core/core_cm0.h ****  *
 537:./cmsis_core/core_cm0.h ****  * Set the priority mask bit in the priority mask register
 538:./cmsis_core/core_cm0.h ****  */
 539:./cmsis_core/core_cm0.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 540:./cmsis_core/core_cm0.h **** {
 541:./cmsis_core/core_cm0.h ****   register uint32_t __regPriMask         __ASM("primask");
 542:./cmsis_core/core_cm0.h ****   __regPriMask = (priMask);
 543:./cmsis_core/core_cm0.h **** }
 544:./cmsis_core/core_cm0.h **** 
 545:./cmsis_core/core_cm0.h **** /**
 546:./cmsis_core/core_cm0.h ****  * @brief  Return the Control Register value
 547:./cmsis_core/core_cm0.h ****  * 
 548:./cmsis_core/core_cm0.h ****  * @return Control value
 549:./cmsis_core/core_cm0.h ****  *
 550:./cmsis_core/core_cm0.h ****  * Return the content of the control register
 551:./cmsis_core/core_cm0.h ****  */
 552:./cmsis_core/core_cm0.h **** static __INLINE uint32_t __get_CONTROL(void)
 553:./cmsis_core/core_cm0.h **** {
 554:./cmsis_core/core_cm0.h ****   register uint32_t __regControl         __ASM("control");
 555:./cmsis_core/core_cm0.h ****   return(__regControl);
 556:./cmsis_core/core_cm0.h **** }
 557:./cmsis_core/core_cm0.h **** 
 558:./cmsis_core/core_cm0.h **** /**
 559:./cmsis_core/core_cm0.h ****  * @brief  Set the Control Register value
 560:./cmsis_core/core_cm0.h ****  *
 561:./cmsis_core/core_cm0.h ****  * @param  control  Control value
 562:./cmsis_core/core_cm0.h ****  *
 563:./cmsis_core/core_cm0.h ****  * Set the control register
 564:./cmsis_core/core_cm0.h ****  */
 565:./cmsis_core/core_cm0.h **** static __INLINE void __set_CONTROL(uint32_t control)
 566:./cmsis_core/core_cm0.h **** {
ARM GAS  /tmp/ccp2Jkfa.s 			page 12


 567:./cmsis_core/core_cm0.h ****   register uint32_t __regControl         __ASM("control");
 568:./cmsis_core/core_cm0.h ****   __regControl = control;
 569:./cmsis_core/core_cm0.h **** }
 570:./cmsis_core/core_cm0.h **** 
 571:./cmsis_core/core_cm0.h **** #endif /* __ARMCC_VERSION  */ 
 572:./cmsis_core/core_cm0.h **** 
 573:./cmsis_core/core_cm0.h **** 
 574:./cmsis_core/core_cm0.h **** 
 575:./cmsis_core/core_cm0.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
 576:./cmsis_core/core_cm0.h **** /* IAR iccarm specific functions */
 577:./cmsis_core/core_cm0.h **** 
 578:./cmsis_core/core_cm0.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
 579:./cmsis_core/core_cm0.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
 580:./cmsis_core/core_cm0.h **** 
 581:./cmsis_core/core_cm0.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
 582:./cmsis_core/core_cm0.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
 583:./cmsis_core/core_cm0.h **** 
 584:./cmsis_core/core_cm0.h **** #define __NOP                                     __no_operation            /*!< no operation intri
 585:./cmsis_core/core_cm0.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
 586:./cmsis_core/core_cm0.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
 587:./cmsis_core/core_cm0.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
 588:./cmsis_core/core_cm0.h **** 
 589:./cmsis_core/core_cm0.h **** /* intrinsic void __ISB(void)                                     */
 590:./cmsis_core/core_cm0.h **** /* intrinsic void __DSB(void)                                     */
 591:./cmsis_core/core_cm0.h **** /* intrinsic void __DMB(void)                                     */
 592:./cmsis_core/core_cm0.h **** /* intrinsic void __set_PRIMASK();                                */
 593:./cmsis_core/core_cm0.h **** /* intrinsic void __get_PRIMASK();                                */
 594:./cmsis_core/core_cm0.h **** 
 595:./cmsis_core/core_cm0.h **** 
 596:./cmsis_core/core_cm0.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
 597:./cmsis_core/core_cm0.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
 598:./cmsis_core/core_cm0.h **** 
 599:./cmsis_core/core_cm0.h **** 
 600:./cmsis_core/core_cm0.h **** /**
 601:./cmsis_core/core_cm0.h ****  * @brief  Return the Process Stack Pointer
 602:./cmsis_core/core_cm0.h ****  *
 603:./cmsis_core/core_cm0.h ****  * @return ProcessStackPointer
 604:./cmsis_core/core_cm0.h ****  *
 605:./cmsis_core/core_cm0.h ****  * Return the actual process stack pointer
 606:./cmsis_core/core_cm0.h ****  */
 607:./cmsis_core/core_cm0.h **** extern uint32_t __get_PSP(void);
 608:./cmsis_core/core_cm0.h **** 
 609:./cmsis_core/core_cm0.h **** /**
 610:./cmsis_core/core_cm0.h ****  * @brief  Set the Process Stack Pointer
 611:./cmsis_core/core_cm0.h ****  *
 612:./cmsis_core/core_cm0.h ****  * @param  topOfProcStack  Process Stack Pointer
 613:./cmsis_core/core_cm0.h ****  *
 614:./cmsis_core/core_cm0.h ****  * Assign the value ProcessStackPointer to the MSP 
 615:./cmsis_core/core_cm0.h ****  * (process stack pointer) Cortex processor register
 616:./cmsis_core/core_cm0.h ****  */
 617:./cmsis_core/core_cm0.h **** extern void __set_PSP(uint32_t topOfProcStack);
 618:./cmsis_core/core_cm0.h **** 
 619:./cmsis_core/core_cm0.h **** /**
 620:./cmsis_core/core_cm0.h ****  * @brief  Return the Main Stack Pointer
 621:./cmsis_core/core_cm0.h ****  *
 622:./cmsis_core/core_cm0.h ****  * @return Main Stack Pointer
 623:./cmsis_core/core_cm0.h ****  *
ARM GAS  /tmp/ccp2Jkfa.s 			page 13


 624:./cmsis_core/core_cm0.h ****  * Return the current value of the MSP (main stack pointer)
 625:./cmsis_core/core_cm0.h ****  * Cortex processor register
 626:./cmsis_core/core_cm0.h ****  */
 627:./cmsis_core/core_cm0.h **** extern uint32_t __get_MSP(void);
 628:./cmsis_core/core_cm0.h **** 
 629:./cmsis_core/core_cm0.h **** /**
 630:./cmsis_core/core_cm0.h ****  * @brief  Set the Main Stack Pointer
 631:./cmsis_core/core_cm0.h ****  *
 632:./cmsis_core/core_cm0.h ****  * @param  topOfMainStack  Main Stack Pointer
 633:./cmsis_core/core_cm0.h ****  *
 634:./cmsis_core/core_cm0.h ****  * Assign the value mainStackPointer to the MSP 
 635:./cmsis_core/core_cm0.h ****  * (main stack pointer) Cortex processor register
 636:./cmsis_core/core_cm0.h ****  */
 637:./cmsis_core/core_cm0.h **** extern void __set_MSP(uint32_t topOfMainStack);
 638:./cmsis_core/core_cm0.h **** 
 639:./cmsis_core/core_cm0.h **** /**
 640:./cmsis_core/core_cm0.h ****  * @brief  Reverse byte order in unsigned short value
 641:./cmsis_core/core_cm0.h ****  *
 642:./cmsis_core/core_cm0.h ****  * @param  value  value to reverse
 643:./cmsis_core/core_cm0.h ****  * @return        reversed value
 644:./cmsis_core/core_cm0.h ****  *
 645:./cmsis_core/core_cm0.h ****  * Reverse byte order in unsigned short value
 646:./cmsis_core/core_cm0.h ****  */
 647:./cmsis_core/core_cm0.h **** extern uint32_t __REV16(uint16_t value);
 648:./cmsis_core/core_cm0.h **** 
 649:./cmsis_core/core_cm0.h **** 
 650:./cmsis_core/core_cm0.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
 651:./cmsis_core/core_cm0.h **** /* GNU gcc specific functions */
 652:./cmsis_core/core_cm0.h **** 
 653:./cmsis_core/core_cm0.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
 654:./cmsis_core/core_cm0.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
 655:./cmsis_core/core_cm0.h **** 
 656:./cmsis_core/core_cm0.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
 657:./cmsis_core/core_cm0.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
 658:./cmsis_core/core_cm0.h **** 
 659:./cmsis_core/core_cm0.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
 660:./cmsis_core/core_cm0.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
 661:./cmsis_core/core_cm0.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
 662:./cmsis_core/core_cm0.h **** static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
 663:./cmsis_core/core_cm0.h **** static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
 664:./cmsis_core/core_cm0.h **** static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
 665:./cmsis_core/core_cm0.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
 666:./cmsis_core/core_cm0.h **** 
 667:./cmsis_core/core_cm0.h **** 
 668:./cmsis_core/core_cm0.h **** /**
 669:./cmsis_core/core_cm0.h ****  * @brief  Return the Process Stack Pointer
 670:./cmsis_core/core_cm0.h ****  *
 671:./cmsis_core/core_cm0.h ****  * @return ProcessStackPointer
 672:./cmsis_core/core_cm0.h ****  *
 673:./cmsis_core/core_cm0.h ****  * Return the actual process stack pointer
 674:./cmsis_core/core_cm0.h ****  */
 675:./cmsis_core/core_cm0.h **** extern uint32_t __get_PSP(void);
 676:./cmsis_core/core_cm0.h **** 
 677:./cmsis_core/core_cm0.h **** /**
 678:./cmsis_core/core_cm0.h ****  * @brief  Set the Process Stack Pointer
 679:./cmsis_core/core_cm0.h ****  *
 680:./cmsis_core/core_cm0.h ****  * @param  topOfProcStack  Process Stack Pointer
ARM GAS  /tmp/ccp2Jkfa.s 			page 14


 681:./cmsis_core/core_cm0.h ****  *
 682:./cmsis_core/core_cm0.h ****  * Assign the value ProcessStackPointer to the MSP 
 683:./cmsis_core/core_cm0.h ****  * (process stack pointer) Cortex processor register
 684:./cmsis_core/core_cm0.h ****  */
 685:./cmsis_core/core_cm0.h **** extern void __set_PSP(uint32_t topOfProcStack);
 686:./cmsis_core/core_cm0.h **** 
 687:./cmsis_core/core_cm0.h **** /**
 688:./cmsis_core/core_cm0.h ****  * @brief  Return the Main Stack Pointer
 689:./cmsis_core/core_cm0.h ****  *
 690:./cmsis_core/core_cm0.h ****  * @return Main Stack Pointer
 691:./cmsis_core/core_cm0.h ****  *
 692:./cmsis_core/core_cm0.h ****  * Return the current value of the MSP (main stack pointer)
 693:./cmsis_core/core_cm0.h ****  * Cortex processor register
 694:./cmsis_core/core_cm0.h ****  */
 695:./cmsis_core/core_cm0.h **** extern uint32_t __get_MSP(void);
 696:./cmsis_core/core_cm0.h **** 
 697:./cmsis_core/core_cm0.h **** /**
 698:./cmsis_core/core_cm0.h ****  * @brief  Set the Main Stack Pointer
 699:./cmsis_core/core_cm0.h ****  *
 700:./cmsis_core/core_cm0.h ****  * @param  topOfMainStack  Main Stack Pointer
 701:./cmsis_core/core_cm0.h ****  *
 702:./cmsis_core/core_cm0.h ****  * Assign the value mainStackPointer to the MSP 
 703:./cmsis_core/core_cm0.h ****  * (main stack pointer) Cortex processor register
 704:./cmsis_core/core_cm0.h ****  */
 705:./cmsis_core/core_cm0.h **** extern void __set_MSP(uint32_t topOfMainStack);
 706:./cmsis_core/core_cm0.h **** 
 707:./cmsis_core/core_cm0.h **** /**
 708:./cmsis_core/core_cm0.h ****  * @brief  Return the Priority Mask value
 709:./cmsis_core/core_cm0.h ****  *
 710:./cmsis_core/core_cm0.h ****  * @return PriMask
 711:./cmsis_core/core_cm0.h ****  *
 712:./cmsis_core/core_cm0.h ****  * Return state of the priority mask bit from the priority mask register
 713:./cmsis_core/core_cm0.h ****  */
 714:./cmsis_core/core_cm0.h **** extern uint32_t  __get_PRIMASK(void);
 715:./cmsis_core/core_cm0.h **** 
 716:./cmsis_core/core_cm0.h **** /**
 717:./cmsis_core/core_cm0.h ****  * @brief  Set the Priority Mask value
 718:./cmsis_core/core_cm0.h ****  *
 719:./cmsis_core/core_cm0.h ****  * @param  priMask  PriMask
 720:./cmsis_core/core_cm0.h ****  *
 721:./cmsis_core/core_cm0.h ****  * Set the priority mask bit in the priority mask register
 722:./cmsis_core/core_cm0.h ****  */
 723:./cmsis_core/core_cm0.h **** extern void __set_PRIMASK(uint32_t priMask);
 724:./cmsis_core/core_cm0.h **** 
 725:./cmsis_core/core_cm0.h **** /**
 726:./cmsis_core/core_cm0.h ****  * @brief  Return the Control Register value
 727:./cmsis_core/core_cm0.h **** * 
 728:./cmsis_core/core_cm0.h **** *  @return Control value
 729:./cmsis_core/core_cm0.h ****  *
 730:./cmsis_core/core_cm0.h ****  * Return the content of the control register
 731:./cmsis_core/core_cm0.h ****  */
 732:./cmsis_core/core_cm0.h **** extern uint32_t __get_CONTROL(void);
 733:./cmsis_core/core_cm0.h **** 
 734:./cmsis_core/core_cm0.h **** /**
 735:./cmsis_core/core_cm0.h ****  * @brief  Set the Control Register value
 736:./cmsis_core/core_cm0.h ****  *
 737:./cmsis_core/core_cm0.h ****  * @param  control  Control value
ARM GAS  /tmp/ccp2Jkfa.s 			page 15


 738:./cmsis_core/core_cm0.h ****  *
 739:./cmsis_core/core_cm0.h ****  * Set the control register
 740:./cmsis_core/core_cm0.h ****  */
 741:./cmsis_core/core_cm0.h **** extern void __set_CONTROL(uint32_t control);
 742:./cmsis_core/core_cm0.h **** 
 743:./cmsis_core/core_cm0.h **** /**
 744:./cmsis_core/core_cm0.h ****  * @brief  Reverse byte order in integer value
 745:./cmsis_core/core_cm0.h ****  *
 746:./cmsis_core/core_cm0.h ****  * @param  value  value to reverse
 747:./cmsis_core/core_cm0.h ****  * @return        reversed value
 748:./cmsis_core/core_cm0.h ****  *
 749:./cmsis_core/core_cm0.h ****  * Reverse byte order in integer value
 750:./cmsis_core/core_cm0.h ****  */
 751:./cmsis_core/core_cm0.h **** extern uint32_t __REV(uint32_t value);
 752:./cmsis_core/core_cm0.h **** 
 753:./cmsis_core/core_cm0.h **** /**
 754:./cmsis_core/core_cm0.h ****  * @brief  Reverse byte order in unsigned short value
 755:./cmsis_core/core_cm0.h ****  *
 756:./cmsis_core/core_cm0.h ****  * @param  value  value to reverse
 757:./cmsis_core/core_cm0.h ****  * @return        reversed value
 758:./cmsis_core/core_cm0.h ****  *
 759:./cmsis_core/core_cm0.h ****  * Reverse byte order in unsigned short value
 760:./cmsis_core/core_cm0.h ****  */
 761:./cmsis_core/core_cm0.h **** extern uint32_t __REV16(uint16_t value);
 762:./cmsis_core/core_cm0.h **** 
 763:./cmsis_core/core_cm0.h **** /**
 764:./cmsis_core/core_cm0.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 765:./cmsis_core/core_cm0.h ****  *
 766:./cmsis_core/core_cm0.h ****  * @param  value  value to reverse
 767:./cmsis_core/core_cm0.h ****  * @return        reversed value
 768:./cmsis_core/core_cm0.h ****  *
 769:./cmsis_core/core_cm0.h ****  * Reverse byte order in signed short value with sign extension to integer
 770:./cmsis_core/core_cm0.h ****  */
 771:./cmsis_core/core_cm0.h **** extern int32_t __REVSH(int16_t value);
 772:./cmsis_core/core_cm0.h **** 
 773:./cmsis_core/core_cm0.h **** 
 774:./cmsis_core/core_cm0.h **** #elif (defined (__TASKING__)) /*------------------ TASKING Compiler ---------------------*/
 775:./cmsis_core/core_cm0.h **** /* TASKING carm specific functions */
 776:./cmsis_core/core_cm0.h **** 
 777:./cmsis_core/core_cm0.h **** /*
 778:./cmsis_core/core_cm0.h ****  * The CMSIS functions have been implemented as intrinsics in the compiler.
 779:./cmsis_core/core_cm0.h ****  * Please use "carm -?i" to get an up to date list of all instrinsics,
 780:./cmsis_core/core_cm0.h ****  * Including the CMSIS ones.
 781:./cmsis_core/core_cm0.h ****  */
 782:./cmsis_core/core_cm0.h **** 
 783:./cmsis_core/core_cm0.h **** #endif
 784:./cmsis_core/core_cm0.h **** 
 785:./cmsis_core/core_cm0.h **** 
 786:./cmsis_core/core_cm0.h **** /** @addtogroup CMSIS_CM0_Core_FunctionInterface CMSIS CM0 Core Function Interface
 787:./cmsis_core/core_cm0.h ****   Core  Function Interface containing:
 788:./cmsis_core/core_cm0.h ****   - Core NVIC Functions
 789:./cmsis_core/core_cm0.h ****   - Core SysTick Functions
 790:./cmsis_core/core_cm0.h ****   - Core Reset Functions
 791:./cmsis_core/core_cm0.h **** */
 792:./cmsis_core/core_cm0.h **** /*@{*/
 793:./cmsis_core/core_cm0.h **** 
 794:./cmsis_core/core_cm0.h **** /* ##########################   NVIC functions  #################################### */
ARM GAS  /tmp/ccp2Jkfa.s 			page 16


 795:./cmsis_core/core_cm0.h **** 
 796:./cmsis_core/core_cm0.h **** /* Interrupt Priorities are WORD accessible only under ARMv6M                   */
 797:./cmsis_core/core_cm0.h **** /* The following MACROS handle generation of the register offset and byte masks */
 798:./cmsis_core/core_cm0.h **** #define _BIT_SHIFT(IRQn)         (  (((uint32_t)(IRQn)       )    &  0x03) * 8 )
 799:./cmsis_core/core_cm0.h **** #define _SHP_IDX(IRQn)           ( ((((uint32_t)(IRQn) & 0x0F)-8) >>    2)     )
 800:./cmsis_core/core_cm0.h **** #define _IP_IDX(IRQn)            (   ((uint32_t)(IRQn)            >>    2)     )
 801:./cmsis_core/core_cm0.h **** 
 802:./cmsis_core/core_cm0.h **** 
 803:./cmsis_core/core_cm0.h **** /**
 804:./cmsis_core/core_cm0.h ****  * @brief  Enable Interrupt in NVIC Interrupt Controller
 805:./cmsis_core/core_cm0.h ****  *
 806:./cmsis_core/core_cm0.h ****  * @param  IRQn   The positive number of the external interrupt to enable
 807:./cmsis_core/core_cm0.h ****  *
 808:./cmsis_core/core_cm0.h ****  * Enable a device specific interupt in the NVIC interrupt controller.
 809:./cmsis_core/core_cm0.h ****  * The interrupt number cannot be a negative value.
 810:./cmsis_core/core_cm0.h ****  */
 811:./cmsis_core/core_cm0.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 812:./cmsis_core/core_cm0.h **** {
  62              		.loc 1 812 0
  63              		.cfi_startproc
  64 0000 82B0     		sub	sp, sp, #8	@,,
  65              	.LCFI0:
  66              		.cfi_def_cfa_offset 8
  67 0002 0200     		movs	r2, r0	@ tmp116, IRQn
  68 0004 6B46     		mov	r3, sp	@ tmp122,
  69 0006 0733     		adds	r3, r3, #7	@ tmp117,
  70 0008 1A70     		strb	r2, [r3]	@ tmp118, IRQn
 813:./cmsis_core/core_cm0.h ****   NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  71              		.loc 1 813 0
  72 000a 074B     		ldr	r3, .L2	@ D.5485,
  73 000c 6A46     		mov	r2, sp	@ tmp123,
  74 000e 0732     		adds	r2, r2, #7	@ tmp119,
  75 0010 1278     		ldrb	r2, [r2]	@ D.5486, IRQn
  76 0012 1100     		movs	r1, r2	@ D.5487, D.5486
  77 0014 1F22     		movs	r2, #31	@ tmp120,
  78 0016 0A40     		ands	r2, r1	@ D.5487, D.5487
  79 0018 0121     		movs	r1, #1	@ tmp121,
  80 001a 9140     		lsls	r1, r1, r2	@ D.5488, D.5488, D.5487
  81 001c 0A00     		movs	r2, r1	@ D.5488, D.5488
  82 001e 1A60     		str	r2, [r3]	@ D.5487, _1->ISER
 814:./cmsis_core/core_cm0.h **** }
  83              		.loc 1 814 0
  84 0020 C046     		nop
  85 0022 02B0     		add	sp, sp, #8	@,,
  86              		@ sp needed	@
  87 0024 7047     		bx	lr
  88              	.L3:
  89 0026 C046     		.align	2
  90              	.L2:
  91 0028 00E100E0 		.word	-536813312
  92              		.cfi_endproc
  93              	.LFE11:
  94              		.size	NVIC_EnableIRQ, .-NVIC_EnableIRQ
  95              		.section	.text.NVIC_SetPriority,"ax",%progbits
  96              		.align	2
  97              		.code	16
  98              		.thumb_func
ARM GAS  /tmp/ccp2Jkfa.s 			page 17


  99              		.type	NVIC_SetPriority, %function
 100              	NVIC_SetPriority:
 101              	.LFB16:
 815:./cmsis_core/core_cm0.h **** 
 816:./cmsis_core/core_cm0.h **** /**
 817:./cmsis_core/core_cm0.h ****  * @brief  Disable the interrupt line for external interrupt specified
 818:./cmsis_core/core_cm0.h ****  * 
 819:./cmsis_core/core_cm0.h ****  * @param  IRQn   The positive number of the external interrupt to disable
 820:./cmsis_core/core_cm0.h ****  * 
 821:./cmsis_core/core_cm0.h ****  * Disable a device specific interupt in the NVIC interrupt controller.
 822:./cmsis_core/core_cm0.h ****  * The interrupt number cannot be a negative value.
 823:./cmsis_core/core_cm0.h ****  */
 824:./cmsis_core/core_cm0.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
 825:./cmsis_core/core_cm0.h **** {
 826:./cmsis_core/core_cm0.h ****   NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 827:./cmsis_core/core_cm0.h **** }
 828:./cmsis_core/core_cm0.h **** 
 829:./cmsis_core/core_cm0.h **** /**
 830:./cmsis_core/core_cm0.h ****  * @brief  Read the interrupt pending bit for a device specific interrupt source
 831:./cmsis_core/core_cm0.h ****  * 
 832:./cmsis_core/core_cm0.h ****  * @param  IRQn    The number of the device specifc interrupt
 833:./cmsis_core/core_cm0.h ****  * @return         1 = interrupt pending, 0 = interrupt not pending
 834:./cmsis_core/core_cm0.h ****  *
 835:./cmsis_core/core_cm0.h ****  * Read the pending register in NVIC and return 1 if its status is pending, 
 836:./cmsis_core/core_cm0.h ****  * otherwise it returns 0
 837:./cmsis_core/core_cm0.h ****  */
 838:./cmsis_core/core_cm0.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
 839:./cmsis_core/core_cm0.h **** {
 840:./cmsis_core/core_cm0.h ****   return((uint32_t) ((NVIC->ISPR[0] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if pendi
 841:./cmsis_core/core_cm0.h **** }
 842:./cmsis_core/core_cm0.h **** 
 843:./cmsis_core/core_cm0.h **** /**
 844:./cmsis_core/core_cm0.h ****  * @brief  Set the pending bit for an external interrupt
 845:./cmsis_core/core_cm0.h ****  * 
 846:./cmsis_core/core_cm0.h ****  * @param  IRQn    The number of the interrupt for set pending
 847:./cmsis_core/core_cm0.h ****  *
 848:./cmsis_core/core_cm0.h ****  * Set the pending bit for the specified interrupt.
 849:./cmsis_core/core_cm0.h ****  * The interrupt number cannot be a negative value.
 850:./cmsis_core/core_cm0.h ****  */
 851:./cmsis_core/core_cm0.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
 852:./cmsis_core/core_cm0.h **** {
 853:./cmsis_core/core_cm0.h ****   NVIC->ISPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */
 854:./cmsis_core/core_cm0.h **** }
 855:./cmsis_core/core_cm0.h **** 
 856:./cmsis_core/core_cm0.h **** /**
 857:./cmsis_core/core_cm0.h ****  * @brief  Clear the pending bit for an external interrupt
 858:./cmsis_core/core_cm0.h ****  *
 859:./cmsis_core/core_cm0.h ****  * @param  IRQn    The number of the interrupt for clear pending
 860:./cmsis_core/core_cm0.h ****  *
 861:./cmsis_core/core_cm0.h ****  * Clear the pending bit for the specified interrupt. 
 862:./cmsis_core/core_cm0.h ****  * The interrupt number cannot be a negative value.
 863:./cmsis_core/core_cm0.h ****  */
 864:./cmsis_core/core_cm0.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 865:./cmsis_core/core_cm0.h **** {
 866:./cmsis_core/core_cm0.h ****   NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 867:./cmsis_core/core_cm0.h **** }
 868:./cmsis_core/core_cm0.h **** 
ARM GAS  /tmp/ccp2Jkfa.s 			page 18


 869:./cmsis_core/core_cm0.h **** /**
 870:./cmsis_core/core_cm0.h ****  * @brief  Set the priority for an interrupt
 871:./cmsis_core/core_cm0.h ****  *
 872:./cmsis_core/core_cm0.h ****  * @param  IRQn      The number of the interrupt for set priority
 873:./cmsis_core/core_cm0.h ****  * @param  priority  The priority to set
 874:./cmsis_core/core_cm0.h ****  *
 875:./cmsis_core/core_cm0.h ****  * Set the priority for the specified interrupt. The interrupt 
 876:./cmsis_core/core_cm0.h ****  * number can be positive to specify an external (device specific) 
 877:./cmsis_core/core_cm0.h ****  * interrupt, or negative to specify an internal (core) interrupt.
 878:./cmsis_core/core_cm0.h ****  *
 879:./cmsis_core/core_cm0.h ****  * Note: The priority cannot be set for every core interrupt.
 880:./cmsis_core/core_cm0.h ****  */
 881:./cmsis_core/core_cm0.h **** /*
 882:./cmsis_core/core_cm0.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 883:./cmsis_core/core_cm0.h **** {
 884:./cmsis_core/core_cm0.h ****   if(IRQn < 0) {
 885:./cmsis_core/core_cm0.h ****     SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) | 
 886:./cmsis_core/core_cm0.h ****         (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 887:./cmsis_core/core_cm0.h ****   else {
 888:./cmsis_core/core_cm0.h ****     NVIC->IPR[_IP_IDX(IRQn)] = (NVIC->IPR[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 889:./cmsis_core/core_cm0.h ****         (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 890:./cmsis_core/core_cm0.h **** }
 891:./cmsis_core/core_cm0.h **** */
 892:./cmsis_core/core_cm0.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 893:./cmsis_core/core_cm0.h **** {
 102              		.loc 1 893 0
 103              		.cfi_startproc
 104 0000 30B5     		push	{r4, r5, lr}	@
 105              	.LCFI1:
 106              		.cfi_def_cfa_offset 12
 107              		.cfi_offset 4, -12
 108              		.cfi_offset 5, -8
 109              		.cfi_offset 14, -4
 110 0002 83B0     		sub	sp, sp, #12	@,,
 111              	.LCFI2:
 112              		.cfi_def_cfa_offset 24
 113 0004 0200     		movs	r2, r0	@ tmp162, IRQn
 114 0006 0091     		str	r1, [sp]	@ priority, priority
 115 0008 6B46     		mov	r3, sp	@ tmp199,
 116 000a 0733     		adds	r3, r3, #7	@ tmp163,
 117 000c 1A70     		strb	r2, [r3]	@ tmp164, IRQn
 894:./cmsis_core/core_cm0.h ****   if(IRQn < 0) {
 118              		.loc 1 894 0
 119 000e 6B46     		mov	r3, sp	@ tmp200,
 120 0010 0733     		adds	r3, r3, #7	@ tmp165,
 121 0012 1B78     		ldrb	r3, [r3]	@ tmp166, IRQn
 122 0014 7F2B     		cmp	r3, #127	@ tmp166,
 123 0016 36D9     		bls	.L5	@,
 895:./cmsis_core/core_cm0.h ****     SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 124              		.loc 1 895 0
 125 0018 324C     		ldr	r4, .L8	@ D.5489,
 126 001a 6B46     		mov	r3, sp	@ tmp201,
 127 001c 0733     		adds	r3, r3, #7	@ tmp167,
 128 001e 1B78     		ldrb	r3, [r3]	@ D.5490, IRQn
 129 0020 1A00     		movs	r2, r3	@ D.5491, D.5490
 130 0022 0F23     		movs	r3, #15	@ tmp168,
 131 0024 1340     		ands	r3, r2	@ D.5491, D.5491
ARM GAS  /tmp/ccp2Jkfa.s 			page 19


 132 0026 083B     		subs	r3, r3, #8	@ D.5491,
 133 0028 9908     		lsrs	r1, r3, #2	@ D.5491, D.5491,
 134 002a 2E4A     		ldr	r2, .L8	@ D.5489,
 135 002c 6B46     		mov	r3, sp	@ tmp202,
 136 002e 0733     		adds	r3, r3, #7	@ tmp169,
 137 0030 1B78     		ldrb	r3, [r3]	@ D.5490, IRQn
 138 0032 1800     		movs	r0, r3	@ D.5491, D.5490
 139 0034 0F23     		movs	r3, #15	@ tmp170,
 140 0036 0340     		ands	r3, r0	@ D.5491, D.5491
 141 0038 083B     		subs	r3, r3, #8	@ D.5491,
 142 003a 9B08     		lsrs	r3, r3, #2	@ D.5491, D.5491,
 143 003c 0633     		adds	r3, r3, #6	@ tmp171,
 144 003e 9B00     		lsls	r3, r3, #2	@ tmp172, tmp171,
 145 0040 D318     		adds	r3, r2, r3	@ tmp173, D.5489, tmp172
 146 0042 0433     		adds	r3, r3, #4	@ tmp174,
 147 0044 1B68     		ldr	r3, [r3]	@ D.5491, _9->SHP
 148 0046 6A46     		mov	r2, sp	@ tmp203,
 149 0048 0732     		adds	r2, r2, #7	@ tmp175,
 150 004a 1278     		ldrb	r2, [r2]	@ D.5490, IRQn
 151 004c 1000     		movs	r0, r2	@ D.5491, D.5490
 152 004e 0322     		movs	r2, #3	@ tmp176,
 153 0050 0240     		ands	r2, r0	@ D.5491, D.5491
 154 0052 D200     		lsls	r2, r2, #3	@ D.5491, D.5491,
 155 0054 FF20     		movs	r0, #255	@ tmp177,
 156 0056 9040     		lsls	r0, r0, r2	@ D.5492, D.5492, D.5491
 157 0058 0200     		movs	r2, r0	@ D.5492, D.5492
 158 005a D243     		mvns	r2, r2	@ D.5492, D.5492
 159 005c 1A40     		ands	r2, r3	@ D.5491, D.5491
 896:./cmsis_core/core_cm0.h ****         (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 160              		.loc 1 896 0
 161 005e 009B     		ldr	r3, [sp]	@ tmp178, priority
 162 0060 9B01     		lsls	r3, r3, #6	@ D.5491, tmp178,
 163 0062 FF20     		movs	r0, #255	@ tmp179,
 164 0064 1840     		ands	r0, r3	@ D.5491, D.5491
 165 0066 6B46     		mov	r3, sp	@ tmp205,
 166 0068 0733     		adds	r3, r3, #7	@ tmp180,
 167 006a 1B78     		ldrb	r3, [r3]	@ D.5490, IRQn
 168 006c 1D00     		movs	r5, r3	@ D.5491, D.5490
 169 006e 0323     		movs	r3, #3	@ tmp181,
 170 0070 2B40     		ands	r3, r5	@ D.5491, D.5491
 171 0072 DB00     		lsls	r3, r3, #3	@ D.5491, D.5491,
 172 0074 9840     		lsls	r0, r0, r3	@ D.5491, D.5491, D.5491
 173 0076 0300     		movs	r3, r0	@ D.5491, D.5491
 895:./cmsis_core/core_cm0.h ****     SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 174              		.loc 1 895 0
 175 0078 1A43     		orrs	r2, r3	@ D.5491, D.5491
 176 007a 8B1D     		adds	r3, r1, #6	@ tmp182, D.5491,
 177 007c 9B00     		lsls	r3, r3, #2	@ tmp183, tmp182,
 178 007e E318     		adds	r3, r4, r3	@ tmp184, D.5489, tmp183
 179 0080 0433     		adds	r3, r3, #4	@ tmp185,
 180 0082 1A60     		str	r2, [r3]	@ D.5491, _3->SHP
 897:./cmsis_core/core_cm0.h ****   else {
 898:./cmsis_core/core_cm0.h ****     NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 899:./cmsis_core/core_cm0.h ****         (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 900:./cmsis_core/core_cm0.h **** }
 181              		.loc 1 900 0
 182 0084 2BE0     		b	.L7	@
ARM GAS  /tmp/ccp2Jkfa.s 			page 20


 183              	.L5:
 898:./cmsis_core/core_cm0.h ****         (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 184              		.loc 1 898 0
 185 0086 184C     		ldr	r4, .L8+4	@ D.5493,
 186 0088 6B46     		mov	r3, sp	@ tmp207,
 187 008a 0733     		adds	r3, r3, #7	@ tmp186,
 188 008c 1B78     		ldrb	r3, [r3]	@ D.5491, IRQn
 189 008e 5BB2     		sxtb	r3, r3	@ D.5491, D.5491
 190 0090 9B08     		lsrs	r3, r3, #2	@ D.5491, D.5491,
 191 0092 1549     		ldr	r1, .L8+4	@ D.5493,
 192 0094 6A46     		mov	r2, sp	@ tmp208,
 193 0096 0732     		adds	r2, r2, #7	@ tmp187,
 194 0098 1278     		ldrb	r2, [r2]	@ D.5491, IRQn
 195 009a 52B2     		sxtb	r2, r2	@ D.5491, D.5491
 196 009c 9208     		lsrs	r2, r2, #2	@ D.5491, D.5491,
 197 009e C032     		adds	r2, r2, #192	@ tmp188,
 198 00a0 9200     		lsls	r2, r2, #2	@ tmp189, tmp188,
 199 00a2 5258     		ldr	r2, [r2, r1]	@ D.5491, _38->IP
 200 00a4 6946     		mov	r1, sp	@ tmp209,
 201 00a6 0731     		adds	r1, r1, #7	@ tmp190,
 202 00a8 0978     		ldrb	r1, [r1]	@ D.5490, IRQn
 203 00aa 0800     		movs	r0, r1	@ D.5491, D.5490
 204 00ac 0321     		movs	r1, #3	@ tmp191,
 205 00ae 0140     		ands	r1, r0	@ D.5491, D.5491
 206 00b0 C900     		lsls	r1, r1, #3	@ D.5491, D.5491,
 207 00b2 FF20     		movs	r0, #255	@ tmp192,
 208 00b4 8840     		lsls	r0, r0, r1	@ D.5492, D.5492, D.5491
 209 00b6 0100     		movs	r1, r0	@ D.5492, D.5492
 210 00b8 C943     		mvns	r1, r1	@ D.5492, D.5492
 211 00ba 1140     		ands	r1, r2	@ D.5491, D.5491
 899:./cmsis_core/core_cm0.h **** }
 212              		.loc 1 899 0
 213 00bc 009A     		ldr	r2, [sp]	@ tmp193, priority
 214 00be 9201     		lsls	r2, r2, #6	@ D.5491, tmp193,
 215 00c0 FF20     		movs	r0, #255	@ tmp194,
 216 00c2 1040     		ands	r0, r2	@ D.5491, D.5491
 217 00c4 6A46     		mov	r2, sp	@ tmp211,
 218 00c6 0732     		adds	r2, r2, #7	@ tmp195,
 219 00c8 1278     		ldrb	r2, [r2]	@ D.5490, IRQn
 220 00ca 1500     		movs	r5, r2	@ D.5491, D.5490
 221 00cc 0322     		movs	r2, #3	@ tmp196,
 222 00ce 2A40     		ands	r2, r5	@ D.5491, D.5491
 223 00d0 D200     		lsls	r2, r2, #3	@ D.5491, D.5491,
 224 00d2 9040     		lsls	r0, r0, r2	@ D.5491, D.5491, D.5491
 225 00d4 0200     		movs	r2, r0	@ D.5491, D.5491
 898:./cmsis_core/core_cm0.h ****         (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 226              		.loc 1 898 0
 227 00d6 0A43     		orrs	r2, r1	@ D.5491, D.5491
 228 00d8 C033     		adds	r3, r3, #192	@ tmp197,
 229 00da 9B00     		lsls	r3, r3, #2	@ tmp198, tmp197,
 230 00dc 1A51     		str	r2, [r3, r4]	@ D.5491, _35->IP
 231              	.L7:
 232              		.loc 1 900 0
 233 00de C046     		nop
 234 00e0 03B0     		add	sp, sp, #12	@,,
 235              		@ sp needed	@
 236 00e2 30BD     		pop	{r4, r5, pc}
ARM GAS  /tmp/ccp2Jkfa.s 			page 21


 237              	.L9:
 238              		.align	2
 239              	.L8:
 240 00e4 00ED00E0 		.word	-536810240
 241 00e8 00E100E0 		.word	-536813312
 242              		.cfi_endproc
 243              	.LFE16:
 244              		.size	NVIC_SetPriority, .-NVIC_SetPriority
 245              		.comm	ptx1,4,4
 246              		.comm	ptx1_pckt_index,4,4
 247              		.comm	prx1,4,4
 248              		.comm	ptx2,4,4
 249              		.comm	ptx2_pckt_index,4,4
 250              		.comm	prx2,4,4
 251              		.global	pckt_gps_ready
 252              		.section	.bss.pckt_gps_ready,"aw",%nobits
 253              		.type	pckt_gps_ready, %object
 254              		.size	pckt_gps_ready, 1
 255              	pckt_gps_ready:
 256 0000 00       		.space	1
 257              		.global	usart_mode
 258              		.section	.data.usart_mode,"aw",%progbits
 259              		.type	usart_mode, %object
 260              		.size	usart_mode, 1
 261              	usart_mode:
 262 0000 01       		.byte	1
 263              		.section	.text.Usart1Mode,"ax",%progbits
 264              		.align	2
 265              		.global	Usart1Mode
 266              		.code	16
 267              		.thumb_func
 268              		.type	Usart1Mode, %function
 269              	Usart1Mode:
 270              	.LFB20:
 271              		.file 2 "src/uart.c"
   1:src/uart.c    **** /**
   2:src/uart.c    ****   ******************************************************************************
   3:src/uart.c    ****   * @file    Template_2/stm32f0_uart.c
   4:src/uart.c    ****   * @author  Nahuel
   5:src/uart.c    ****   * @version V1.0
   6:src/uart.c    ****   * @date    22-August-2014
   7:src/uart.c    ****   * @brief   UART functions.
   8:src/uart.c    ****   ******************************************************************************
   9:src/uart.c    ****   * @attention
  10:src/uart.c    ****   *
  11:src/uart.c    ****   * Use this functions to configure serial comunication interface (UART).
  12:src/uart.c    ****   *
  13:src/uart.c    ****   ******************************************************************************
  14:src/uart.c    ****   */
  15:src/uart.c    **** 
  16:src/uart.c    **** /* Includes ------------------------------------------------------------------*/
  17:src/uart.c    **** #include "hard.h"
  18:src/uart.c    **** #include "stm32f0xx.h"
  19:src/uart.c    **** #include "uart.h"
  20:src/uart.c    **** 
  21:src/uart.c    **** #include "gps_vktel.h"
  22:src/uart.c    **** 
ARM GAS  /tmp/ccp2Jkfa.s 			page 22


  23:src/uart.c    **** #include <string.h>
  24:src/uart.c    **** 
  25:src/uart.c    **** 
  26:src/uart.c    **** 
  27:src/uart.c    **** 
  28:src/uart.c    **** //--- Private typedef ---//
  29:src/uart.c    **** //--- Private define ---//
  30:src/uart.c    **** //--- Private macro ---//
  31:src/uart.c    **** 
  32:src/uart.c    **** //#define USE_USARTx_TIMEOUT
  33:src/uart.c    **** 
  34:src/uart.c    **** 
  35:src/uart.c    **** 
  36:src/uart.c    **** //--- Externals variables ---//
  37:src/uart.c    **** 
  38:src/uart.c    **** //--- Externals del GPS ---//
  39:src/uart.c    **** extern volatile unsigned char usart1_mini_timeout;
  40:src/uart.c    **** extern volatile unsigned char usart1_pckt_ready;
  41:src/uart.c    **** extern volatile unsigned char usart1_have_data;
  42:src/uart.c    **** 
  43:src/uart.c    **** #ifdef USE_GSM_GATEWAY
  44:src/uart.c    **** extern volatile unsigned char usart2_mini_timeout;
  45:src/uart.c    **** extern volatile unsigned char usart2_pckt_ready;
  46:src/uart.c    **** extern volatile unsigned char usart2_have_data;
  47:src/uart.c    **** #endif
  48:src/uart.c    **** 
  49:src/uart.c    **** //#define data512		data1		//en rx es la trama recibida; en tx es la trama a enviar
  50:src/uart.c    **** //#define data256		data		//en rx son los valores del channel elegido
  51:src/uart.c    **** //volatile unsigned char * pdmx;
  52:src/uart.c    **** 
  53:src/uart.c    **** extern volatile unsigned char tx1buff[];
  54:src/uart.c    **** extern volatile unsigned char rx1buff[];
  55:src/uart.c    **** 
  56:src/uart.c    **** extern volatile unsigned char tx2buff[];
  57:src/uart.c    **** extern volatile unsigned char rx2buff[];
  58:src/uart.c    **** 
  59:src/uart.c    **** //--- Private variables ---//
  60:src/uart.c    **** volatile unsigned char * ptx1;
  61:src/uart.c    **** volatile unsigned char * ptx1_pckt_index;
  62:src/uart.c    **** volatile unsigned char * prx1;
  63:src/uart.c    **** 
  64:src/uart.c    **** volatile unsigned char * ptx2;
  65:src/uart.c    **** volatile unsigned char * ptx2_pckt_index;
  66:src/uart.c    **** volatile unsigned char * prx2;
  67:src/uart.c    **** 
  68:src/uart.c    **** volatile unsigned char pckt_gps_ready = 0;
  69:src/uart.c    **** volatile unsigned char usart_mode = USART_GPS_MODE;
  70:src/uart.c    **** 
  71:src/uart.c    **** //Reception buffer.
  72:src/uart.c    **** 
  73:src/uart.c    **** //Transmission buffer.
  74:src/uart.c    **** 
  75:src/uart.c    **** //--- Private function prototypes ---//
  76:src/uart.c    **** //--- Private functions ---//
  77:src/uart.c    **** 
  78:src/uart.c    **** //cambio de modo al USART del GPS al GSM
  79:src/uart.c    **** //le paso el modo o le pregunto
ARM GAS  /tmp/ccp2Jkfa.s 			page 23


  80:src/uart.c    **** //responde modo
  81:src/uart.c    **** unsigned char Usart1Mode (unsigned char new_mode)
  82:src/uart.c    **** {
 272              		.loc 2 82 0
 273              		.cfi_startproc
 274 0000 84B0     		sub	sp, sp, #16	@,,
 275              	.LCFI3:
 276              		.cfi_def_cfa_offset 16
 277 0002 0200     		movs	r2, r0	@ tmp142, new_mode
 278 0004 6B46     		mov	r3, sp	@ tmp202,
 279 0006 0733     		adds	r3, r3, #7	@ tmp143,
 280 0008 1A70     		strb	r2, [r3]	@ tmp144, new_mode
  83:src/uart.c    **** 	unsigned int temp_int;
  84:src/uart.c    **** 	unsigned int temp_gpio;
  85:src/uart.c    **** 
  86:src/uart.c    **** 	temp_int = USART1->CR1;
 281              		.loc 2 86 0
 282 000a 3A4B     		ldr	r3, .L14	@ D.5494,
 283 000c 1B68     		ldr	r3, [r3]	@ tmp145, _3->CR1
 284 000e 0393     		str	r3, [sp, #12]	@ tmp145, temp_int
  87:src/uart.c    **** 	USART1->CR1 &= 0xFFFFFF6F;		//limpio flags IE
 285              		.loc 2 87 0
 286 0010 384B     		ldr	r3, .L14	@ D.5494,
 287 0012 384A     		ldr	r2, .L14	@ D.5494,
 288 0014 1268     		ldr	r2, [r2]	@ D.5495, _7->CR1
 289 0016 9021     		movs	r1, #144	@ tmp146,
 290 0018 8A43     		bics	r2, r1	@ D.5495, tmp146
 291 001a 1A60     		str	r2, [r3]	@ D.5495, _6->CR1
  88:src/uart.c    **** 
  89:src/uart.c    **** 	if (new_mode == USART_GPS_MODE)
 292              		.loc 2 89 0
 293 001c 6B46     		mov	r3, sp	@ tmp203,
 294 001e 0733     		adds	r3, r3, #7	@ tmp147,
 295 0020 1B78     		ldrb	r3, [r3]	@ tmp148, new_mode
 296 0022 012B     		cmp	r3, #1	@ tmp148,
 297 0024 2BD1     		bne	.L11	@,
  90:src/uart.c    **** 	{
  91:src/uart.c    **** 		//config gpio A to Input
  92:src/uart.c    **** 		temp_gpio = GPIOA->MODER;		//2 bits por pin
 298              		.loc 2 92 0
 299 0026 9023     		movs	r3, #144	@ tmp197,
 300 0028 DB05     		lsls	r3, r3, #23	@ D.5496, tmp197,
 301 002a 1B68     		ldr	r3, [r3]	@ tmp149, _12->MODER
 302 002c 0293     		str	r3, [sp, #8]	@ tmp149, temp_gpio
  93:src/uart.c    **** 		temp_gpio &= 0xFFC3FFFF;		//PA9 PA10 input
 303              		.loc 2 93 0
 304 002e 029B     		ldr	r3, [sp, #8]	@ tmp151, temp_gpio
 305 0030 314A     		ldr	r2, .L14+4	@ tmp152,
 306 0032 1340     		ands	r3, r2	@ tmp150, tmp152
 307 0034 0293     		str	r3, [sp, #8]	@ tmp150, temp_gpio
  94:src/uart.c    **** 		temp_gpio |= 0x00000000;		//
  95:src/uart.c    **** 		GPIOA->MODER = temp_gpio;
 308              		.loc 2 95 0
 309 0036 9023     		movs	r3, #144	@ tmp198,
 310 0038 DB05     		lsls	r3, r3, #23	@ D.5496, tmp198,
 311 003a 029A     		ldr	r2, [sp, #8]	@ tmp153, temp_gpio
 312 003c 1A60     		str	r2, [r3]	@ tmp153, _16->MODER
ARM GAS  /tmp/ccp2Jkfa.s 			page 24


  96:src/uart.c    **** 
  97:src/uart.c    **** 		GPIOA->AFR[1] &= 0xFFFFF00F;	//PA9 -> AF0 A10 -> AF0
 313              		.loc 2 97 0
 314 003e 9023     		movs	r3, #144	@ tmp199,
 315 0040 DB05     		lsls	r3, r3, #23	@ D.5496, tmp199,
 316 0042 9022     		movs	r2, #144	@ tmp200,
 317 0044 D205     		lsls	r2, r2, #23	@ D.5496, tmp200,
 318 0046 526A     		ldr	r2, [r2, #36]	@ D.5495, _19->AFR
 319 0048 2C49     		ldr	r1, .L14+8	@ tmp154,
 320 004a 0A40     		ands	r2, r1	@ D.5495, tmp154
 321 004c 5A62     		str	r2, [r3, #36]	@ D.5495, _18->AFR
  98:src/uart.c    **** 
  99:src/uart.c    **** 		//config gpio B to Alternative
 100:src/uart.c    **** 		temp_gpio = GPIOB->MODER;		//2 bits por pin
 322              		.loc 2 100 0
 323 004e 2C4B     		ldr	r3, .L14+12	@ D.5496,
 324 0050 1B68     		ldr	r3, [r3]	@ tmp155, _23->MODER
 325 0052 0293     		str	r3, [sp, #8]	@ tmp155, temp_gpio
 101:src/uart.c    **** 		temp_gpio &= 0xFFFF0FFF;		//PB6 PB7 alternative
 326              		.loc 2 101 0
 327 0054 029B     		ldr	r3, [sp, #8]	@ tmp157, temp_gpio
 328 0056 2B4A     		ldr	r2, .L14+16	@ tmp158,
 329 0058 1340     		ands	r3, r2	@ tmp156, tmp158
 330 005a 0293     		str	r3, [sp, #8]	@ tmp156, temp_gpio
 102:src/uart.c    **** 		temp_gpio |= 0x0000A000;		//
 331              		.loc 2 102 0
 332 005c 029B     		ldr	r3, [sp, #8]	@ tmp160, temp_gpio
 333 005e A022     		movs	r2, #160	@ tmp201,
 334 0060 1202     		lsls	r2, r2, #8	@ tmp161, tmp201,
 335 0062 1343     		orrs	r3, r2	@ tmp159, tmp161
 336 0064 0293     		str	r3, [sp, #8]	@ tmp159, temp_gpio
 103:src/uart.c    **** 		GPIOB->MODER = temp_gpio;
 337              		.loc 2 103 0
 338 0066 264B     		ldr	r3, .L14+12	@ D.5496,
 339 0068 029A     		ldr	r2, [sp, #8]	@ tmp162, temp_gpio
 340 006a 1A60     		str	r2, [r3]	@ tmp162, _27->MODER
 104:src/uart.c    **** 
 105:src/uart.c    **** 		GPIOB->AFR[0] &= 0x00FFFFFF;	//PB7 -> AF0 PB6 -> AF0
 341              		.loc 2 105 0
 342 006c 244B     		ldr	r3, .L14+12	@ D.5496,
 343 006e 244A     		ldr	r2, .L14+12	@ D.5496,
 344 0070 126A     		ldr	r2, [r2, #32]	@ D.5495, _30->AFR
 345 0072 1202     		lsls	r2, r2, #8	@ tmp163, D.5495,
 346 0074 120A     		lsrs	r2, r2, #8	@ D.5495, tmp163,
 347 0076 1A62     		str	r2, [r3, #32]	@ D.5495, _29->AFR
 106:src/uart.c    **** 
 107:src/uart.c    **** 		usart_mode = USART_GPS_MODE;
 348              		.loc 2 107 0
 349 0078 234B     		ldr	r3, .L14+20	@ tmp164,
 350 007a 0122     		movs	r2, #1	@ tmp165,
 351 007c 1A70     		strb	r2, [r3]	@ tmp166, usart_mode
 352              	.L11:
 108:src/uart.c    **** 	}
 109:src/uart.c    **** 
 110:src/uart.c    **** 	if (new_mode == USART_GSM_MODE)
 353              		.loc 2 110 0
 354 007e 6B46     		mov	r3, sp	@ tmp204,
ARM GAS  /tmp/ccp2Jkfa.s 			page 25


 355 0080 0733     		adds	r3, r3, #7	@ tmp167,
 356 0082 1B78     		ldrb	r3, [r3]	@ tmp168, new_mode
 357 0084 022B     		cmp	r3, #2	@ tmp168,
 358 0086 2CD1     		bne	.L12	@,
 111:src/uart.c    **** 	{
 112:src/uart.c    **** 		//config gpio B to Input
 113:src/uart.c    **** 		temp_gpio = GPIOB->MODER;		//2 bits por pin
 359              		.loc 2 113 0
 360 0088 1D4B     		ldr	r3, .L14+12	@ D.5496,
 361 008a 1B68     		ldr	r3, [r3]	@ tmp169, _35->MODER
 362 008c 0293     		str	r3, [sp, #8]	@ tmp169, temp_gpio
 114:src/uart.c    **** 		temp_gpio &= 0xFFFF0FFF;		//PB6 PB7 input
 363              		.loc 2 114 0
 364 008e 029B     		ldr	r3, [sp, #8]	@ tmp171, temp_gpio
 365 0090 1C4A     		ldr	r2, .L14+16	@ tmp172,
 366 0092 1340     		ands	r3, r2	@ tmp170, tmp172
 367 0094 0293     		str	r3, [sp, #8]	@ tmp170, temp_gpio
 115:src/uart.c    **** 		temp_gpio |= 0x00000000;		//
 116:src/uart.c    **** 		GPIOB->MODER = temp_gpio;
 368              		.loc 2 116 0
 369 0096 1A4B     		ldr	r3, .L14+12	@ D.5496,
 370 0098 029A     		ldr	r2, [sp, #8]	@ tmp173, temp_gpio
 371 009a 1A60     		str	r2, [r3]	@ tmp173, _39->MODER
 117:src/uart.c    **** 
 118:src/uart.c    **** 		GPIOB->AFR[0] &= 0x00FFFFFF;	//PB7 -> AF0 PB6 -> AF0
 372              		.loc 2 118 0
 373 009c 184B     		ldr	r3, .L14+12	@ D.5496,
 374 009e 184A     		ldr	r2, .L14+12	@ D.5496,
 375 00a0 126A     		ldr	r2, [r2, #32]	@ D.5495, _42->AFR
 376 00a2 1202     		lsls	r2, r2, #8	@ tmp174, D.5495,
 377 00a4 120A     		lsrs	r2, r2, #8	@ D.5495, tmp174,
 378 00a6 1A62     		str	r2, [r3, #32]	@ D.5495, _41->AFR
 119:src/uart.c    **** 
 120:src/uart.c    **** 		//config gpio A to Alternative
 121:src/uart.c    **** 		temp_gpio = GPIOA->MODER;		//2 bits por pin
 379              		.loc 2 121 0
 380 00a8 9023     		movs	r3, #144	@ tmp191,
 381 00aa DB05     		lsls	r3, r3, #23	@ D.5496, tmp191,
 382 00ac 1B68     		ldr	r3, [r3]	@ tmp175, _46->MODER
 383 00ae 0293     		str	r3, [sp, #8]	@ tmp175, temp_gpio
 122:src/uart.c    **** 		temp_gpio &= 0xFFC3FFFF;		//PA9 PA10 alternative
 384              		.loc 2 122 0
 385 00b0 029B     		ldr	r3, [sp, #8]	@ tmp177, temp_gpio
 386 00b2 114A     		ldr	r2, .L14+4	@ tmp178,
 387 00b4 1340     		ands	r3, r2	@ tmp176, tmp178
 388 00b6 0293     		str	r3, [sp, #8]	@ tmp176, temp_gpio
 123:src/uart.c    **** 		temp_gpio |= 0x00280000;		//
 389              		.loc 2 123 0
 390 00b8 029B     		ldr	r3, [sp, #8]	@ tmp180, temp_gpio
 391 00ba A022     		movs	r2, #160	@ tmp192,
 392 00bc 9203     		lsls	r2, r2, #14	@ tmp181, tmp192,
 393 00be 1343     		orrs	r3, r2	@ tmp179, tmp181
 394 00c0 0293     		str	r3, [sp, #8]	@ tmp179, temp_gpio
 124:src/uart.c    **** 		GPIOA->MODER = temp_gpio;
 395              		.loc 2 124 0
 396 00c2 9023     		movs	r3, #144	@ tmp193,
 397 00c4 DB05     		lsls	r3, r3, #23	@ D.5496, tmp193,
ARM GAS  /tmp/ccp2Jkfa.s 			page 26


 398 00c6 029A     		ldr	r2, [sp, #8]	@ tmp182, temp_gpio
 399 00c8 1A60     		str	r2, [r3]	@ tmp182, _50->MODER
 125:src/uart.c    **** 
 126:src/uart.c    **** 		GPIOA->AFR[1] |= 0x00000110;	//PA10 -> AF1 PA9 -> AF1
 400              		.loc 2 126 0
 401 00ca 9023     		movs	r3, #144	@ tmp194,
 402 00cc DB05     		lsls	r3, r3, #23	@ D.5496, tmp194,
 403 00ce 9022     		movs	r2, #144	@ tmp195,
 404 00d0 D205     		lsls	r2, r2, #23	@ D.5496, tmp195,
 405 00d2 526A     		ldr	r2, [r2, #36]	@ D.5495, _53->AFR
 406 00d4 8821     		movs	r1, #136	@ tmp196,
 407 00d6 4900     		lsls	r1, r1, #1	@ tmp183, tmp196,
 408 00d8 0A43     		orrs	r2, r1	@ D.5495, tmp183
 409 00da 5A62     		str	r2, [r3, #36]	@ D.5495, _52->AFR
 127:src/uart.c    **** 
 128:src/uart.c    **** 		usart_mode = USART_GSM_MODE;
 410              		.loc 2 128 0
 411 00dc 0A4B     		ldr	r3, .L14+20	@ tmp184,
 412 00de 0222     		movs	r2, #2	@ tmp185,
 413 00e0 1A70     		strb	r2, [r3]	@ tmp186, usart_mode
 414              	.L12:
 129:src/uart.c    **** 	}
 130:src/uart.c    **** 
 131:src/uart.c    **** 	USART1->CR1 = temp_int;
 415              		.loc 2 131 0
 416 00e2 044B     		ldr	r3, .L14	@ D.5494,
 417 00e4 039A     		ldr	r2, [sp, #12]	@ tmp187, temp_int
 418 00e6 1A60     		str	r2, [r3]	@ tmp187, _58->CR1
 132:src/uart.c    **** 	return usart_mode;
 419              		.loc 2 132 0
 420 00e8 074B     		ldr	r3, .L14+20	@ tmp188,
 421 00ea 1B78     		ldrb	r3, [r3]	@ tmp189, usart_mode
 422 00ec DBB2     		uxtb	r3, r3	@ D.5497, tmp189
 133:src/uart.c    **** }
 423              		.loc 2 133 0
 424 00ee 1800     		movs	r0, r3	@, <retval>
 425 00f0 04B0     		add	sp, sp, #16	@,,
 426              		@ sp needed	@
 427 00f2 7047     		bx	lr
 428              	.L15:
 429              		.align	2
 430              	.L14:
 431 00f4 00380140 		.word	1073821696
 432 00f8 FFFFC3FF 		.word	-3932161
 433 00fc 0FF0FFFF 		.word	-4081
 434 0100 00040048 		.word	1207960576
 435 0104 FF0FFFFF 		.word	-61441
 436 0108 00000000 		.word	usart_mode
 437              		.cfi_endproc
 438              	.LFE20:
 439              		.size	Usart1Mode, .-Usart1Mode
 440              		.section	.text.ReadUsart1Buffer,"ax",%progbits
 441              		.align	2
 442              		.global	ReadUsart1Buffer
 443              		.code	16
 444              		.thumb_func
 445              		.type	ReadUsart1Buffer, %function
ARM GAS  /tmp/ccp2Jkfa.s 			page 27


 446              	ReadUsart1Buffer:
 447              	.LFB21:
 134:src/uart.c    **** 
 135:src/uart.c    **** unsigned char ReadUsart1Buffer (unsigned char * bout, unsigned short max_len)
 136:src/uart.c    **** {
 448              		.loc 2 136 0
 449              		.cfi_startproc
 450 0000 00B5     		push	{lr}	@
 451              	.LCFI4:
 452              		.cfi_def_cfa_offset 4
 453              		.cfi_offset 14, -4
 454 0002 85B0     		sub	sp, sp, #20	@,,
 455              	.LCFI5:
 456              		.cfi_def_cfa_offset 24
 457 0004 0190     		str	r0, [sp, #4]	@ bout, bout
 458 0006 0A00     		movs	r2, r1	@ tmp117, max_len
 459 0008 6B46     		mov	r3, sp	@ tmp136,
 460 000a 0233     		adds	r3, r3, #2	@ tmp118,
 461 000c 1A80     		strh	r2, [r3]	@ tmp119, max_len
 137:src/uart.c    **** 	unsigned int len;
 138:src/uart.c    **** 
 139:src/uart.c    **** 	len = prx1 - rx1buff;
 462              		.loc 2 139 0
 463 000e 124B     		ldr	r3, .L20	@ tmp120,
 464 0010 1B68     		ldr	r3, [r3]	@ D.5498, prx1
 465 0012 1A00     		movs	r2, r3	@ D.5499, D.5498
 466 0014 114B     		ldr	r3, .L20+4	@ D.5499,
 467 0016 D31A     		subs	r3, r2, r3	@ D.5499, D.5499, D.5499
 468 0018 0393     		str	r3, [sp, #12]	@ D.5499, len
 140:src/uart.c    **** 
 141:src/uart.c    **** 	if (len < max_len)
 469              		.loc 2 141 0
 470 001a 6B46     		mov	r3, sp	@ tmp137,
 471 001c 0233     		adds	r3, r3, #2	@ tmp121,
 472 001e 1A88     		ldrh	r2, [r3]	@ D.5500, max_len
 473 0020 039B     		ldr	r3, [sp, #12]	@ tmp122, len
 474 0022 9A42     		cmp	r2, r3	@ D.5500, tmp122
 475 0024 06D9     		bls	.L17	@,
 142:src/uart.c    **** 		memcpy(bout, (unsigned char *) rx1buff, len);
 476              		.loc 2 142 0
 477 0026 039A     		ldr	r2, [sp, #12]	@ tmp123, len
 478 0028 0C49     		ldr	r1, .L20+4	@ tmp124,
 479 002a 019B     		ldr	r3, [sp, #4]	@ tmp125, bout
 480 002c 1800     		movs	r0, r3	@, tmp125
 481 002e FFF7FEFF 		bl	memcpy	@
 482 0032 09E0     		b	.L18	@
 483              	.L17:
 143:src/uart.c    **** 	else
 144:src/uart.c    **** 	{
 145:src/uart.c    **** 		memcpy(bout, (unsigned char *) rx1buff, len);
 484              		.loc 2 145 0
 485 0034 039A     		ldr	r2, [sp, #12]	@ tmp126, len
 486 0036 0949     		ldr	r1, .L20+4	@ tmp127,
 487 0038 019B     		ldr	r3, [sp, #4]	@ tmp128, bout
 488 003a 1800     		movs	r0, r3	@, tmp128
 489 003c FFF7FEFF 		bl	memcpy	@
 146:src/uart.c    **** 		len = max_len;
ARM GAS  /tmp/ccp2Jkfa.s 			page 28


 490              		.loc 2 146 0
 491 0040 6B46     		mov	r3, sp	@ tmp138,
 492 0042 0233     		adds	r3, r3, #2	@ tmp129,
 493 0044 1B88     		ldrh	r3, [r3]	@ tmp130, max_len
 494 0046 0393     		str	r3, [sp, #12]	@ tmp130, len
 495              	.L18:
 147:src/uart.c    **** 	}
 148:src/uart.c    **** 
 149:src/uart.c    **** 	//ajusto punteros de rx luego de la copia
 150:src/uart.c    **** 	prx1 = rx1buff;
 496              		.loc 2 150 0
 497 0048 034B     		ldr	r3, .L20	@ tmp131,
 498 004a 044A     		ldr	r2, .L20+4	@ tmp132,
 499 004c 1A60     		str	r2, [r3]	@ tmp132, prx1
 151:src/uart.c    **** 
 152:src/uart.c    **** 	return (unsigned char) len;
 500              		.loc 2 152 0
 501 004e 039B     		ldr	r3, [sp, #12]	@ tmp134, len
 502 0050 DBB2     		uxtb	r3, r3	@ D.5501, tmp133
 153:src/uart.c    **** }
 503              		.loc 2 153 0
 504 0052 1800     		movs	r0, r3	@, <retval>
 505 0054 05B0     		add	sp, sp, #20	@,,
 506              		@ sp needed	@
 507 0056 00BD     		pop	{pc}
 508              	.L21:
 509              		.align	2
 510              	.L20:
 511 0058 00000000 		.word	prx1
 512 005c 00000000 		.word	rx1buff
 513              		.cfi_endproc
 514              	.LFE21:
 515              		.size	ReadUsart1Buffer, .-ReadUsart1Buffer
 516              		.section	.text.USART1_IRQHandler,"ax",%progbits
 517              		.align	2
 518              		.global	USART1_IRQHandler
 519              		.code	16
 520              		.thumb_func
 521              		.type	USART1_IRQHandler, %function
 522              	USART1_IRQHandler:
 523              	.LFB22:
 154:src/uart.c    **** 
 155:src/uart.c    **** void USART1_IRQHandler(void)
 156:src/uart.c    **** {
 524              		.loc 2 156 0
 525              		.cfi_startproc
 526 0000 82B0     		sub	sp, sp, #8	@,,
 527              	.LCFI6:
 528              		.cfi_def_cfa_offset 8
 157:src/uart.c    **** 	unsigned char dummy;
 158:src/uart.c    **** 
 159:src/uart.c    **** 	/* USART in mode Receiver --------------------------------------------------*/
 160:src/uart.c    **** 	if (USART1->ISR & USART_ISR_RXNE)
 529              		.loc 2 160 0
 530 0002 3B4B     		ldr	r3, .L31	@ D.5502,
 531 0004 DB69     		ldr	r3, [r3, #28]	@ D.5503, _5->ISR
 532 0006 2022     		movs	r2, #32	@ tmp155,
ARM GAS  /tmp/ccp2Jkfa.s 			page 29


 533 0008 1340     		ands	r3, r2	@ D.5503, tmp155
 534 000a 25D0     		beq	.L23	@,
 161:src/uart.c    **** 	{
 162:src/uart.c    **** 		dummy = USART1->RDR & 0x0FF;
 535              		.loc 2 162 0
 536 000c 384B     		ldr	r3, .L31	@ D.5502,
 537 000e 9B8C     		ldrh	r3, [r3, #36]	@ tmp157,
 538 0010 9AB2     		uxth	r2, r3	@ D.5504, tmp157
 539 0012 6B46     		mov	r3, sp	@ tmp201,
 540 0014 0733     		adds	r3, r3, #7	@ tmp158,
 541 0016 1A70     		strb	r2, [r3]	@ tmp159, dummy
 163:src/uart.c    **** 
 164:src/uart.c    **** 		//RX GPS & GSM
 165:src/uart.c    **** 		if ((usart_mode == USART_GPS_MODE) || (usart_mode == USART_GSM_MODE))
 542              		.loc 2 165 0
 543 0018 364B     		ldr	r3, .L31+4	@ tmp160,
 544 001a 1B78     		ldrb	r3, [r3]	@ tmp161, usart_mode
 545 001c DBB2     		uxtb	r3, r3	@ D.5505, tmp161
 546 001e 012B     		cmp	r3, #1	@ D.5505,
 547 0020 04D0     		beq	.L24	@,
 548              		.loc 2 165 0 is_stmt 0 discriminator 1
 549 0022 344B     		ldr	r3, .L31+4	@ tmp162,
 550 0024 1B78     		ldrb	r3, [r3]	@ tmp163, usart_mode
 551 0026 DBB2     		uxtb	r3, r3	@ D.5505, tmp163
 552 0028 022B     		cmp	r3, #2	@ D.5505,
 553 002a 15D1     		bne	.L23	@,
 554              	.L24:
 166:src/uart.c    **** 		{
 167:src/uart.c    **** 			if (prx1 < &rx1buff[SIZEOF_DATA])
 555              		.loc 2 167 0 is_stmt 1
 556 002c 324B     		ldr	r3, .L31+8	@ tmp164,
 557 002e 1A68     		ldr	r2, [r3]	@ D.5506, prx1
 558 0030 324B     		ldr	r3, .L31+12	@ tmp165,
 559 0032 9A42     		cmp	r2, r3	@ D.5506, tmp165
 560 0034 0DD2     		bcs	.L25	@,
 168:src/uart.c    **** 			{
 169:src/uart.c    **** 				*prx1 = dummy;
 561              		.loc 2 169 0
 562 0036 304B     		ldr	r3, .L31+8	@ tmp166,
 563 0038 1B68     		ldr	r3, [r3]	@ D.5506, prx1
 564 003a 6A46     		mov	r2, sp	@ tmp202,
 565 003c 0732     		adds	r2, r2, #7	@ tmp167,
 566 003e 1278     		ldrb	r2, [r2]	@ tmp168, dummy
 567 0040 1A70     		strb	r2, [r3]	@ tmp168, *_15
 170:src/uart.c    **** 				prx1++;
 568              		.loc 2 170 0
 569 0042 2D4B     		ldr	r3, .L31+8	@ tmp169,
 570 0044 1B68     		ldr	r3, [r3]	@ D.5506, prx1
 571 0046 5A1C     		adds	r2, r3, #1	@ D.5506, D.5506,
 572 0048 2B4B     		ldr	r3, .L31+8	@ tmp170,
 573 004a 1A60     		str	r2, [r3]	@ D.5506, prx1
 171:src/uart.c    **** 				usart1_have_data = 1;
 574              		.loc 2 171 0
 575 004c 2C4B     		ldr	r3, .L31+16	@ tmp171,
 576 004e 0122     		movs	r2, #1	@ tmp172,
 577 0050 1A70     		strb	r2, [r3]	@ tmp173, usart1_have_data
 578              	.L25:
ARM GAS  /tmp/ccp2Jkfa.s 			page 30


 172:src/uart.c    **** 			}
 173:src/uart.c    **** 			usart1_mini_timeout = TT_GPS_MINI;
 579              		.loc 2 173 0
 580 0052 2C4B     		ldr	r3, .L31+20	@ tmp174,
 581 0054 0522     		movs	r2, #5	@ tmp175,
 582 0056 1A70     		strb	r2, [r3]	@ tmp176, usart1_mini_timeout
 583              	.L23:
 174:src/uart.c    **** 		}
 175:src/uart.c    **** 
 176:src/uart.c    **** //		//RX GSM
 177:src/uart.c    **** //		if (usart_mode == USART_GSM_MODE)
 178:src/uart.c    **** //		{
 179:src/uart.c    **** //			if (prx1 < &rx1buff[SIZEOF_DATA])
 180:src/uart.c    **** //			{
 181:src/uart.c    **** //				*prx1 = dummy;
 182:src/uart.c    **** //				prx1++;
 183:src/uart.c    **** //				gsm_have_data = 1;
 184:src/uart.c    **** //			}
 185:src/uart.c    **** //			gsm_mini_timeout = TT_GSM_MINI;
 186:src/uart.c    **** //		}
 187:src/uart.c    **** 	}
 188:src/uart.c    **** 
 189:src/uart.c    **** 	/* USART in mode Transmitter -------------------------------------------------*/
 190:src/uart.c    **** 
 191:src/uart.c    **** 	if (USART1->CR1 & USART_CR1_TXEIE)
 584              		.loc 2 191 0
 585 0058 254B     		ldr	r3, .L31	@ D.5502,
 586 005a 1B68     		ldr	r3, [r3]	@ D.5503, _22->CR1
 587 005c 8022     		movs	r2, #128	@ tmp177,
 588 005e 1340     		ands	r3, r2	@ D.5503, tmp177
 589 0060 28D0     		beq	.L26	@,
 192:src/uart.c    **** 	{
 193:src/uart.c    **** 		if (USART1->ISR & USART_ISR_TXE)
 590              		.loc 2 193 0
 591 0062 234B     		ldr	r3, .L31	@ D.5502,
 592 0064 DB69     		ldr	r3, [r3, #28]	@ D.5503, _25->ISR
 593 0066 8022     		movs	r2, #128	@ tmp178,
 594 0068 1340     		ands	r3, r2	@ D.5503, tmp178
 595 006a 23D0     		beq	.L26	@,
 194:src/uart.c    **** 		{
 195:src/uart.c    **** 			if ((ptx1 < &tx1buff[SIZEOF_DATA]) && (ptx1 < ptx1_pckt_index))
 596              		.loc 2 195 0
 597 006c 264B     		ldr	r3, .L31+24	@ tmp179,
 598 006e 1A68     		ldr	r2, [r3]	@ D.5506, ptx1
 599 0070 264B     		ldr	r3, .L31+28	@ tmp180,
 600 0072 9A42     		cmp	r2, r3	@ D.5506, tmp180
 601 0074 12D2     		bcs	.L27	@,
 602              		.loc 2 195 0 is_stmt 0 discriminator 1
 603 0076 244B     		ldr	r3, .L31+24	@ tmp181,
 604 0078 1A68     		ldr	r2, [r3]	@ D.5506, ptx1
 605 007a 254B     		ldr	r3, .L31+32	@ tmp182,
 606 007c 1B68     		ldr	r3, [r3]	@ D.5506, ptx1_pckt_index
 607 007e 9A42     		cmp	r2, r3	@ D.5506, D.5506
 608 0080 0CD2     		bcs	.L27	@,
 196:src/uart.c    **** 			{
 197:src/uart.c    **** 				USART1->TDR = *ptx1;
 609              		.loc 2 197 0 is_stmt 1
ARM GAS  /tmp/ccp2Jkfa.s 			page 31


 610 0082 1B4A     		ldr	r2, .L31	@ D.5502,
 611 0084 204B     		ldr	r3, .L31+24	@ tmp183,
 612 0086 1B68     		ldr	r3, [r3]	@ D.5506, ptx1
 613 0088 1B78     		ldrb	r3, [r3]	@ tmp184, *_32
 614 008a DBB2     		uxtb	r3, r3	@ D.5505, tmp184
 615 008c 9BB2     		uxth	r3, r3	@ D.5504, D.5505
 616 008e 1385     		strh	r3, [r2, #40]	@ tmp185, _31->TDR
 198:src/uart.c    **** 				ptx1++;
 617              		.loc 2 198 0
 618 0090 1D4B     		ldr	r3, .L31+24	@ tmp186,
 619 0092 1B68     		ldr	r3, [r3]	@ D.5506, ptx1
 620 0094 5A1C     		adds	r2, r3, #1	@ D.5506, D.5506,
 621 0096 1C4B     		ldr	r3, .L31+24	@ tmp187,
 622 0098 1A60     		str	r2, [r3]	@ D.5506, ptx1
 623 009a 0BE0     		b	.L26	@
 624              	.L27:
 199:src/uart.c    **** 			}
 200:src/uart.c    **** 			else
 201:src/uart.c    **** 			{
 202:src/uart.c    **** 				ptx1 = tx1buff;
 625              		.loc 2 202 0
 626 009c 1A4B     		ldr	r3, .L31+24	@ tmp188,
 627 009e 1D4A     		ldr	r2, .L31+36	@ tmp189,
 628 00a0 1A60     		str	r2, [r3]	@ tmp189, ptx1
 203:src/uart.c    **** 				ptx1_pckt_index = tx1buff;
 629              		.loc 2 203 0
 630 00a2 1B4B     		ldr	r3, .L31+32	@ tmp190,
 631 00a4 1B4A     		ldr	r2, .L31+36	@ tmp191,
 632 00a6 1A60     		str	r2, [r3]	@ tmp191, ptx1_pckt_index
 204:src/uart.c    **** 				USART1->CR1 &= ~USART_CR1_TXEIE;
 633              		.loc 2 204 0
 634 00a8 114B     		ldr	r3, .L31	@ D.5502,
 635 00aa 114A     		ldr	r2, .L31	@ D.5502,
 636 00ac 1268     		ldr	r2, [r2]	@ D.5503, _42->CR1
 637 00ae 8021     		movs	r1, #128	@ tmp192,
 638 00b0 8A43     		bics	r2, r1	@ D.5503, tmp192
 639 00b2 1A60     		str	r2, [r3]	@ D.5503, _41->CR1
 640              	.L26:
 205:src/uart.c    **** 			}
 206:src/uart.c    **** 		}
 207:src/uart.c    **** 	}
 208:src/uart.c    **** 
 209:src/uart.c    **** 	if ((USART1->ISR & USART_ISR_ORE) || (USART1->ISR & USART_ISR_NE) || (USART1->ISR & USART_ISR_FE))
 641              		.loc 2 209 0
 642 00b4 0E4B     		ldr	r3, .L31	@ D.5502,
 643 00b6 DB69     		ldr	r3, [r3, #28]	@ D.5503, _46->ISR
 644 00b8 0822     		movs	r2, #8	@ tmp193,
 645 00ba 1340     		ands	r3, r2	@ D.5503, tmp193
 646 00bc 09D1     		bne	.L28	@,
 647              		.loc 2 209 0 is_stmt 0 discriminator 1
 648 00be 0C4B     		ldr	r3, .L31	@ D.5502,
 649 00c0 DB69     		ldr	r3, [r3, #28]	@ D.5503, _49->ISR
 650 00c2 0422     		movs	r2, #4	@ tmp194,
 651 00c4 1340     		ands	r3, r2	@ D.5503, tmp194
 652 00c6 04D1     		bne	.L28	@,
 653              		.loc 2 209 0 discriminator 2
 654 00c8 094B     		ldr	r3, .L31	@ D.5502,
ARM GAS  /tmp/ccp2Jkfa.s 			page 32


 655 00ca DB69     		ldr	r3, [r3, #28]	@ D.5503, _52->ISR
 656 00cc 0222     		movs	r2, #2	@ tmp195,
 657 00ce 1340     		ands	r3, r2	@ D.5503, tmp195
 658 00d0 0BD0     		beq	.L30	@,
 659              	.L28:
 210:src/uart.c    **** 	{
 211:src/uart.c    **** 		USART1->ICR |= 0x0e;
 660              		.loc 2 211 0 is_stmt 1
 661 00d2 074B     		ldr	r3, .L31	@ D.5502,
 662 00d4 064A     		ldr	r2, .L31	@ D.5502,
 663 00d6 126A     		ldr	r2, [r2, #32]	@ D.5503, _56->ICR
 664 00d8 0E21     		movs	r1, #14	@ tmp196,
 665 00da 0A43     		orrs	r2, r1	@ D.5503, tmp196
 666 00dc 1A62     		str	r2, [r3, #32]	@ D.5503, _55->ICR
 212:src/uart.c    **** 		dummy = USART1->RDR;
 667              		.loc 2 212 0
 668 00de 044B     		ldr	r3, .L31	@ D.5502,
 669 00e0 9B8C     		ldrh	r3, [r3, #36]	@ tmp198,
 670 00e2 9AB2     		uxth	r2, r3	@ D.5504, tmp198
 671 00e4 6B46     		mov	r3, sp	@ tmp203,
 672 00e6 0733     		adds	r3, r3, #7	@ tmp199,
 673 00e8 1A70     		strb	r2, [r3]	@ tmp200, dummy
 674              	.L30:
 213:src/uart.c    **** 	}
 214:src/uart.c    **** }
 675              		.loc 2 214 0
 676 00ea C046     		nop
 677 00ec 02B0     		add	sp, sp, #8	@,,
 678              		@ sp needed	@
 679 00ee 7047     		bx	lr
 680              	.L32:
 681              		.align	2
 682              	.L31:
 683 00f0 00380140 		.word	1073821696
 684 00f4 00000000 		.word	usart_mode
 685 00f8 00000000 		.word	prx1
 686 00fc 00010000 		.word	rx1buff+256
 687 0100 00000000 		.word	usart1_have_data
 688 0104 00000000 		.word	usart1_mini_timeout
 689 0108 00000000 		.word	ptx1
 690 010c 00010000 		.word	tx1buff+256
 691 0110 00000000 		.word	ptx1_pckt_index
 692 0114 00000000 		.word	tx1buff
 693              		.cfi_endproc
 694              	.LFE22:
 695              		.size	USART1_IRQHandler, .-USART1_IRQHandler
 696              		.section	.text.USART2_IRQHandler,"ax",%progbits
 697              		.align	2
 698              		.global	USART2_IRQHandler
 699              		.code	16
 700              		.thumb_func
 701              		.type	USART2_IRQHandler, %function
 702              	USART2_IRQHandler:
 703              	.LFB23:
 215:src/uart.c    **** 
 216:src/uart.c    **** void USART2_IRQHandler(void)
 217:src/uart.c    **** {
ARM GAS  /tmp/ccp2Jkfa.s 			page 33


 704              		.loc 2 217 0
 705              		.cfi_startproc
 706 0000 82B0     		sub	sp, sp, #8	@,,
 707              	.LCFI7:
 708              		.cfi_def_cfa_offset 8
 218:src/uart.c    **** 	unsigned char dummy;
 219:src/uart.c    **** 
 220:src/uart.c    **** 	/* USART in mode Receiver --------------------------------------------------*/
 221:src/uart.c    **** 	if (USART2->ISR & USART_ISR_RXNE)
 709              		.loc 2 221 0
 710 0002 2B4B     		ldr	r3, .L40	@ D.5507,
 711 0004 DB69     		ldr	r3, [r3, #28]	@ D.5508, _3->ISR
 712 0006 2022     		movs	r2, #32	@ tmp149,
 713 0008 1340     		ands	r3, r2	@ D.5508, tmp149
 714 000a 05D0     		beq	.L34	@,
 222:src/uart.c    **** 	{
 223:src/uart.c    **** 		//RX WIFI
 224:src/uart.c    **** 		dummy = USART2->RDR & 0x0FF;
 715              		.loc 2 224 0
 716 000c 284B     		ldr	r3, .L40	@ D.5507,
 717 000e 9B8C     		ldrh	r3, [r3, #36]	@ tmp151,
 718 0010 9AB2     		uxth	r2, r3	@ D.5509, tmp151
 719 0012 6B46     		mov	r3, sp	@ tmp178,
 720 0014 0733     		adds	r3, r3, #7	@ tmp152,
 721 0016 1A70     		strb	r2, [r3]	@ tmp153, dummy
 722              	.L34:
 225:src/uart.c    **** 
 226:src/uart.c    **** #ifdef USE_GSM_GATEWAY
 227:src/uart.c    **** 		if (prx2 < &rx2buff[SIZEOF_DATA])
 228:src/uart.c    **** 		{
 229:src/uart.c    **** 			*prx2 = dummy;
 230:src/uart.c    **** 			prx2++;
 231:src/uart.c    **** 			usart2_have_data = 1;
 232:src/uart.c    **** 		}
 233:src/uart.c    **** 			usart2_mini_timeout = TT_GPS_MINI;
 234:src/uart.c    **** #endif
 235:src/uart.c    **** 
 236:src/uart.c    **** 	}
 237:src/uart.c    **** 
 238:src/uart.c    **** 	/* USART in mode Transmitter -------------------------------------------------*/
 239:src/uart.c    **** 
 240:src/uart.c    **** 	if (USART2->CR1 & USART_CR1_TXEIE)
 723              		.loc 2 240 0
 724 0018 254B     		ldr	r3, .L40	@ D.5507,
 725 001a 1B68     		ldr	r3, [r3]	@ D.5508, _10->CR1
 726 001c 8022     		movs	r2, #128	@ tmp154,
 727 001e 1340     		ands	r3, r2	@ D.5508, tmp154
 728 0020 28D0     		beq	.L35	@,
 241:src/uart.c    **** 	{
 242:src/uart.c    **** 		if (USART2->ISR & USART_ISR_TXE)
 729              		.loc 2 242 0
 730 0022 234B     		ldr	r3, .L40	@ D.5507,
 731 0024 DB69     		ldr	r3, [r3, #28]	@ D.5508, _13->ISR
 732 0026 8022     		movs	r2, #128	@ tmp155,
 733 0028 1340     		ands	r3, r2	@ D.5508, tmp155
 734 002a 23D0     		beq	.L35	@,
 243:src/uart.c    **** 		{
ARM GAS  /tmp/ccp2Jkfa.s 			page 34


 244:src/uart.c    **** 			if ((ptx2 < &tx2buff[SIZEOF_DATA]) && (ptx2 < ptx2_pckt_index))
 735              		.loc 2 244 0
 736 002c 214B     		ldr	r3, .L40+4	@ tmp156,
 737 002e 1A68     		ldr	r2, [r3]	@ D.5510, ptx2
 738 0030 214B     		ldr	r3, .L40+8	@ tmp157,
 739 0032 9A42     		cmp	r2, r3	@ D.5510, tmp157
 740 0034 12D2     		bcs	.L36	@,
 741              		.loc 2 244 0 is_stmt 0 discriminator 1
 742 0036 1F4B     		ldr	r3, .L40+4	@ tmp158,
 743 0038 1A68     		ldr	r2, [r3]	@ D.5510, ptx2
 744 003a 204B     		ldr	r3, .L40+12	@ tmp159,
 745 003c 1B68     		ldr	r3, [r3]	@ D.5510, ptx2_pckt_index
 746 003e 9A42     		cmp	r2, r3	@ D.5510, D.5510
 747 0040 0CD2     		bcs	.L36	@,
 245:src/uart.c    **** 			{
 246:src/uart.c    **** 				USART2->TDR = *ptx2;
 748              		.loc 2 246 0 is_stmt 1
 749 0042 1B4A     		ldr	r2, .L40	@ D.5507,
 750 0044 1B4B     		ldr	r3, .L40+4	@ tmp160,
 751 0046 1B68     		ldr	r3, [r3]	@ D.5510, ptx2
 752 0048 1B78     		ldrb	r3, [r3]	@ tmp161, *_20
 753 004a DBB2     		uxtb	r3, r3	@ D.5511, tmp161
 754 004c 9BB2     		uxth	r3, r3	@ D.5509, D.5511
 755 004e 1385     		strh	r3, [r2, #40]	@ tmp162, _19->TDR
 247:src/uart.c    **** 				ptx2++;
 756              		.loc 2 247 0
 757 0050 184B     		ldr	r3, .L40+4	@ tmp163,
 758 0052 1B68     		ldr	r3, [r3]	@ D.5510, ptx2
 759 0054 5A1C     		adds	r2, r3, #1	@ D.5510, D.5510,
 760 0056 174B     		ldr	r3, .L40+4	@ tmp164,
 761 0058 1A60     		str	r2, [r3]	@ D.5510, ptx2
 762 005a 0BE0     		b	.L35	@
 763              	.L36:
 248:src/uart.c    **** 			}
 249:src/uart.c    **** 			else
 250:src/uart.c    **** 			{
 251:src/uart.c    **** 				ptx2 = tx2buff;
 764              		.loc 2 251 0
 765 005c 154B     		ldr	r3, .L40+4	@ tmp165,
 766 005e 184A     		ldr	r2, .L40+16	@ tmp166,
 767 0060 1A60     		str	r2, [r3]	@ tmp166, ptx2
 252:src/uart.c    **** 				ptx2_pckt_index = tx2buff;
 768              		.loc 2 252 0
 769 0062 164B     		ldr	r3, .L40+12	@ tmp167,
 770 0064 164A     		ldr	r2, .L40+16	@ tmp168,
 771 0066 1A60     		str	r2, [r3]	@ tmp168, ptx2_pckt_index
 253:src/uart.c    **** 				USART2->CR1 &= ~USART_CR1_TXEIE;
 772              		.loc 2 253 0
 773 0068 114B     		ldr	r3, .L40	@ D.5507,
 774 006a 114A     		ldr	r2, .L40	@ D.5507,
 775 006c 1268     		ldr	r2, [r2]	@ D.5508, _30->CR1
 776 006e 8021     		movs	r1, #128	@ tmp169,
 777 0070 8A43     		bics	r2, r1	@ D.5508, tmp169
 778 0072 1A60     		str	r2, [r3]	@ D.5508, _29->CR1
 779              	.L35:
 254:src/uart.c    **** 			}
 255:src/uart.c    **** 		}
ARM GAS  /tmp/ccp2Jkfa.s 			page 35


 256:src/uart.c    **** 	}
 257:src/uart.c    **** 
 258:src/uart.c    **** 	if ((USART2->ISR & USART_ISR_ORE) || (USART2->ISR & USART_ISR_NE) || (USART2->ISR & USART_ISR_FE))
 780              		.loc 2 258 0
 781 0074 0E4B     		ldr	r3, .L40	@ D.5507,
 782 0076 DB69     		ldr	r3, [r3, #28]	@ D.5508, _34->ISR
 783 0078 0822     		movs	r2, #8	@ tmp170,
 784 007a 1340     		ands	r3, r2	@ D.5508, tmp170
 785 007c 09D1     		bne	.L37	@,
 786              		.loc 2 258 0 is_stmt 0 discriminator 1
 787 007e 0C4B     		ldr	r3, .L40	@ D.5507,
 788 0080 DB69     		ldr	r3, [r3, #28]	@ D.5508, _37->ISR
 789 0082 0422     		movs	r2, #4	@ tmp171,
 790 0084 1340     		ands	r3, r2	@ D.5508, tmp171
 791 0086 04D1     		bne	.L37	@,
 792              		.loc 2 258 0 discriminator 2
 793 0088 094B     		ldr	r3, .L40	@ D.5507,
 794 008a DB69     		ldr	r3, [r3, #28]	@ D.5508, _40->ISR
 795 008c 0222     		movs	r2, #2	@ tmp172,
 796 008e 1340     		ands	r3, r2	@ D.5508, tmp172
 797 0090 0BD0     		beq	.L39	@,
 798              	.L37:
 259:src/uart.c    **** 	{
 260:src/uart.c    **** 		USART2->ICR |= 0x0e;
 799              		.loc 2 260 0 is_stmt 1
 800 0092 074B     		ldr	r3, .L40	@ D.5507,
 801 0094 064A     		ldr	r2, .L40	@ D.5507,
 802 0096 126A     		ldr	r2, [r2, #32]	@ D.5508, _44->ICR
 803 0098 0E21     		movs	r1, #14	@ tmp173,
 804 009a 0A43     		orrs	r2, r1	@ D.5508, tmp173
 805 009c 1A62     		str	r2, [r3, #32]	@ D.5508, _43->ICR
 261:src/uart.c    **** 		dummy = USART2->RDR;
 806              		.loc 2 261 0
 807 009e 044B     		ldr	r3, .L40	@ D.5507,
 808 00a0 9B8C     		ldrh	r3, [r3, #36]	@ tmp175,
 809 00a2 9AB2     		uxth	r2, r3	@ D.5509, tmp175
 810 00a4 6B46     		mov	r3, sp	@ tmp179,
 811 00a6 0733     		adds	r3, r3, #7	@ tmp176,
 812 00a8 1A70     		strb	r2, [r3]	@ tmp177, dummy
 813              	.L39:
 262:src/uart.c    **** 	}
 263:src/uart.c    **** }
 814              		.loc 2 263 0
 815 00aa C046     		nop
 816 00ac 02B0     		add	sp, sp, #8	@,,
 817              		@ sp needed	@
 818 00ae 7047     		bx	lr
 819              	.L41:
 820              		.align	2
 821              	.L40:
 822 00b0 00440040 		.word	1073759232
 823 00b4 00000000 		.word	ptx2
 824 00b8 00010000 		.word	tx2buff+256
 825 00bc 00000000 		.word	ptx2_pckt_index
 826 00c0 00000000 		.word	tx2buff
 827              		.cfi_endproc
 828              	.LFE23:
ARM GAS  /tmp/ccp2Jkfa.s 			page 36


 829              		.size	USART2_IRQHandler, .-USART2_IRQHandler
 830              		.section	.text.Usart2Send,"ax",%progbits
 831              		.align	2
 832              		.global	Usart2Send
 833              		.code	16
 834              		.thumb_func
 835              		.type	Usart2Send, %function
 836              	Usart2Send:
 837              	.LFB24:
 264:src/uart.c    **** 
 265:src/uart.c    **** void Usart2Send (char * send)
 266:src/uart.c    **** {
 838              		.loc 2 266 0
 839              		.cfi_startproc
 840 0000 00B5     		push	{lr}	@
 841              	.LCFI8:
 842              		.cfi_def_cfa_offset 4
 843              		.cfi_offset 14, -4
 844 0002 85B0     		sub	sp, sp, #20	@,,
 845              	.LCFI9:
 846              		.cfi_def_cfa_offset 24
 847 0004 0190     		str	r0, [sp, #4]	@ send, send
 267:src/uart.c    **** 	unsigned char i;
 268:src/uart.c    **** 
 269:src/uart.c    **** 	i = strlen(send);
 848              		.loc 2 269 0
 849 0006 019B     		ldr	r3, [sp, #4]	@ tmp111, send
 850 0008 1800     		movs	r0, r3	@, tmp111
 851 000a FFF7FEFF 		bl	strlen	@
 852 000e 0200     		movs	r2, r0	@ D.5512,
 853 0010 0F23     		movs	r3, #15	@ tmp112,
 854 0012 6B44     		add	r3, r3, sp	@ tmp112,
 855 0014 1A70     		strb	r2, [r3]	@ tmp113, i
 270:src/uart.c    **** 	Usart2SendUnsigned((unsigned char *) send, i);
 856              		.loc 2 270 0
 857 0016 0F23     		movs	r3, #15	@ tmp114,
 858 0018 6B44     		add	r3, r3, sp	@ tmp114,
 859 001a 1A78     		ldrb	r2, [r3]	@ tmp115, i
 860 001c 019B     		ldr	r3, [sp, #4]	@ tmp116, send
 861 001e 1100     		movs	r1, r2	@, tmp115
 862 0020 1800     		movs	r0, r3	@, tmp116
 863 0022 FFF7FEFF 		bl	Usart2SendUnsigned	@
 271:src/uart.c    **** }
 864              		.loc 2 271 0
 865 0026 C046     		nop
 866 0028 05B0     		add	sp, sp, #20	@,,
 867              		@ sp needed	@
 868 002a 00BD     		pop	{pc}
 869              		.cfi_endproc
 870              	.LFE24:
 871              		.size	Usart2Send, .-Usart2Send
 872              		.section	.text.Usart2SendUnsigned,"ax",%progbits
 873              		.align	2
 874              		.global	Usart2SendUnsigned
 875              		.code	16
 876              		.thumb_func
 877              		.type	Usart2SendUnsigned, %function
ARM GAS  /tmp/ccp2Jkfa.s 			page 37


 878              	Usart2SendUnsigned:
 879              	.LFB25:
 272:src/uart.c    **** 
 273:src/uart.c    **** void Usart2SendUnsigned(unsigned char * send, unsigned char size)
 274:src/uart.c    **** {
 880              		.loc 2 274 0
 881              		.cfi_startproc
 882 0000 00B5     		push	{lr}	@
 883              	.LCFI10:
 884              		.cfi_def_cfa_offset 4
 885              		.cfi_offset 14, -4
 886 0002 83B0     		sub	sp, sp, #12	@,,
 887              	.LCFI11:
 888              		.cfi_def_cfa_offset 16
 889 0004 0190     		str	r0, [sp, #4]	@ send, send
 890 0006 0A00     		movs	r2, r1	@ tmp122, size
 891 0008 6B46     		mov	r3, sp	@ tmp135,
 892 000a 0333     		adds	r3, r3, #3	@ tmp123,
 893 000c 1A70     		strb	r2, [r3]	@ tmp124, size
 275:src/uart.c    **** 	if ((ptx2_pckt_index + size) < &tx2buff[SIZEOF_DATA])
 894              		.loc 2 275 0
 895 000e 114B     		ldr	r3, .L46	@ tmp125,
 896 0010 1A68     		ldr	r2, [r3]	@ D.5513, ptx2_pckt_index
 897 0012 6B46     		mov	r3, sp	@ tmp136,
 898 0014 0333     		adds	r3, r3, #3	@ tmp126,
 899 0016 1B78     		ldrb	r3, [r3]	@ D.5514, size
 900 0018 D218     		adds	r2, r2, r3	@ D.5513, D.5513, D.5514
 901 001a 0F4B     		ldr	r3, .L46+4	@ tmp127,
 902 001c 9A42     		cmp	r2, r3	@ D.5513, tmp127
 903 001e 16D2     		bcs	.L45	@,
 276:src/uart.c    **** 	{
 277:src/uart.c    **** 		memcpy((unsigned char *)ptx2_pckt_index, send, size);
 904              		.loc 2 277 0
 905 0020 0C4B     		ldr	r3, .L46	@ tmp128,
 906 0022 1868     		ldr	r0, [r3]	@ D.5513, ptx2_pckt_index
 907 0024 6B46     		mov	r3, sp	@ tmp137,
 908 0026 0333     		adds	r3, r3, #3	@ tmp129,
 909 0028 1A78     		ldrb	r2, [r3]	@ D.5515, size
 910 002a 019B     		ldr	r3, [sp, #4]	@ tmp130, send
 911 002c 1900     		movs	r1, r3	@, tmp130
 912 002e FFF7FEFF 		bl	memcpy	@
 278:src/uart.c    **** 		ptx2_pckt_index += size;
 913              		.loc 2 278 0
 914 0032 084B     		ldr	r3, .L46	@ tmp131,
 915 0034 1A68     		ldr	r2, [r3]	@ D.5513, ptx2_pckt_index
 916 0036 6B46     		mov	r3, sp	@ tmp138,
 917 0038 0333     		adds	r3, r3, #3	@ tmp132,
 918 003a 1B78     		ldrb	r3, [r3]	@ D.5514, size
 919 003c D218     		adds	r2, r2, r3	@ D.5513, D.5513, D.5514
 920 003e 054B     		ldr	r3, .L46	@ tmp133,
 921 0040 1A60     		str	r2, [r3]	@ D.5513, ptx2_pckt_index
 279:src/uart.c    **** 		USART2->CR1 |= USART_CR1_TXEIE;
 922              		.loc 2 279 0
 923 0042 064B     		ldr	r3, .L46+8	@ D.5516,
 924 0044 054A     		ldr	r2, .L46+8	@ D.5516,
 925 0046 1268     		ldr	r2, [r2]	@ D.5517, _16->CR1
 926 0048 8021     		movs	r1, #128	@ tmp134,
ARM GAS  /tmp/ccp2Jkfa.s 			page 38


 927 004a 0A43     		orrs	r2, r1	@ D.5517, tmp134
 928 004c 1A60     		str	r2, [r3]	@ D.5517, _15->CR1
 929              	.L45:
 280:src/uart.c    **** 	}
 281:src/uart.c    **** }
 930              		.loc 2 281 0
 931 004e C046     		nop
 932 0050 03B0     		add	sp, sp, #12	@,,
 933              		@ sp needed	@
 934 0052 00BD     		pop	{pc}
 935              	.L47:
 936              		.align	2
 937              	.L46:
 938 0054 00000000 		.word	ptx2_pckt_index
 939 0058 00010000 		.word	tx2buff+256
 940 005c 00440040 		.word	1073759232
 941              		.cfi_endproc
 942              	.LFE25:
 943              		.size	Usart2SendUnsigned, .-Usart2SendUnsigned
 944              		.section	.text.Usart2SendSingle,"ax",%progbits
 945              		.align	2
 946              		.global	Usart2SendSingle
 947              		.code	16
 948              		.thumb_func
 949              		.type	Usart2SendSingle, %function
 950              	Usart2SendSingle:
 951              	.LFB26:
 282:src/uart.c    **** 
 283:src/uart.c    **** void Usart2SendSingle(unsigned char tosend)
 284:src/uart.c    **** {
 952              		.loc 2 284 0
 953              		.cfi_startproc
 954 0000 00B5     		push	{lr}	@
 955              	.LCFI12:
 956              		.cfi_def_cfa_offset 4
 957              		.cfi_offset 14, -4
 958 0002 83B0     		sub	sp, sp, #12	@,,
 959              	.LCFI13:
 960              		.cfi_def_cfa_offset 16
 961 0004 0200     		movs	r2, r0	@ tmp110, tosend
 962 0006 6B46     		mov	r3, sp	@ tmp114,
 963 0008 0733     		adds	r3, r3, #7	@ tmp111,
 964 000a 1A70     		strb	r2, [r3]	@ tmp112, tosend
 285:src/uart.c    **** 	Usart2SendUnsigned(&tosend, 1);
 965              		.loc 2 285 0
 966 000c 6B46     		mov	r3, sp	@ tmp115,
 967 000e 0733     		adds	r3, r3, #7	@ tmp113,
 968 0010 0121     		movs	r1, #1	@,
 969 0012 1800     		movs	r0, r3	@, tmp113
 970 0014 FFF7FEFF 		bl	Usart2SendUnsigned	@
 286:src/uart.c    **** }
 971              		.loc 2 286 0
 972 0018 C046     		nop
 973 001a 03B0     		add	sp, sp, #12	@,,
 974              		@ sp needed	@
 975 001c 00BD     		pop	{pc}
 976              		.cfi_endproc
ARM GAS  /tmp/ccp2Jkfa.s 			page 39


 977              	.LFE26:
 978              		.size	Usart2SendSingle, .-Usart2SendSingle
 979 001e C046     		.section	.text.ReadUsart2Buffer,"ax",%progbits
 980              		.align	2
 981              		.global	ReadUsart2Buffer
 982              		.code	16
 983              		.thumb_func
 984              		.type	ReadUsart2Buffer, %function
 985              	ReadUsart2Buffer:
 986              	.LFB27:
 287:src/uart.c    **** 
 288:src/uart.c    **** unsigned char ReadUsart2Buffer (unsigned char * bout, unsigned short max_len)
 289:src/uart.c    **** {
 987              		.loc 2 289 0
 988              		.cfi_startproc
 989 0000 00B5     		push	{lr}	@
 990              	.LCFI14:
 991              		.cfi_def_cfa_offset 4
 992              		.cfi_offset 14, -4
 993 0002 85B0     		sub	sp, sp, #20	@,,
 994              	.LCFI15:
 995              		.cfi_def_cfa_offset 24
 996 0004 0190     		str	r0, [sp, #4]	@ bout, bout
 997 0006 0A00     		movs	r2, r1	@ tmp117, max_len
 998 0008 6B46     		mov	r3, sp	@ tmp136,
 999 000a 0233     		adds	r3, r3, #2	@ tmp118,
 1000 000c 1A80     		strh	r2, [r3]	@ tmp119, max_len
 290:src/uart.c    **** 	unsigned int len;
 291:src/uart.c    **** 
 292:src/uart.c    **** 	len = prx2 - rx2buff;
 1001              		.loc 2 292 0
 1002 000e 124B     		ldr	r3, .L53	@ tmp120,
 1003 0010 1B68     		ldr	r3, [r3]	@ D.5518, prx2
 1004 0012 1A00     		movs	r2, r3	@ D.5519, D.5518
 1005 0014 114B     		ldr	r3, .L53+4	@ D.5519,
 1006 0016 D31A     		subs	r3, r2, r3	@ D.5519, D.5519, D.5519
 1007 0018 0393     		str	r3, [sp, #12]	@ D.5519, len
 293:src/uart.c    **** 
 294:src/uart.c    **** 	if (len < max_len)
 1008              		.loc 2 294 0
 1009 001a 6B46     		mov	r3, sp	@ tmp137,
 1010 001c 0233     		adds	r3, r3, #2	@ tmp121,
 1011 001e 1A88     		ldrh	r2, [r3]	@ D.5520, max_len
 1012 0020 039B     		ldr	r3, [sp, #12]	@ tmp122, len
 1013 0022 9A42     		cmp	r2, r3	@ D.5520, tmp122
 1014 0024 06D9     		bls	.L50	@,
 295:src/uart.c    **** 		memcpy(bout, (unsigned char *) rx2buff, len);
 1015              		.loc 2 295 0
 1016 0026 039A     		ldr	r2, [sp, #12]	@ tmp123, len
 1017 0028 0C49     		ldr	r1, .L53+4	@ tmp124,
 1018 002a 019B     		ldr	r3, [sp, #4]	@ tmp125, bout
 1019 002c 1800     		movs	r0, r3	@, tmp125
 1020 002e FFF7FEFF 		bl	memcpy	@
 1021 0032 09E0     		b	.L51	@
 1022              	.L50:
 296:src/uart.c    **** 	else
 297:src/uart.c    **** 	{
ARM GAS  /tmp/ccp2Jkfa.s 			page 40


 298:src/uart.c    **** 		memcpy(bout, (unsigned char *) rx2buff, len);
 1023              		.loc 2 298 0
 1024 0034 039A     		ldr	r2, [sp, #12]	@ tmp126, len
 1025 0036 0949     		ldr	r1, .L53+4	@ tmp127,
 1026 0038 019B     		ldr	r3, [sp, #4]	@ tmp128, bout
 1027 003a 1800     		movs	r0, r3	@, tmp128
 1028 003c FFF7FEFF 		bl	memcpy	@
 299:src/uart.c    **** 		len = max_len;
 1029              		.loc 2 299 0
 1030 0040 6B46     		mov	r3, sp	@ tmp138,
 1031 0042 0233     		adds	r3, r3, #2	@ tmp129,
 1032 0044 1B88     		ldrh	r3, [r3]	@ tmp130, max_len
 1033 0046 0393     		str	r3, [sp, #12]	@ tmp130, len
 1034              	.L51:
 300:src/uart.c    **** 	}
 301:src/uart.c    **** 
 302:src/uart.c    **** 	//ajusto punteros de rx luego de la copia
 303:src/uart.c    **** 	prx2 = rx2buff;
 1035              		.loc 2 303 0
 1036 0048 034B     		ldr	r3, .L53	@ tmp131,
 1037 004a 044A     		ldr	r2, .L53+4	@ tmp132,
 1038 004c 1A60     		str	r2, [r3]	@ tmp132, prx2
 304:src/uart.c    **** 
 305:src/uart.c    **** 	return (unsigned char) len;
 1039              		.loc 2 305 0
 1040 004e 039B     		ldr	r3, [sp, #12]	@ tmp134, len
 1041 0050 DBB2     		uxtb	r3, r3	@ D.5521, tmp133
 306:src/uart.c    **** }
 1042              		.loc 2 306 0
 1043 0052 1800     		movs	r0, r3	@, <retval>
 1044 0054 05B0     		add	sp, sp, #20	@,,
 1045              		@ sp needed	@
 1046 0056 00BD     		pop	{pc}
 1047              	.L54:
 1048              		.align	2
 1049              	.L53:
 1050 0058 00000000 		.word	prx2
 1051 005c 00000000 		.word	rx2buff
 1052              		.cfi_endproc
 1053              	.LFE27:
 1054              		.size	ReadUsart2Buffer, .-ReadUsart2Buffer
 1055              		.section	.text.Usart1Send,"ax",%progbits
 1056              		.align	2
 1057              		.global	Usart1Send
 1058              		.code	16
 1059              		.thumb_func
 1060              		.type	Usart1Send, %function
 1061              	Usart1Send:
 1062              	.LFB28:
 307:src/uart.c    **** 
 308:src/uart.c    **** void Usart1Send (char * send)
 309:src/uart.c    **** {
 1063              		.loc 2 309 0
 1064              		.cfi_startproc
 1065 0000 00B5     		push	{lr}	@
 1066              	.LCFI16:
 1067              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccp2Jkfa.s 			page 41


 1068              		.cfi_offset 14, -4
 1069 0002 85B0     		sub	sp, sp, #20	@,,
 1070              	.LCFI17:
 1071              		.cfi_def_cfa_offset 24
 1072 0004 0190     		str	r0, [sp, #4]	@ send, send
 310:src/uart.c    **** 	unsigned char i;
 311:src/uart.c    **** 
 312:src/uart.c    **** 	i = strlen(send);
 1073              		.loc 2 312 0
 1074 0006 019B     		ldr	r3, [sp, #4]	@ tmp111, send
 1075 0008 1800     		movs	r0, r3	@, tmp111
 1076 000a FFF7FEFF 		bl	strlen	@
 1077 000e 0200     		movs	r2, r0	@ D.5522,
 1078 0010 0F23     		movs	r3, #15	@ tmp112,
 1079 0012 6B44     		add	r3, r3, sp	@ tmp112,
 1080 0014 1A70     		strb	r2, [r3]	@ tmp113, i
 313:src/uart.c    **** 	Usart1SendUnsigned((unsigned char *) send, i);
 1081              		.loc 2 313 0
 1082 0016 0F23     		movs	r3, #15	@ tmp114,
 1083 0018 6B44     		add	r3, r3, sp	@ tmp114,
 1084 001a 1A78     		ldrb	r2, [r3]	@ tmp115, i
 1085 001c 019B     		ldr	r3, [sp, #4]	@ tmp116, send
 1086 001e 1100     		movs	r1, r2	@, tmp115
 1087 0020 1800     		movs	r0, r3	@, tmp116
 1088 0022 FFF7FEFF 		bl	Usart1SendUnsigned	@
 314:src/uart.c    **** }
 1089              		.loc 2 314 0
 1090 0026 C046     		nop
 1091 0028 05B0     		add	sp, sp, #20	@,,
 1092              		@ sp needed	@
 1093 002a 00BD     		pop	{pc}
 1094              		.cfi_endproc
 1095              	.LFE28:
 1096              		.size	Usart1Send, .-Usart1Send
 1097              		.section	.text.Usart1SendUnsigned,"ax",%progbits
 1098              		.align	2
 1099              		.global	Usart1SendUnsigned
 1100              		.code	16
 1101              		.thumb_func
 1102              		.type	Usart1SendUnsigned, %function
 1103              	Usart1SendUnsigned:
 1104              	.LFB29:
 315:src/uart.c    **** 
 316:src/uart.c    **** void Usart1SendUnsigned(unsigned char * send, unsigned char size)
 317:src/uart.c    **** {
 1105              		.loc 2 317 0
 1106              		.cfi_startproc
 1107 0000 00B5     		push	{lr}	@
 1108              	.LCFI18:
 1109              		.cfi_def_cfa_offset 4
 1110              		.cfi_offset 14, -4
 1111 0002 83B0     		sub	sp, sp, #12	@,,
 1112              	.LCFI19:
 1113              		.cfi_def_cfa_offset 16
 1114 0004 0190     		str	r0, [sp, #4]	@ send, send
 1115 0006 0A00     		movs	r2, r1	@ tmp122, size
 1116 0008 6B46     		mov	r3, sp	@ tmp135,
ARM GAS  /tmp/ccp2Jkfa.s 			page 42


 1117 000a 0333     		adds	r3, r3, #3	@ tmp123,
 1118 000c 1A70     		strb	r2, [r3]	@ tmp124, size
 318:src/uart.c    **** 	if ((ptx1_pckt_index + size) < &tx1buff[SIZEOF_DATA])
 1119              		.loc 2 318 0
 1120 000e 114B     		ldr	r3, .L59	@ tmp125,
 1121 0010 1A68     		ldr	r2, [r3]	@ D.5523, ptx1_pckt_index
 1122 0012 6B46     		mov	r3, sp	@ tmp136,
 1123 0014 0333     		adds	r3, r3, #3	@ tmp126,
 1124 0016 1B78     		ldrb	r3, [r3]	@ D.5524, size
 1125 0018 D218     		adds	r2, r2, r3	@ D.5523, D.5523, D.5524
 1126 001a 0F4B     		ldr	r3, .L59+4	@ tmp127,
 1127 001c 9A42     		cmp	r2, r3	@ D.5523, tmp127
 1128 001e 16D2     		bcs	.L58	@,
 319:src/uart.c    **** 	{
 320:src/uart.c    **** 		memcpy((unsigned char *)ptx1_pckt_index, send, size);
 1129              		.loc 2 320 0
 1130 0020 0C4B     		ldr	r3, .L59	@ tmp128,
 1131 0022 1868     		ldr	r0, [r3]	@ D.5523, ptx1_pckt_index
 1132 0024 6B46     		mov	r3, sp	@ tmp137,
 1133 0026 0333     		adds	r3, r3, #3	@ tmp129,
 1134 0028 1A78     		ldrb	r2, [r3]	@ D.5525, size
 1135 002a 019B     		ldr	r3, [sp, #4]	@ tmp130, send
 1136 002c 1900     		movs	r1, r3	@, tmp130
 1137 002e FFF7FEFF 		bl	memcpy	@
 321:src/uart.c    **** 		ptx1_pckt_index += size;
 1138              		.loc 2 321 0
 1139 0032 084B     		ldr	r3, .L59	@ tmp131,
 1140 0034 1A68     		ldr	r2, [r3]	@ D.5523, ptx1_pckt_index
 1141 0036 6B46     		mov	r3, sp	@ tmp138,
 1142 0038 0333     		adds	r3, r3, #3	@ tmp132,
 1143 003a 1B78     		ldrb	r3, [r3]	@ D.5524, size
 1144 003c D218     		adds	r2, r2, r3	@ D.5523, D.5523, D.5524
 1145 003e 054B     		ldr	r3, .L59	@ tmp133,
 1146 0040 1A60     		str	r2, [r3]	@ D.5523, ptx1_pckt_index
 322:src/uart.c    **** 		USART1->CR1 |= USART_CR1_TXEIE;
 1147              		.loc 2 322 0
 1148 0042 064B     		ldr	r3, .L59+8	@ D.5526,
 1149 0044 054A     		ldr	r2, .L59+8	@ D.5526,
 1150 0046 1268     		ldr	r2, [r2]	@ D.5527, _16->CR1
 1151 0048 8021     		movs	r1, #128	@ tmp134,
 1152 004a 0A43     		orrs	r2, r1	@ D.5527, tmp134
 1153 004c 1A60     		str	r2, [r3]	@ D.5527, _15->CR1
 1154              	.L58:
 323:src/uart.c    **** 	}
 324:src/uart.c    **** }
 1155              		.loc 2 324 0
 1156 004e C046     		nop
 1157 0050 03B0     		add	sp, sp, #12	@,,
 1158              		@ sp needed	@
 1159 0052 00BD     		pop	{pc}
 1160              	.L60:
 1161              		.align	2
 1162              	.L59:
 1163 0054 00000000 		.word	ptx1_pckt_index
 1164 0058 00010000 		.word	tx1buff+256
 1165 005c 00380140 		.word	1073821696
 1166              		.cfi_endproc
ARM GAS  /tmp/ccp2Jkfa.s 			page 43


 1167              	.LFE29:
 1168              		.size	Usart1SendUnsigned, .-Usart1SendUnsigned
 1169              		.section	.text.Usart1SendSingle,"ax",%progbits
 1170              		.align	2
 1171              		.global	Usart1SendSingle
 1172              		.code	16
 1173              		.thumb_func
 1174              		.type	Usart1SendSingle, %function
 1175              	Usart1SendSingle:
 1176              	.LFB30:
 325:src/uart.c    **** 
 326:src/uart.c    **** void Usart1SendSingle(unsigned char tosend)
 327:src/uart.c    **** {
 1177              		.loc 2 327 0
 1178              		.cfi_startproc
 1179 0000 00B5     		push	{lr}	@
 1180              	.LCFI20:
 1181              		.cfi_def_cfa_offset 4
 1182              		.cfi_offset 14, -4
 1183 0002 83B0     		sub	sp, sp, #12	@,,
 1184              	.LCFI21:
 1185              		.cfi_def_cfa_offset 16
 1186 0004 0200     		movs	r2, r0	@ tmp110, tosend
 1187 0006 6B46     		mov	r3, sp	@ tmp114,
 1188 0008 0733     		adds	r3, r3, #7	@ tmp111,
 1189 000a 1A70     		strb	r2, [r3]	@ tmp112, tosend
 328:src/uart.c    **** 	Usart1SendUnsigned(&tosend, 1);
 1190              		.loc 2 328 0
 1191 000c 6B46     		mov	r3, sp	@ tmp115,
 1192 000e 0733     		adds	r3, r3, #7	@ tmp113,
 1193 0010 0121     		movs	r1, #1	@,
 1194 0012 1800     		movs	r0, r3	@, tmp113
 1195 0014 FFF7FEFF 		bl	Usart1SendUnsigned	@
 329:src/uart.c    **** }
 1196              		.loc 2 329 0
 1197 0018 C046     		nop
 1198 001a 03B0     		add	sp, sp, #12	@,,
 1199              		@ sp needed	@
 1200 001c 00BD     		pop	{pc}
 1201              		.cfi_endproc
 1202              	.LFE30:
 1203              		.size	Usart1SendSingle, .-Usart1SendSingle
 1204 001e C046     		.section	.text.USART2Config,"ax",%progbits
 1205              		.align	2
 1206              		.global	USART2Config
 1207              		.code	16
 1208              		.thumb_func
 1209              		.type	USART2Config, %function
 1210              	USART2Config:
 1211              	.LFB31:
 330:src/uart.c    **** 
 331:src/uart.c    **** 
 332:src/uart.c    **** void USART2Config(void)
 333:src/uart.c    **** {
 1212              		.loc 2 333 0
 1213              		.cfi_startproc
 1214 0000 00B5     		push	{lr}	@
ARM GAS  /tmp/ccp2Jkfa.s 			page 44


 1215              	.LCFI22:
 1216              		.cfi_def_cfa_offset 4
 1217              		.cfi_offset 14, -4
 1218 0002 83B0     		sub	sp, sp, #12	@,,
 1219              	.LCFI23:
 1220              		.cfi_def_cfa_offset 16
 334:src/uart.c    **** 	unsigned int temp;
 335:src/uart.c    **** 
 336:src/uart.c    **** 	if (!USART2_CLK)
 1221              		.loc 2 336 0
 1222 0004 1B4B     		ldr	r3, .L64	@ D.5528,
 1223 0006 DA69     		ldr	r2, [r3, #28]	@ D.5529, _2->APB1ENR
 1224 0008 8023     		movs	r3, #128	@ tmp144,
 1225 000a 9B02     		lsls	r3, r3, #10	@ tmp121, tmp144,
 1226 000c 1340     		ands	r3, r2	@ D.5529, D.5529
 1227 000e 06D1     		bne	.L63	@,
 337:src/uart.c    **** 		USART2_CLK_ON;
 1228              		.loc 2 337 0
 1229 0010 184B     		ldr	r3, .L64	@ D.5528,
 1230 0012 184A     		ldr	r2, .L64	@ D.5528,
 1231 0014 D269     		ldr	r2, [r2, #28]	@ D.5529, _7->APB1ENR
 1232 0016 8021     		movs	r1, #128	@ tmp143,
 1233 0018 8902     		lsls	r1, r1, #10	@ tmp122, tmp143,
 1234 001a 0A43     		orrs	r2, r1	@ D.5529, tmp122
 1235 001c DA61     		str	r2, [r3, #28]	@ D.5529, _6->APB1ENR
 1236              	.L63:
 338:src/uart.c    **** 
 339:src/uart.c    **** 	temp = GPIOA->AFR[0];
 1237              		.loc 2 339 0
 1238 001e 9023     		movs	r3, #144	@ tmp140,
 1239 0020 DB05     		lsls	r3, r3, #23	@ D.5530, tmp140,
 1240 0022 1B6A     		ldr	r3, [r3, #32]	@ tmp123, _11->AFR
 1241 0024 0193     		str	r3, [sp, #4]	@ tmp123, temp
 340:src/uart.c    **** 	temp &= 0xFFF00FF;
 1242              		.loc 2 340 0
 1243 0026 019B     		ldr	r3, [sp, #4]	@ tmp125, temp
 1244 0028 134A     		ldr	r2, .L64+4	@ tmp126,
 1245 002a 1340     		ands	r3, r2	@ tmp124, tmp126
 1246 002c 0193     		str	r3, [sp, #4]	@ tmp124, temp
 341:src/uart.c    **** 	temp |= 0x0001100;	//PA2 -> AF1 PA3 -> AF1
 1247              		.loc 2 341 0
 1248 002e 019B     		ldr	r3, [sp, #4]	@ tmp128, temp
 1249 0030 8822     		movs	r2, #136	@ tmp141,
 1250 0032 5201     		lsls	r2, r2, #5	@ tmp129, tmp141,
 1251 0034 1343     		orrs	r3, r2	@ tmp127, tmp129
 1252 0036 0193     		str	r3, [sp, #4]	@ tmp127, temp
 342:src/uart.c    **** 	GPIOA->AFR[0] = temp;
 1253              		.loc 2 342 0
 1254 0038 9023     		movs	r3, #144	@ tmp142,
 1255 003a DB05     		lsls	r3, r3, #23	@ D.5530, tmp142,
 1256 003c 019A     		ldr	r2, [sp, #4]	@ tmp130, temp
 1257 003e 1A62     		str	r2, [r3, #32]	@ tmp130, _15->AFR
 343:src/uart.c    **** 
 344:src/uart.c    **** 	ptx2 = tx2buff;
 1258              		.loc 2 344 0
 1259 0040 0E4B     		ldr	r3, .L64+8	@ tmp131,
 1260 0042 0F4A     		ldr	r2, .L64+12	@ tmp132,
ARM GAS  /tmp/ccp2Jkfa.s 			page 45


 1261 0044 1A60     		str	r2, [r3]	@ tmp132, ptx2
 345:src/uart.c    **** 	ptx2_pckt_index = tx2buff;
 1262              		.loc 2 345 0
 1263 0046 0F4B     		ldr	r3, .L64+16	@ tmp133,
 1264 0048 0D4A     		ldr	r2, .L64+12	@ tmp134,
 1265 004a 1A60     		str	r2, [r3]	@ tmp134, ptx2_pckt_index
 346:src/uart.c    **** 	prx2 = rx2buff;
 1266              		.loc 2 346 0
 1267 004c 0E4B     		ldr	r3, .L64+20	@ tmp135,
 1268 004e 0F4A     		ldr	r2, .L64+24	@ tmp136,
 1269 0050 1A60     		str	r2, [r3]	@ tmp136, prx2
 347:src/uart.c    **** 
 348:src/uart.c    **** 	USART2->BRR = USART_9600;
 1270              		.loc 2 348 0
 1271 0052 0F4B     		ldr	r3, .L64+28	@ D.5531,
 1272 0054 0F4A     		ldr	r2, .L64+32	@ tmp137,
 1273 0056 9A81     		strh	r2, [r3, #12]	@ tmp138, _20->BRR
 349:src/uart.c    **** 	USART2->CR1 = USART_CR1_RXNEIE | USART_CR1_RE | USART_CR1_TE | USART_CR1_UE;
 1274              		.loc 2 349 0
 1275 0058 0D4B     		ldr	r3, .L64+28	@ D.5531,
 1276 005a 2D22     		movs	r2, #45	@ tmp139,
 1277 005c 1A60     		str	r2, [r3]	@ tmp139, _22->CR1
 350:src/uart.c    **** 
 351:src/uart.c    **** 	NVIC_EnableIRQ(USART2_IRQn);
 1278              		.loc 2 351 0
 1279 005e 1C20     		movs	r0, #28	@,
 1280 0060 FFF7FEFF 		bl	NVIC_EnableIRQ	@
 352:src/uart.c    **** 	NVIC_SetPriority(USART2_IRQn, 7);
 1281              		.loc 2 352 0
 1282 0064 0721     		movs	r1, #7	@,
 1283 0066 1C20     		movs	r0, #28	@,
 1284 0068 FFF7FEFF 		bl	NVIC_SetPriority	@
 353:src/uart.c    **** }
 1285              		.loc 2 353 0
 1286 006c C046     		nop
 1287 006e 03B0     		add	sp, sp, #12	@,,
 1288              		@ sp needed	@
 1289 0070 00BD     		pop	{pc}
 1290              	.L65:
 1291 0072 C046     		.align	2
 1292              	.L64:
 1293 0074 00100240 		.word	1073876992
 1294 0078 FF00FF0F 		.word	268370175
 1295 007c 00000000 		.word	ptx2
 1296 0080 00000000 		.word	tx2buff
 1297 0084 00000000 		.word	ptx2_pckt_index
 1298 0088 00000000 		.word	prx2
 1299 008c 00000000 		.word	rx2buff
 1300 0090 00440040 		.word	1073759232
 1301 0094 88130000 		.word	5000
 1302              		.cfi_endproc
 1303              	.LFE31:
 1304              		.size	USART2Config, .-USART2Config
 1305              		.section	.text.USART1Config,"ax",%progbits
 1306              		.align	2
 1307              		.global	USART1Config
 1308              		.code	16
ARM GAS  /tmp/ccp2Jkfa.s 			page 46


 1309              		.thumb_func
 1310              		.type	USART1Config, %function
 1311              	USART1Config:
 1312              	.LFB32:
 354:src/uart.c    **** 
 355:src/uart.c    **** void USART1Config(void)
 356:src/uart.c    **** {
 1313              		.loc 2 356 0
 1314              		.cfi_startproc
 1315 0000 10B5     		push	{r4, lr}	@
 1316              	.LCFI24:
 1317              		.cfi_def_cfa_offset 8
 1318              		.cfi_offset 4, -8
 1319              		.cfi_offset 14, -4
 357:src/uart.c    **** 	unsigned int temp;
 358:src/uart.c    **** 
 359:src/uart.c    **** 	if (!USART1_CLK)
 1320              		.loc 2 359 0
 1321 0002 124B     		ldr	r3, .L68	@ D.5532,
 1322 0004 9A69     		ldr	r2, [r3, #24]	@ D.5533, _2->APB2ENR
 1323 0006 8023     		movs	r3, #128	@ tmp131,
 1324 0008 DB01     		lsls	r3, r3, #7	@ tmp119, tmp131,
 1325 000a 1340     		ands	r3, r2	@ D.5533, D.5533
 1326 000c 06D1     		bne	.L67	@,
 360:src/uart.c    **** 		USART1_CLK_ON;
 1327              		.loc 2 360 0
 1328 000e 0F4B     		ldr	r3, .L68	@ D.5532,
 1329 0010 0E4A     		ldr	r2, .L68	@ D.5532,
 1330 0012 9269     		ldr	r2, [r2, #24]	@ D.5533, _7->APB2ENR
 1331 0014 8021     		movs	r1, #128	@ tmp130,
 1332 0016 C901     		lsls	r1, r1, #7	@ tmp120, tmp130,
 1333 0018 0A43     		orrs	r2, r1	@ D.5533, tmp120
 1334 001a 9A61     		str	r2, [r3, #24]	@ D.5533, _6->APB2ENR
 1335              	.L67:
 361:src/uart.c    **** 
 362:src/uart.c    **** #ifdef VER_1_0
 363:src/uart.c    **** 	//para empezar con el GPS
 364:src/uart.c    **** 	//GPIOB->AFR[0] |= 0x00000000;	//PB7 -> AF0 PB6 -> AF0
 365:src/uart.c    **** 	GPIOB->AFR[0] &= 0x00FFFFFF;	//PB7 -> AF0 PB6 -> AF0
 366:src/uart.c    **** 	//para empezar con el GSM
 367:src/uart.c    **** 	//GPIOA->AFR[1] |= 0x00000110;	//PA10 -> AF1 PA9 -> AF1
 368:src/uart.c    **** 
 369:src/uart.c    **** 	// temp = GPIOA->AFR[0];
 370:src/uart.c    **** 	// temp &= 0xFFF00FF;
 371:src/uart.c    **** 	// temp |= 0x0001100;	//PA2 -> AF1 PA3 -> AF1
 372:src/uart.c    **** 	// GPIOA->AFR[0] = temp;
 373:src/uart.c    **** 
 374:src/uart.c    **** #endif
 375:src/uart.c    **** 
 376:src/uart.c    **** 	ptx1 = tx1buff;
 1336              		.loc 2 376 0
 1337 001c 0C4B     		ldr	r3, .L68+4	@ tmp121,
 1338 001e 0D4A     		ldr	r2, .L68+8	@ tmp122,
 1339 0020 1A60     		str	r2, [r3]	@ tmp122, ptx1
 377:src/uart.c    **** 	ptx1_pckt_index = tx1buff;
 1340              		.loc 2 377 0
 1341 0022 0D4B     		ldr	r3, .L68+12	@ tmp123,
ARM GAS  /tmp/ccp2Jkfa.s 			page 47


 1342 0024 0B4A     		ldr	r2, .L68+8	@ tmp124,
 1343 0026 1A60     		str	r2, [r3]	@ tmp124, ptx1_pckt_index
 378:src/uart.c    **** 	prx1 = rx1buff;
 1344              		.loc 2 378 0
 1345 0028 0C4B     		ldr	r3, .L68+16	@ tmp125,
 1346 002a 0D4A     		ldr	r2, .L68+20	@ tmp126,
 1347 002c 1A60     		str	r2, [r3]	@ tmp126, prx1
 379:src/uart.c    **** 
 380:src/uart.c    **** 	USART1->BRR = USART_9600;
 1348              		.loc 2 380 0
 1349 002e 0D4B     		ldr	r3, .L68+24	@ D.5534,
 1350 0030 0D4A     		ldr	r2, .L68+28	@ tmp127,
 1351 0032 9A81     		strh	r2, [r3, #12]	@ tmp128, _14->BRR
 381:src/uart.c    **** //	USART1->CR2 |= USART_CR2_STOP_1;	//2 bits stop
 382:src/uart.c    **** //	USART1->CR1 = USART_CR1_RE | USART_CR1_TE | USART_CR1_UE;
 383:src/uart.c    **** //	USART1->CR1 = USART_CR1_RXNEIE | USART_CR1_RE | USART_CR1_UE;	//SIN TX
 384:src/uart.c    **** 	USART1->CR1 = USART_CR1_RXNEIE | USART_CR1_RE | USART_CR1_TE | USART_CR1_UE;	//para pruebas TX
 1352              		.loc 2 384 0
 1353 0034 0B4B     		ldr	r3, .L68+24	@ D.5534,
 1354 0036 2D22     		movs	r2, #45	@ tmp129,
 1355 0038 1A60     		str	r2, [r3]	@ tmp129, _16->CR1
 385:src/uart.c    **** 
 386:src/uart.c    **** 	NVIC_EnableIRQ(USART1_IRQn);
 1356              		.loc 2 386 0
 1357 003a 1B20     		movs	r0, #27	@,
 1358 003c FFF7FEFF 		bl	NVIC_EnableIRQ	@
 387:src/uart.c    **** 	NVIC_SetPriority(USART1_IRQn, 5);
 1359              		.loc 2 387 0
 1360 0040 0521     		movs	r1, #5	@,
 1361 0042 1B20     		movs	r0, #27	@,
 1362 0044 FFF7FEFF 		bl	NVIC_SetPriority	@
 388:src/uart.c    **** }
 1363              		.loc 2 388 0
 1364 0048 C046     		nop
 1365              		@ sp needed	@
 1366 004a 10BD     		pop	{r4, pc}
 1367              	.L69:
 1368              		.align	2
 1369              	.L68:
 1370 004c 00100240 		.word	1073876992
 1371 0050 00000000 		.word	ptx1
 1372 0054 00000000 		.word	tx1buff
 1373 0058 00000000 		.word	ptx1_pckt_index
 1374 005c 00000000 		.word	prx1
 1375 0060 00000000 		.word	rx1buff
 1376 0064 00380140 		.word	1073821696
 1377 0068 88130000 		.word	5000
 1378              		.cfi_endproc
 1379              	.LFE32:
 1380              		.size	USART1Config, .-USART1Config
 1381              		.text
 1382              	.Letext0:
 1383              		.file 3 "./cmsis_boot/stm32f0xx.h"
 1384              		.file 4 "/usr/local/sbin/gcc-arm-none-eabi-5_2-2015q4/arm-none-eabi/include/machine/_default_types
 1385              		.file 5 "/usr/local/sbin/gcc-arm-none-eabi-5_2-2015q4/arm-none-eabi/include/sys/_stdint.h"
 1386              		.section	.debug_info,"",%progbits
 1387              	.Ldebug_info0:
ARM GAS  /tmp/ccp2Jkfa.s 			page 48


 1388 0000 780A0000 		.4byte	0xa78
 1389 0004 0200     		.2byte	0x2
 1390 0006 00000000 		.4byte	.Ldebug_abbrev0
 1391 000a 04       		.byte	0x4
 1392 000b 01       		.uleb128 0x1
 1393 000c 82050000 		.4byte	.LASF131
 1394 0010 0C       		.byte	0xc
 1395 0011 84010000 		.4byte	.LASF132
 1396 0015 CD040000 		.4byte	.LASF133
 1397 0019 00000000 		.4byte	.Ldebug_ranges0+0
 1398 001d 00000000 		.4byte	0
 1399 0021 00000000 		.4byte	0
 1400 0025 00000000 		.4byte	.Ldebug_line0
 1401 0029 02       		.uleb128 0x2
 1402 002a 01       		.byte	0x1
 1403 002b 08       		.byte	0x8
 1404 002c 30050000 		.4byte	.LASF34
 1405 0030 03       		.uleb128 0x3
 1406 0031 50030000 		.4byte	.LASF92
 1407 0035 01       		.byte	0x1
 1408 0036 0D010000 		.4byte	0x10d
 1409 003a 03       		.byte	0x3
 1410 003b C7       		.byte	0xc7
 1411 003c 0D010000 		.4byte	0x10d
 1412 0040 04       		.uleb128 0x4
 1413 0041 DA030000 		.4byte	.LASF0
 1414 0045 72       		.sleb128 -14
 1415 0046 04       		.uleb128 0x4
 1416 0047 32060000 		.4byte	.LASF1
 1417 004b 73       		.sleb128 -13
 1418 004c 04       		.uleb128 0x4
 1419 004d 46000000 		.4byte	.LASF2
 1420 0051 7B       		.sleb128 -5
 1421 0052 04       		.uleb128 0x4
 1422 0053 E3000000 		.4byte	.LASF3
 1423 0057 7E       		.sleb128 -2
 1424 0058 04       		.uleb128 0x4
 1425 0059 7C040000 		.4byte	.LASF4
 1426 005d 7F       		.sleb128 -1
 1427 005e 05       		.uleb128 0x5
 1428 005f 67020000 		.4byte	.LASF5
 1429 0063 00       		.byte	0
 1430 0064 05       		.uleb128 0x5
 1431 0065 CA020000 		.4byte	.LASF6
 1432 0069 01       		.byte	0x1
 1433 006a 05       		.uleb128 0x5
 1434 006b 76030000 		.4byte	.LASF7
 1435 006f 02       		.byte	0x2
 1436 0070 05       		.uleb128 0x5
 1437 0071 A9000000 		.4byte	.LASF8
 1438 0075 03       		.byte	0x3
 1439 0076 05       		.uleb128 0x5
 1440 0077 EF000000 		.4byte	.LASF9
 1441 007b 04       		.byte	0x4
 1442 007c 05       		.uleb128 0x5
 1443 007d CC000000 		.4byte	.LASF10
 1444 0081 05       		.byte	0x5
ARM GAS  /tmp/ccp2Jkfa.s 			page 49


 1445 0082 05       		.uleb128 0x5
 1446 0083 2B000000 		.4byte	.LASF11
 1447 0087 06       		.byte	0x6
 1448 0088 05       		.uleb128 0x5
 1449 0089 08000000 		.4byte	.LASF12
 1450 008d 07       		.byte	0x7
 1451 008e 05       		.uleb128 0x5
 1452 008f 9C020000 		.4byte	.LASF13
 1453 0093 08       		.byte	0x8
 1454 0094 05       		.uleb128 0x5
 1455 0095 0F020000 		.4byte	.LASF14
 1456 0099 09       		.byte	0x9
 1457 009a 05       		.uleb128 0x5
 1458 009b 0D050000 		.4byte	.LASF15
 1459 009f 0A       		.byte	0xa
 1460 00a0 05       		.uleb128 0x5
 1461 00a1 2B040000 		.4byte	.LASF16
 1462 00a5 0B       		.byte	0xb
 1463 00a6 05       		.uleb128 0x5
 1464 00a7 E4020000 		.4byte	.LASF17
 1465 00ab 0C       		.byte	0xc
 1466 00ac 05       		.uleb128 0x5
 1467 00ad A4020000 		.4byte	.LASF18
 1468 00b1 0D       		.byte	0xd
 1469 00b2 05       		.uleb128 0x5
 1470 00b3 07040000 		.4byte	.LASF19
 1471 00b7 0E       		.byte	0xe
 1472 00b8 05       		.uleb128 0x5
 1473 00b9 BC040000 		.4byte	.LASF20
 1474 00bd 0F       		.byte	0xf
 1475 00be 05       		.uleb128 0x5
 1476 00bf 05020000 		.4byte	.LASF21
 1477 00c3 10       		.byte	0x10
 1478 00c4 05       		.uleb128 0x5
 1479 00c5 22050000 		.4byte	.LASF22
 1480 00c9 11       		.byte	0x11
 1481 00ca 05       		.uleb128 0x5
 1482 00cb 02050000 		.4byte	.LASF23
 1483 00cf 13       		.byte	0x13
 1484 00d0 05       		.uleb128 0x5
 1485 00d1 31020000 		.4byte	.LASF24
 1486 00d5 14       		.byte	0x14
 1487 00d6 05       		.uleb128 0x5
 1488 00d7 91000000 		.4byte	.LASF25
 1489 00db 15       		.byte	0x15
 1490 00dc 05       		.uleb128 0x5
 1491 00dd 20040000 		.4byte	.LASF26
 1492 00e1 16       		.byte	0x16
 1493 00e2 05       		.uleb128 0x5
 1494 00e3 D9000000 		.4byte	.LASF27
 1495 00e7 17       		.byte	0x17
 1496 00e8 05       		.uleb128 0x5
 1497 00e9 A0040000 		.4byte	.LASF28
 1498 00ed 18       		.byte	0x18
 1499 00ee 05       		.uleb128 0x5
 1500 00ef 21010000 		.4byte	.LASF29
 1501 00f3 19       		.byte	0x19
ARM GAS  /tmp/ccp2Jkfa.s 			page 50


 1502 00f4 05       		.uleb128 0x5
 1503 00f5 59050000 		.4byte	.LASF30
 1504 00f9 1A       		.byte	0x1a
 1505 00fa 05       		.uleb128 0x5
 1506 00fb CE030000 		.4byte	.LASF31
 1507 00ff 1B       		.byte	0x1b
 1508 0100 05       		.uleb128 0x5
 1509 0101 A4010000 		.4byte	.LASF32
 1510 0105 1C       		.byte	0x1c
 1511 0106 05       		.uleb128 0x5
 1512 0107 89040000 		.4byte	.LASF33
 1513 010b 1E       		.byte	0x1e
 1514 010c 00       		.byte	0
 1515 010d 02       		.uleb128 0x2
 1516 010e 01       		.byte	0x1
 1517 010f 06       		.byte	0x6
 1518 0110 63050000 		.4byte	.LASF35
 1519 0114 06       		.uleb128 0x6
 1520 0115 95010000 		.4byte	.LASF37
 1521 0119 03       		.byte	0x3
 1522 011a 5F01     		.2byte	0x15f
 1523 011c 30000000 		.4byte	0x30
 1524 0120 02       		.uleb128 0x2
 1525 0121 02       		.byte	0x2
 1526 0122 05       		.byte	0x5
 1527 0123 BB030000 		.4byte	.LASF36
 1528 0127 07       		.uleb128 0x7
 1529 0128 79010000 		.4byte	.LASF38
 1530 012c 04       		.byte	0x4
 1531 012d 2B       		.byte	0x2b
 1532 012e 32010000 		.4byte	0x132
 1533 0132 02       		.uleb128 0x2
 1534 0133 02       		.byte	0x2
 1535 0134 07       		.byte	0x7
 1536 0135 6F050000 		.4byte	.LASF39
 1537 0139 02       		.uleb128 0x2
 1538 013a 04       		.byte	0x4
 1539 013b 05       		.byte	0x5
 1540 013c C5030000 		.4byte	.LASF40
 1541 0140 07       		.uleb128 0x7
 1542 0141 3E050000 		.4byte	.LASF41
 1543 0145 04       		.byte	0x4
 1544 0146 41       		.byte	0x41
 1545 0147 4B010000 		.4byte	0x14b
 1546 014b 02       		.uleb128 0x2
 1547 014c 04       		.byte	0x4
 1548 014d 07       		.byte	0x7
 1549 014e AA040000 		.4byte	.LASF42
 1550 0152 02       		.uleb128 0x2
 1551 0153 08       		.byte	0x8
 1552 0154 05       		.byte	0x5
 1553 0155 59020000 		.4byte	.LASF43
 1554 0159 02       		.uleb128 0x2
 1555 015a 08       		.byte	0x8
 1556 015b 07       		.byte	0x7
 1557 015c 3A010000 		.4byte	.LASF44
 1558 0160 08       		.uleb128 0x8
ARM GAS  /tmp/ccp2Jkfa.s 			page 51


 1559 0161 04       		.byte	0x4
 1560 0162 05       		.byte	0x5
 1561 0163 696E7400 		.ascii	"int\000"
 1562 0167 02       		.uleb128 0x2
 1563 0168 04       		.byte	0x4
 1564 0169 07       		.byte	0x7
 1565 016a 84000000 		.4byte	.LASF45
 1566 016e 07       		.uleb128 0x7
 1567 016f 47030000 		.4byte	.LASF46
 1568 0173 05       		.byte	0x5
 1569 0174 1A       		.byte	0x1a
 1570 0175 27010000 		.4byte	0x127
 1571 0179 07       		.uleb128 0x7
 1572 017a 02010000 		.4byte	.LASF47
 1573 017e 05       		.byte	0x5
 1574 017f 20       		.byte	0x20
 1575 0180 40010000 		.4byte	0x140
 1576 0184 09       		.uleb128 0x9
 1577 0185 2003     		.2byte	0x320
 1578 0187 01       		.byte	0x1
 1579 0188 71       		.byte	0x71
 1580 0189 21020000 		.4byte	0x221
 1581 018d 0A       		.uleb128 0xa
 1582 018e 13010000 		.4byte	.LASF48
 1583 0192 01       		.byte	0x1
 1584 0193 73       		.byte	0x73
 1585 0194 38020000 		.4byte	0x238
 1586 0198 02       		.byte	0x2
 1587 0199 23       		.byte	0x23
 1588 019a 00       		.uleb128 0
 1589 019b 0A       		.uleb128 0xa
 1590 019c 7F030000 		.4byte	.LASF49
 1591 01a0 01       		.byte	0x1
 1592 01a1 74       		.byte	0x74
 1593 01a2 3D020000 		.4byte	0x23d
 1594 01a6 02       		.byte	0x2
 1595 01a7 23       		.byte	0x23
 1596 01a8 04       		.uleb128 0x4
 1597 01a9 0A       		.uleb128 0xa
 1598 01aa 54050000 		.4byte	.LASF50
 1599 01ae 01       		.byte	0x1
 1600 01af 75       		.byte	0x75
 1601 01b0 4D020000 		.4byte	0x24d
 1602 01b4 03       		.byte	0x3
 1603 01b5 23       		.byte	0x23
 1604 01b6 8001     		.uleb128 0x80
 1605 01b8 0A       		.uleb128 0xa
 1606 01b9 18010000 		.4byte	.LASF51
 1607 01bd 01       		.byte	0x1
 1608 01be 76       		.byte	0x76
 1609 01bf 3D020000 		.4byte	0x23d
 1610 01c3 03       		.byte	0x3
 1611 01c4 23       		.byte	0x23
 1612 01c5 8401     		.uleb128 0x84
 1613 01c7 0A       		.uleb128 0xa
 1614 01c8 41060000 		.4byte	.LASF52
 1615 01cc 01       		.byte	0x1
ARM GAS  /tmp/ccp2Jkfa.s 			page 52


 1616 01cd 77       		.byte	0x77
 1617 01ce 52020000 		.4byte	0x252
 1618 01d2 03       		.byte	0x3
 1619 01d3 23       		.byte	0x23
 1620 01d4 8002     		.uleb128 0x100
 1621 01d6 0A       		.uleb128 0xa
 1622 01d7 93030000 		.4byte	.LASF53
 1623 01db 01       		.byte	0x1
 1624 01dc 78       		.byte	0x78
 1625 01dd 3D020000 		.4byte	0x23d
 1626 01e1 03       		.byte	0x3
 1627 01e2 23       		.byte	0x23
 1628 01e3 8402     		.uleb128 0x104
 1629 01e5 0A       		.uleb128 0xa
 1630 01e6 DF020000 		.4byte	.LASF54
 1631 01ea 01       		.byte	0x1
 1632 01eb 79       		.byte	0x79
 1633 01ec 57020000 		.4byte	0x257
 1634 01f0 03       		.byte	0x3
 1635 01f1 23       		.byte	0x23
 1636 01f2 8003     		.uleb128 0x180
 1637 01f4 0A       		.uleb128 0xa
 1638 01f5 9D030000 		.4byte	.LASF55
 1639 01f9 01       		.byte	0x1
 1640 01fa 7A       		.byte	0x7a
 1641 01fb 3D020000 		.4byte	0x23d
 1642 01ff 03       		.byte	0x3
 1643 0200 23       		.byte	0x23
 1644 0201 8403     		.uleb128 0x184
 1645 0203 0A       		.uleb128 0xa
 1646 0204 A7030000 		.4byte	.LASF56
 1647 0208 01       		.byte	0x1
 1648 0209 7B       		.byte	0x7b
 1649 020a 5C020000 		.4byte	0x25c
 1650 020e 03       		.byte	0x3
 1651 020f 23       		.byte	0x23
 1652 0210 8004     		.uleb128 0x200
 1653 0212 0B       		.uleb128 0xb
 1654 0213 495000   		.ascii	"IP\000"
 1655 0216 01       		.byte	0x1
 1656 0217 7C       		.byte	0x7c
 1657 0218 7C020000 		.4byte	0x27c
 1658 021c 03       		.byte	0x3
 1659 021d 23       		.byte	0x23
 1660 021e 8006     		.uleb128 0x300
 1661 0220 00       		.byte	0
 1662 0221 0C       		.uleb128 0xc
 1663 0222 79010000 		.4byte	0x179
 1664 0226 31020000 		.4byte	0x231
 1665 022a 0D       		.uleb128 0xd
 1666 022b 31020000 		.4byte	0x231
 1667 022f 00       		.byte	0
 1668 0230 00       		.byte	0
 1669 0231 02       		.uleb128 0x2
 1670 0232 04       		.byte	0x4
 1671 0233 07       		.byte	0x7
 1672 0234 92040000 		.4byte	.LASF57
ARM GAS  /tmp/ccp2Jkfa.s 			page 53


 1673 0238 0E       		.uleb128 0xe
 1674 0239 21020000 		.4byte	0x221
 1675 023d 0C       		.uleb128 0xc
 1676 023e 79010000 		.4byte	0x179
 1677 0242 4D020000 		.4byte	0x24d
 1678 0246 0D       		.uleb128 0xd
 1679 0247 31020000 		.4byte	0x231
 1680 024b 1E       		.byte	0x1e
 1681 024c 00       		.byte	0
 1682 024d 0E       		.uleb128 0xe
 1683 024e 21020000 		.4byte	0x221
 1684 0252 0E       		.uleb128 0xe
 1685 0253 21020000 		.4byte	0x221
 1686 0257 0E       		.uleb128 0xe
 1687 0258 21020000 		.4byte	0x221
 1688 025c 0C       		.uleb128 0xc
 1689 025d 79010000 		.4byte	0x179
 1690 0261 6C020000 		.4byte	0x26c
 1691 0265 0D       		.uleb128 0xd
 1692 0266 31020000 		.4byte	0x231
 1693 026a 3F       		.byte	0x3f
 1694 026b 00       		.byte	0
 1695 026c 0C       		.uleb128 0xc
 1696 026d 79010000 		.4byte	0x179
 1697 0271 7C020000 		.4byte	0x27c
 1698 0275 0D       		.uleb128 0xd
 1699 0276 31020000 		.4byte	0x231
 1700 027a 07       		.byte	0x7
 1701 027b 00       		.byte	0
 1702 027c 0E       		.uleb128 0xe
 1703 027d 6C020000 		.4byte	0x26c
 1704 0281 07       		.uleb128 0x7
 1705 0282 40040000 		.4byte	.LASF58
 1706 0286 01       		.byte	0x1
 1707 0287 7D       		.byte	0x7d
 1708 0288 84010000 		.4byte	0x184
 1709 028c 0F       		.uleb128 0xf
 1710 028d 34       		.byte	0x34
 1711 028e 01       		.byte	0x1
 1712 028f 86       		.byte	0x86
 1713 0290 2F030000 		.4byte	0x32f
 1714 0294 0A       		.uleb128 0xa
 1715 0295 B0010000 		.4byte	.LASF59
 1716 0299 01       		.byte	0x1
 1717 029a 88       		.byte	0x88
 1718 029b 34030000 		.4byte	0x334
 1719 029f 02       		.byte	0x2
 1720 02a0 23       		.byte	0x23
 1721 02a1 00       		.uleb128 0
 1722 02a2 0A       		.uleb128 0xa
 1723 02a3 9B040000 		.4byte	.LASF60
 1724 02a7 01       		.byte	0x1
 1725 02a8 89       		.byte	0x89
 1726 02a9 2F030000 		.4byte	0x32f
 1727 02ad 02       		.byte	0x2
 1728 02ae 23       		.byte	0x23
 1729 02af 04       		.uleb128 0x4
ARM GAS  /tmp/ccp2Jkfa.s 			page 54


 1730 02b0 0A       		.uleb128 0xa
 1731 02b1 7F030000 		.4byte	.LASF49
 1732 02b5 01       		.byte	0x1
 1733 02b6 8A       		.byte	0x8a
 1734 02b7 79010000 		.4byte	0x179
 1735 02bb 02       		.byte	0x2
 1736 02bc 23       		.byte	0x23
 1737 02bd 08       		.uleb128 0x8
 1738 02be 0A       		.uleb128 0xa
 1739 02bf FF010000 		.4byte	.LASF61
 1740 02c3 01       		.byte	0x1
 1741 02c4 8B       		.byte	0x8b
 1742 02c5 2F030000 		.4byte	0x32f
 1743 02c9 02       		.byte	0x2
 1744 02ca 23       		.byte	0x23
 1745 02cb 0C       		.uleb128 0xc
 1746 02cc 0B       		.uleb128 0xb
 1747 02cd 53435200 		.ascii	"SCR\000"
 1748 02d1 01       		.byte	0x1
 1749 02d2 8C       		.byte	0x8c
 1750 02d3 2F030000 		.4byte	0x32f
 1751 02d7 02       		.byte	0x2
 1752 02d8 23       		.byte	0x23
 1753 02d9 10       		.uleb128 0x10
 1754 02da 0B       		.uleb128 0xb
 1755 02db 43435200 		.ascii	"CCR\000"
 1756 02df 01       		.byte	0x1
 1757 02e0 8D       		.byte	0x8d
 1758 02e1 2F030000 		.4byte	0x32f
 1759 02e5 02       		.byte	0x2
 1760 02e6 23       		.byte	0x23
 1761 02e7 14       		.uleb128 0x14
 1762 02e8 0A       		.uleb128 0xa
 1763 02e9 89030000 		.4byte	.LASF62
 1764 02ed 01       		.byte	0x1
 1765 02ee 8E       		.byte	0x8e
 1766 02ef 79010000 		.4byte	0x179
 1767 02f3 02       		.byte	0x2
 1768 02f4 23       		.byte	0x23
 1769 02f5 18       		.uleb128 0x18
 1770 02f6 0B       		.uleb128 0xb
 1771 02f7 53485000 		.ascii	"SHP\000"
 1772 02fb 01       		.byte	0x1
 1773 02fc 8F       		.byte	0x8f
 1774 02fd 49030000 		.4byte	0x349
 1775 0301 02       		.byte	0x2
 1776 0302 23       		.byte	0x23
 1777 0303 1C       		.uleb128 0x1c
 1778 0304 0A       		.uleb128 0xa
 1779 0305 71020000 		.4byte	.LASF63
 1780 0309 01       		.byte	0x1
 1781 030a 90       		.byte	0x90
 1782 030b 2F030000 		.4byte	0x32f
 1783 030f 02       		.byte	0x2
 1784 0310 23       		.byte	0x23
 1785 0311 24       		.uleb128 0x24
 1786 0312 0A       		.uleb128 0xa
ARM GAS  /tmp/ccp2Jkfa.s 			page 55


 1787 0313 93030000 		.4byte	.LASF53
 1788 0317 01       		.byte	0x1
 1789 0318 91       		.byte	0x91
 1790 0319 39030000 		.4byte	0x339
 1791 031d 02       		.byte	0x2
 1792 031e 23       		.byte	0x23
 1793 031f 28       		.uleb128 0x28
 1794 0320 0A       		.uleb128 0xa
 1795 0321 67010000 		.4byte	.LASF64
 1796 0325 01       		.byte	0x1
 1797 0326 92       		.byte	0x92
 1798 0327 2F030000 		.4byte	0x32f
 1799 032b 02       		.byte	0x2
 1800 032c 23       		.byte	0x23
 1801 032d 30       		.uleb128 0x30
 1802 032e 00       		.byte	0
 1803 032f 0E       		.uleb128 0xe
 1804 0330 79010000 		.4byte	0x179
 1805 0334 10       		.uleb128 0x10
 1806 0335 2F030000 		.4byte	0x32f
 1807 0339 0C       		.uleb128 0xc
 1808 033a 79010000 		.4byte	0x179
 1809 033e 49030000 		.4byte	0x349
 1810 0342 0D       		.uleb128 0xd
 1811 0343 31020000 		.4byte	0x231
 1812 0347 01       		.byte	0x1
 1813 0348 00       		.byte	0
 1814 0349 0E       		.uleb128 0xe
 1815 034a 39030000 		.4byte	0x339
 1816 034e 07       		.uleb128 0x7
 1817 034f 4A040000 		.4byte	.LASF65
 1818 0353 01       		.byte	0x1
 1819 0354 93       		.byte	0x93
 1820 0355 8C020000 		.4byte	0x28c
 1821 0359 0E       		.uleb128 0xe
 1822 035a 6E010000 		.4byte	0x16e
 1823 035e 11       		.uleb128 0x11
 1824 035f 2C       		.byte	0x2c
 1825 0360 03       		.byte	0x3
 1826 0361 6902     		.2byte	0x269
 1827 0363 3A040000 		.4byte	0x43a
 1828 0367 12       		.uleb128 0x12
 1829 0368 8F010000 		.4byte	.LASF66
 1830 036c 03       		.byte	0x3
 1831 036d 6B02     		.2byte	0x26b
 1832 036f 2F030000 		.4byte	0x32f
 1833 0373 02       		.byte	0x2
 1834 0374 23       		.byte	0x23
 1835 0375 00       		.uleb128 0
 1836 0376 12       		.uleb128 0x12
 1837 0377 14040000 		.4byte	.LASF67
 1838 037b 03       		.byte	0x3
 1839 037c 6C02     		.2byte	0x26c
 1840 037e 59030000 		.4byte	0x359
 1841 0382 02       		.byte	0x2
 1842 0383 23       		.byte	0x23
 1843 0384 04       		.uleb128 0x4
ARM GAS  /tmp/ccp2Jkfa.s 			page 56


 1844 0385 12       		.uleb128 0x12
 1845 0386 7F030000 		.4byte	.LASF49
 1846 038a 03       		.byte	0x3
 1847 038b 6D02     		.2byte	0x26d
 1848 038d 6E010000 		.4byte	0x16e
 1849 0391 02       		.byte	0x2
 1850 0392 23       		.byte	0x23
 1851 0393 06       		.uleb128 0x6
 1852 0394 12       		.uleb128 0x12
 1853 0395 28030000 		.4byte	.LASF68
 1854 0399 03       		.byte	0x3
 1855 039a 6E02     		.2byte	0x26e
 1856 039c 2F030000 		.4byte	0x32f
 1857 03a0 02       		.byte	0x2
 1858 03a1 23       		.byte	0x23
 1859 03a2 08       		.uleb128 0x8
 1860 03a3 12       		.uleb128 0x12
 1861 03a4 EB010000 		.4byte	.LASF69
 1862 03a8 03       		.byte	0x3
 1863 03a9 6F02     		.2byte	0x26f
 1864 03ab 2F030000 		.4byte	0x32f
 1865 03af 02       		.byte	0x2
 1866 03b0 23       		.byte	0x23
 1867 03b1 0C       		.uleb128 0xc
 1868 03b2 13       		.uleb128 0x13
 1869 03b3 49445200 		.ascii	"IDR\000"
 1870 03b7 03       		.byte	0x3
 1871 03b8 7002     		.2byte	0x270
 1872 03ba 59030000 		.4byte	0x359
 1873 03be 02       		.byte	0x2
 1874 03bf 23       		.byte	0x23
 1875 03c0 10       		.uleb128 0x10
 1876 03c1 12       		.uleb128 0x12
 1877 03c2 89030000 		.4byte	.LASF62
 1878 03c6 03       		.byte	0x3
 1879 03c7 7102     		.2byte	0x271
 1880 03c9 6E010000 		.4byte	0x16e
 1881 03cd 02       		.byte	0x2
 1882 03ce 23       		.byte	0x23
 1883 03cf 12       		.uleb128 0x12
 1884 03d0 13       		.uleb128 0x13
 1885 03d1 4F445200 		.ascii	"ODR\000"
 1886 03d5 03       		.byte	0x3
 1887 03d6 7202     		.2byte	0x272
 1888 03d8 59030000 		.4byte	0x359
 1889 03dc 02       		.byte	0x2
 1890 03dd 23       		.byte	0x23
 1891 03de 14       		.uleb128 0x14
 1892 03df 12       		.uleb128 0x12
 1893 03e0 93030000 		.4byte	.LASF53
 1894 03e4 03       		.byte	0x3
 1895 03e5 7302     		.2byte	0x273
 1896 03e7 6E010000 		.4byte	0x16e
 1897 03eb 02       		.byte	0x2
 1898 03ec 23       		.byte	0x23
 1899 03ed 16       		.uleb128 0x16
 1900 03ee 12       		.uleb128 0x12
ARM GAS  /tmp/ccp2Jkfa.s 			page 57


 1901 03ef 16000000 		.4byte	.LASF70
 1902 03f3 03       		.byte	0x3
 1903 03f4 7402     		.2byte	0x274
 1904 03f6 2F030000 		.4byte	0x32f
 1905 03fa 02       		.byte	0x2
 1906 03fb 23       		.byte	0x23
 1907 03fc 18       		.uleb128 0x18
 1908 03fd 12       		.uleb128 0x12
 1909 03fe 58060000 		.4byte	.LASF71
 1910 0402 03       		.byte	0x3
 1911 0403 7502     		.2byte	0x275
 1912 0405 2F030000 		.4byte	0x32f
 1913 0409 02       		.byte	0x2
 1914 040a 23       		.byte	0x23
 1915 040b 1C       		.uleb128 0x1c
 1916 040c 13       		.uleb128 0x13
 1917 040d 41465200 		.ascii	"AFR\000"
 1918 0411 03       		.byte	0x3
 1919 0412 7602     		.2byte	0x276
 1920 0414 3A040000 		.4byte	0x43a
 1921 0418 02       		.byte	0x2
 1922 0419 23       		.byte	0x23
 1923 041a 20       		.uleb128 0x20
 1924 041b 13       		.uleb128 0x13
 1925 041c 42525200 		.ascii	"BRR\000"
 1926 0420 03       		.byte	0x3
 1927 0421 7702     		.2byte	0x277
 1928 0423 59030000 		.4byte	0x359
 1929 0427 02       		.byte	0x2
 1930 0428 23       		.byte	0x23
 1931 0429 28       		.uleb128 0x28
 1932 042a 12       		.uleb128 0x12
 1933 042b 9D030000 		.4byte	.LASF55
 1934 042f 03       		.byte	0x3
 1935 0430 7802     		.2byte	0x278
 1936 0432 6E010000 		.4byte	0x16e
 1937 0436 02       		.byte	0x2
 1938 0437 23       		.byte	0x23
 1939 0438 2A       		.uleb128 0x2a
 1940 0439 00       		.byte	0
 1941 043a 0E       		.uleb128 0xe
 1942 043b 39030000 		.4byte	0x339
 1943 043f 06       		.uleb128 0x6
 1944 0440 64040000 		.4byte	.LASF72
 1945 0444 03       		.byte	0x3
 1946 0445 7902     		.2byte	0x279
 1947 0447 5E030000 		.4byte	0x35e
 1948 044b 11       		.uleb128 0x11
 1949 044c 38       		.byte	0x38
 1950 044d 03       		.byte	0x3
 1951 044e B502     		.2byte	0x2b5
 1952 0450 26050000 		.4byte	0x526
 1953 0454 13       		.uleb128 0x13
 1954 0455 435200   		.ascii	"CR\000"
 1955 0458 03       		.byte	0x3
 1956 0459 B702     		.2byte	0x2b7
 1957 045b 2F030000 		.4byte	0x32f
ARM GAS  /tmp/ccp2Jkfa.s 			page 58


 1958 045f 02       		.byte	0x2
 1959 0460 23       		.byte	0x23
 1960 0461 00       		.uleb128 0
 1961 0462 12       		.uleb128 0x12
 1962 0463 1B040000 		.4byte	.LASF73
 1963 0467 03       		.byte	0x3
 1964 0468 B802     		.2byte	0x2b8
 1965 046a 2F030000 		.4byte	0x32f
 1966 046e 02       		.byte	0x2
 1967 046f 23       		.byte	0x23
 1968 0470 04       		.uleb128 0x4
 1969 0471 13       		.uleb128 0x13
 1970 0472 43495200 		.ascii	"CIR\000"
 1971 0476 03       		.byte	0x3
 1972 0477 B902     		.2byte	0x2b9
 1973 0479 2F030000 		.4byte	0x32f
 1974 047d 02       		.byte	0x2
 1975 047e 23       		.byte	0x23
 1976 047f 08       		.uleb128 0x8
 1977 0480 12       		.uleb128 0x12
 1978 0481 3D000000 		.4byte	.LASF74
 1979 0485 03       		.byte	0x3
 1980 0486 BA02     		.2byte	0x2ba
 1981 0488 2F030000 		.4byte	0x32f
 1982 048c 02       		.byte	0x2
 1983 048d 23       		.byte	0x23
 1984 048e 0C       		.uleb128 0xc
 1985 048f 12       		.uleb128 0x12
 1986 0490 F1010000 		.4byte	.LASF75
 1987 0494 03       		.byte	0x3
 1988 0495 BB02     		.2byte	0x2bb
 1989 0497 2F030000 		.4byte	0x32f
 1990 049b 02       		.byte	0x2
 1991 049c 23       		.byte	0x23
 1992 049d 10       		.uleb128 0x10
 1993 049e 12       		.uleb128 0x12
 1994 049f 22020000 		.4byte	.LASF76
 1995 04a3 03       		.byte	0x3
 1996 04a4 BC02     		.2byte	0x2bc
 1997 04a6 2F030000 		.4byte	0x32f
 1998 04aa 02       		.byte	0x2
 1999 04ab 23       		.byte	0x23
 2000 04ac 14       		.uleb128 0x14
 2001 04ad 12       		.uleb128 0x12
 2002 04ae F3020000 		.4byte	.LASF77
 2003 04b2 03       		.byte	0x3
 2004 04b3 BD02     		.2byte	0x2bd
 2005 04b5 2F030000 		.4byte	0x32f
 2006 04b9 02       		.byte	0x2
 2007 04ba 23       		.byte	0x23
 2008 04bb 18       		.uleb128 0x18
 2009 04bc 12       		.uleb128 0x12
 2010 04bd 00000000 		.4byte	.LASF78
 2011 04c1 03       		.byte	0x3
 2012 04c2 BE02     		.2byte	0x2be
 2013 04c4 2F030000 		.4byte	0x32f
 2014 04c8 02       		.byte	0x2
ARM GAS  /tmp/ccp2Jkfa.s 			page 59


 2015 04c9 23       		.byte	0x23
 2016 04ca 1C       		.uleb128 0x1c
 2017 04cb 12       		.uleb128 0x12
 2018 04cc 9C000000 		.4byte	.LASF79
 2019 04d0 03       		.byte	0x3
 2020 04d1 BF02     		.2byte	0x2bf
 2021 04d3 2F030000 		.4byte	0x32f
 2022 04d7 02       		.byte	0x2
 2023 04d8 23       		.byte	0x23
 2024 04d9 20       		.uleb128 0x20
 2025 04da 13       		.uleb128 0x13
 2026 04db 43535200 		.ascii	"CSR\000"
 2027 04df 03       		.byte	0x3
 2028 04e0 C002     		.2byte	0x2c0
 2029 04e2 2F030000 		.4byte	0x32f
 2030 04e6 02       		.byte	0x2
 2031 04e7 23       		.byte	0x23
 2032 04e8 24       		.uleb128 0x24
 2033 04e9 12       		.uleb128 0x12
 2034 04ea 0B010000 		.4byte	.LASF80
 2035 04ee 03       		.byte	0x3
 2036 04ef C102     		.2byte	0x2c1
 2037 04f1 2F030000 		.4byte	0x32f
 2038 04f5 02       		.byte	0x2
 2039 04f6 23       		.byte	0x23
 2040 04f7 28       		.uleb128 0x28
 2041 04f8 12       		.uleb128 0x12
 2042 04f9 D3020000 		.4byte	.LASF81
 2043 04fd 03       		.byte	0x3
 2044 04fe C202     		.2byte	0x2c2
 2045 0500 2F030000 		.4byte	0x32f
 2046 0504 02       		.byte	0x2
 2047 0505 23       		.byte	0x23
 2048 0506 2C       		.uleb128 0x2c
 2049 0507 12       		.uleb128 0x12
 2050 0508 D9020000 		.4byte	.LASF82
 2051 050c 03       		.byte	0x3
 2052 050d C302     		.2byte	0x2c3
 2053 050f 2F030000 		.4byte	0x32f
 2054 0513 02       		.byte	0x2
 2055 0514 23       		.byte	0x23
 2056 0515 30       		.uleb128 0x30
 2057 0516 13       		.uleb128 0x13
 2058 0517 43523200 		.ascii	"CR2\000"
 2059 051b 03       		.byte	0x3
 2060 051c C402     		.2byte	0x2c4
 2061 051e 2F030000 		.4byte	0x32f
 2062 0522 02       		.byte	0x2
 2063 0523 23       		.byte	0x23
 2064 0524 34       		.uleb128 0x34
 2065 0525 00       		.byte	0
 2066 0526 06       		.uleb128 0x6
 2067 0527 B6010000 		.4byte	.LASF83
 2068 052b 03       		.byte	0x3
 2069 052c C502     		.2byte	0x2c5
 2070 052e 4B040000 		.4byte	0x44b
 2071 0532 11       		.uleb128 0x11
ARM GAS  /tmp/ccp2Jkfa.s 			page 60


 2072 0533 2C       		.byte	0x2c
 2073 0534 03       		.byte	0x3
 2074 0535 4A03     		.2byte	0x34a
 2075 0537 2C060000 		.4byte	0x62c
 2076 053b 13       		.uleb128 0x13
 2077 053c 43523100 		.ascii	"CR1\000"
 2078 0540 03       		.byte	0x3
 2079 0541 4C03     		.2byte	0x34c
 2080 0543 2F030000 		.4byte	0x32f
 2081 0547 02       		.byte	0x2
 2082 0548 23       		.byte	0x23
 2083 0549 00       		.uleb128 0
 2084 054a 13       		.uleb128 0x13
 2085 054b 43523200 		.ascii	"CR2\000"
 2086 054f 03       		.byte	0x3
 2087 0550 4D03     		.2byte	0x34d
 2088 0552 2F030000 		.4byte	0x32f
 2089 0556 02       		.byte	0x2
 2090 0557 23       		.byte	0x23
 2091 0558 04       		.uleb128 0x4
 2092 0559 13       		.uleb128 0x13
 2093 055a 43523300 		.ascii	"CR3\000"
 2094 055e 03       		.byte	0x3
 2095 055f 4E03     		.2byte	0x34e
 2096 0561 2F030000 		.4byte	0x32f
 2097 0565 02       		.byte	0x2
 2098 0566 23       		.byte	0x23
 2099 0567 08       		.uleb128 0x8
 2100 0568 13       		.uleb128 0x13
 2101 0569 42525200 		.ascii	"BRR\000"
 2102 056d 03       		.byte	0x3
 2103 056e 4F03     		.2byte	0x34f
 2104 0570 59030000 		.4byte	0x359
 2105 0574 02       		.byte	0x2
 2106 0575 23       		.byte	0x23
 2107 0576 0C       		.uleb128 0xc
 2108 0577 12       		.uleb128 0x12
 2109 0578 89030000 		.4byte	.LASF62
 2110 057c 03       		.byte	0x3
 2111 057d 5003     		.2byte	0x350
 2112 057f 6E010000 		.4byte	0x16e
 2113 0583 02       		.byte	0x2
 2114 0584 23       		.byte	0x23
 2115 0585 0E       		.uleb128 0xe
 2116 0586 12       		.uleb128 0x12
 2117 0587 F8000000 		.4byte	.LASF84
 2118 058b 03       		.byte	0x3
 2119 058c 5103     		.2byte	0x351
 2120 058e 59030000 		.4byte	0x359
 2121 0592 02       		.byte	0x2
 2122 0593 23       		.byte	0x23
 2123 0594 10       		.uleb128 0x10
 2124 0595 12       		.uleb128 0x12
 2125 0596 93030000 		.4byte	.LASF53
 2126 059a 03       		.byte	0x3
 2127 059b 5203     		.2byte	0x352
 2128 059d 6E010000 		.4byte	0x16e
ARM GAS  /tmp/ccp2Jkfa.s 			page 61


 2129 05a1 02       		.byte	0x2
 2130 05a2 23       		.byte	0x23
 2131 05a3 12       		.uleb128 0x12
 2132 05a4 12       		.uleb128 0x12
 2133 05a5 3C020000 		.4byte	.LASF85
 2134 05a9 03       		.byte	0x3
 2135 05aa 5303     		.2byte	0x353
 2136 05ac 2F030000 		.4byte	0x32f
 2137 05b0 02       		.byte	0x2
 2138 05b1 23       		.byte	0x23
 2139 05b2 14       		.uleb128 0x14
 2140 05b3 13       		.uleb128 0x13
 2141 05b4 52515200 		.ascii	"RQR\000"
 2142 05b8 03       		.byte	0x3
 2143 05b9 5403     		.2byte	0x354
 2144 05bb 59030000 		.4byte	0x359
 2145 05bf 02       		.byte	0x2
 2146 05c0 23       		.byte	0x23
 2147 05c1 18       		.uleb128 0x18
 2148 05c2 12       		.uleb128 0x12
 2149 05c3 9D030000 		.4byte	.LASF55
 2150 05c7 03       		.byte	0x3
 2151 05c8 5503     		.2byte	0x355
 2152 05ca 6E010000 		.4byte	0x16e
 2153 05ce 02       		.byte	0x2
 2154 05cf 23       		.byte	0x23
 2155 05d0 1A       		.uleb128 0x1a
 2156 05d1 13       		.uleb128 0x13
 2157 05d2 49535200 		.ascii	"ISR\000"
 2158 05d6 03       		.byte	0x3
 2159 05d7 5603     		.2byte	0x356
 2160 05d9 2F030000 		.4byte	0x32f
 2161 05dd 02       		.byte	0x2
 2162 05de 23       		.byte	0x23
 2163 05df 1C       		.uleb128 0x1c
 2164 05e0 13       		.uleb128 0x13
 2165 05e1 49435200 		.ascii	"ICR\000"
 2166 05e5 03       		.byte	0x3
 2167 05e6 5703     		.2byte	0x357
 2168 05e8 2F030000 		.4byte	0x32f
 2169 05ec 02       		.byte	0x2
 2170 05ed 23       		.byte	0x23
 2171 05ee 20       		.uleb128 0x20
 2172 05ef 13       		.uleb128 0x13
 2173 05f0 52445200 		.ascii	"RDR\000"
 2174 05f4 03       		.byte	0x3
 2175 05f5 5803     		.2byte	0x358
 2176 05f7 59030000 		.4byte	0x359
 2177 05fb 02       		.byte	0x2
 2178 05fc 23       		.byte	0x23
 2179 05fd 24       		.uleb128 0x24
 2180 05fe 12       		.uleb128 0x12
 2181 05ff A7030000 		.4byte	.LASF56
 2182 0603 03       		.byte	0x3
 2183 0604 5903     		.2byte	0x359
 2184 0606 6E010000 		.4byte	0x16e
 2185 060a 02       		.byte	0x2
ARM GAS  /tmp/ccp2Jkfa.s 			page 62


 2186 060b 23       		.byte	0x23
 2187 060c 26       		.uleb128 0x26
 2188 060d 13       		.uleb128 0x13
 2189 060e 54445200 		.ascii	"TDR\000"
 2190 0612 03       		.byte	0x3
 2191 0613 5A03     		.2byte	0x35a
 2192 0615 59030000 		.4byte	0x359
 2193 0619 02       		.byte	0x2
 2194 061a 23       		.byte	0x23
 2195 061b 28       		.uleb128 0x28
 2196 061c 12       		.uleb128 0x12
 2197 061d B1030000 		.4byte	.LASF86
 2198 0621 03       		.byte	0x3
 2199 0622 5B03     		.2byte	0x35b
 2200 0624 6E010000 		.4byte	0x16e
 2201 0628 02       		.byte	0x2
 2202 0629 23       		.byte	0x23
 2203 062a 2A       		.uleb128 0x2a
 2204 062b 00       		.byte	0
 2205 062c 06       		.uleb128 0x6
 2206 062d CC010000 		.4byte	.LASF87
 2207 0631 03       		.byte	0x3
 2208 0632 5C03     		.2byte	0x35c
 2209 0634 32050000 		.4byte	0x532
 2210 0638 02       		.uleb128 0x2
 2211 0639 08       		.byte	0x8
 2212 063a 04       		.byte	0x4
 2213 063b 3B030000 		.4byte	.LASF88
 2214 063f 14       		.uleb128 0x14
 2215 0640 04       		.byte	0x4
 2216 0641 29000000 		.4byte	0x29
 2217 0645 14       		.uleb128 0x14
 2218 0646 04       		.byte	0x4
 2219 0647 4B060000 		.4byte	0x64b
 2220 064b 02       		.uleb128 0x2
 2221 064c 01       		.byte	0x1
 2222 064d 08       		.byte	0x8
 2223 064e FA010000 		.4byte	.LASF89
 2224 0652 15       		.uleb128 0x15
 2225 0653 2B010000 		.4byte	.LASF90
 2226 0657 01       		.byte	0x1
 2227 0658 2B03     		.2byte	0x32b
 2228 065a 01       		.byte	0x1
 2229 065b 00000000 		.4byte	.LFB11
 2230 065f 2C000000 		.4byte	.LFE11
 2231 0663 00000000 		.4byte	.LLST0
 2232 0667 01       		.byte	0x1
 2233 0668 7C060000 		.4byte	0x67c
 2234 066c 16       		.uleb128 0x16
 2235 066d 50030000 		.4byte	.LASF92
 2236 0671 01       		.byte	0x1
 2237 0672 2B03     		.2byte	0x32b
 2238 0674 14010000 		.4byte	0x114
 2239 0678 02       		.byte	0x2
 2240 0679 91       		.byte	0x91
 2241 067a 7F       		.sleb128 -1
 2242 067b 00       		.byte	0
ARM GAS  /tmp/ccp2Jkfa.s 			page 63


 2243 067c 15       		.uleb128 0x15
 2244 067d 73000000 		.4byte	.LASF91
 2245 0681 01       		.byte	0x1
 2246 0682 7C03     		.2byte	0x37c
 2247 0684 01       		.byte	0x1
 2248 0685 00000000 		.4byte	.LFB16
 2249 0689 EC000000 		.4byte	.LFE16
 2250 068d 20000000 		.4byte	.LLST1
 2251 0691 01       		.byte	0x1
 2252 0692 B5060000 		.4byte	0x6b5
 2253 0696 16       		.uleb128 0x16
 2254 0697 50030000 		.4byte	.LASF92
 2255 069b 01       		.byte	0x1
 2256 069c 7C03     		.2byte	0x37c
 2257 069e 14010000 		.4byte	0x114
 2258 06a2 02       		.byte	0x2
 2259 06a3 91       		.byte	0x91
 2260 06a4 6F       		.sleb128 -17
 2261 06a5 16       		.uleb128 0x16
 2262 06a6 FE030000 		.4byte	.LASF93
 2263 06aa 01       		.byte	0x1
 2264 06ab 7C03     		.2byte	0x37c
 2265 06ad 79010000 		.4byte	0x179
 2266 06b1 02       		.byte	0x2
 2267 06b2 91       		.byte	0x91
 2268 06b3 68       		.sleb128 -24
 2269 06b4 00       		.byte	0
 2270 06b5 17       		.uleb128 0x17
 2271 06b6 01       		.byte	0x1
 2272 06b7 4E020000 		.4byte	.LASF97
 2273 06bb 02       		.byte	0x2
 2274 06bc 51       		.byte	0x51
 2275 06bd 01       		.byte	0x1
 2276 06be 29000000 		.4byte	0x29
 2277 06c2 00000000 		.4byte	.LFB20
 2278 06c6 0C010000 		.4byte	.LFE20
 2279 06ca 4C000000 		.4byte	.LLST2
 2280 06ce 01       		.byte	0x1
 2281 06cf FE060000 		.4byte	0x6fe
 2282 06d3 18       		.uleb128 0x18
 2283 06d4 51010000 		.4byte	.LASF94
 2284 06d8 02       		.byte	0x2
 2285 06d9 51       		.byte	0x51
 2286 06da 29000000 		.4byte	0x29
 2287 06de 02       		.byte	0x2
 2288 06df 91       		.byte	0x91
 2289 06e0 77       		.sleb128 -9
 2290 06e1 19       		.uleb128 0x19
 2291 06e2 0E030000 		.4byte	.LASF95
 2292 06e6 02       		.byte	0x2
 2293 06e7 53       		.byte	0x53
 2294 06e8 67010000 		.4byte	0x167
 2295 06ec 02       		.byte	0x2
 2296 06ed 91       		.byte	0x91
 2297 06ee 7C       		.sleb128 -4
 2298 06ef 19       		.uleb128 0x19
 2299 06f0 C2010000 		.4byte	.LASF96
ARM GAS  /tmp/ccp2Jkfa.s 			page 64


 2300 06f4 02       		.byte	0x2
 2301 06f5 54       		.byte	0x54
 2302 06f6 67010000 		.4byte	0x167
 2303 06fa 02       		.byte	0x2
 2304 06fb 91       		.byte	0x91
 2305 06fc 78       		.sleb128 -8
 2306 06fd 00       		.byte	0
 2307 06fe 1A       		.uleb128 0x1a
 2308 06ff 01       		.byte	0x1
 2309 0700 8B020000 		.4byte	.LASF98
 2310 0704 02       		.byte	0x2
 2311 0705 87       		.byte	0x87
 2312 0706 01       		.byte	0x1
 2313 0707 29000000 		.4byte	0x29
 2314 070b 00000000 		.4byte	.LFB21
 2315 070f 60000000 		.4byte	.LFE21
 2316 0713 6C000000 		.4byte	.LLST3
 2317 0717 01       		.byte	0x1
 2318 0718 47070000 		.4byte	0x747
 2319 071c 18       		.uleb128 0x18
 2320 071d 2D060000 		.4byte	.LASF99
 2321 0721 02       		.byte	0x2
 2322 0722 87       		.byte	0x87
 2323 0723 3F060000 		.4byte	0x63f
 2324 0727 02       		.byte	0x2
 2325 0728 91       		.byte	0x91
 2326 0729 6C       		.sleb128 -20
 2327 072a 18       		.uleb128 0x18
 2328 072b C2020000 		.4byte	.LASF100
 2329 072f 02       		.byte	0x2
 2330 0730 87       		.byte	0x87
 2331 0731 32010000 		.4byte	0x132
 2332 0735 02       		.byte	0x2
 2333 0736 91       		.byte	0x91
 2334 0737 6A       		.sleb128 -22
 2335 0738 1B       		.uleb128 0x1b
 2336 0739 6C656E00 		.ascii	"len\000"
 2337 073d 02       		.byte	0x2
 2338 073e 89       		.byte	0x89
 2339 073f 67010000 		.4byte	0x167
 2340 0743 02       		.byte	0x2
 2341 0744 91       		.byte	0x91
 2342 0745 74       		.sleb128 -12
 2343 0746 00       		.byte	0
 2344 0747 1C       		.uleb128 0x1c
 2345 0748 01       		.byte	0x1
 2346 0749 55030000 		.4byte	.LASF102
 2347 074d 02       		.byte	0x2
 2348 074e 9B       		.byte	0x9b
 2349 074f 01       		.byte	0x1
 2350 0750 00000000 		.4byte	.LFB22
 2351 0754 18010000 		.4byte	.LFE22
 2352 0758 98000000 		.4byte	.LLST4
 2353 075c 01       		.byte	0x1
 2354 075d 70070000 		.4byte	0x770
 2355 0761 19       		.uleb128 0x19
 2356 0762 B4000000 		.4byte	.LASF101
ARM GAS  /tmp/ccp2Jkfa.s 			page 65


 2357 0766 02       		.byte	0x2
 2358 0767 9D       		.byte	0x9d
 2359 0768 29000000 		.4byte	0x29
 2360 076c 02       		.byte	0x2
 2361 076d 91       		.byte	0x91
 2362 076e 7F       		.sleb128 -1
 2363 076f 00       		.byte	0
 2364 0770 1C       		.uleb128 0x1c
 2365 0771 01       		.byte	0x1
 2366 0772 46060000 		.4byte	.LASF103
 2367 0776 02       		.byte	0x2
 2368 0777 D8       		.byte	0xd8
 2369 0778 01       		.byte	0x1
 2370 0779 00000000 		.4byte	.LFB23
 2371 077d C4000000 		.4byte	.LFE23
 2372 0781 B8000000 		.4byte	.LLST5
 2373 0785 01       		.byte	0x1
 2374 0786 99070000 		.4byte	0x799
 2375 078a 19       		.uleb128 0x19
 2376 078b B4000000 		.4byte	.LASF101
 2377 078f 02       		.byte	0x2
 2378 0790 DA       		.byte	0xda
 2379 0791 29000000 		.4byte	0x29
 2380 0795 02       		.byte	0x2
 2381 0796 91       		.byte	0x91
 2382 0797 7F       		.sleb128 -1
 2383 0798 00       		.byte	0
 2384 0799 1D       		.uleb128 0x1d
 2385 079a 01       		.byte	0x1
 2386 079b 49050000 		.4byte	.LASF104
 2387 079f 02       		.byte	0x2
 2388 07a0 0901     		.2byte	0x109
 2389 07a2 01       		.byte	0x1
 2390 07a3 00000000 		.4byte	.LFB24
 2391 07a7 2C000000 		.4byte	.LFE24
 2392 07ab D8000000 		.4byte	.LLST6
 2393 07af 01       		.byte	0x1
 2394 07b0 D1070000 		.4byte	0x7d1
 2395 07b4 16       		.uleb128 0x16
 2396 07b5 FD000000 		.4byte	.LASF105
 2397 07b9 02       		.byte	0x2
 2398 07ba 0901     		.2byte	0x109
 2399 07bc 45060000 		.4byte	0x645
 2400 07c0 02       		.byte	0x2
 2401 07c1 91       		.byte	0x91
 2402 07c2 6C       		.sleb128 -20
 2403 07c3 1E       		.uleb128 0x1e
 2404 07c4 6900     		.ascii	"i\000"
 2405 07c6 02       		.byte	0x2
 2406 07c7 0B01     		.2byte	0x10b
 2407 07c9 29000000 		.4byte	0x29
 2408 07cd 02       		.byte	0x2
 2409 07ce 91       		.byte	0x91
 2410 07cf 77       		.sleb128 -9
 2411 07d0 00       		.byte	0
 2412 07d1 1D       		.uleb128 0x1d
 2413 07d2 01       		.byte	0x1
ARM GAS  /tmp/ccp2Jkfa.s 			page 66


 2414 07d3 FB020000 		.4byte	.LASF106
 2415 07d7 02       		.byte	0x2
 2416 07d8 1101     		.2byte	0x111
 2417 07da 01       		.byte	0x1
 2418 07db 00000000 		.4byte	.LFB25
 2419 07df 60000000 		.4byte	.LFE25
 2420 07e3 04010000 		.4byte	.LLST7
 2421 07e7 01       		.byte	0x1
 2422 07e8 0B080000 		.4byte	0x80b
 2423 07ec 16       		.uleb128 0x16
 2424 07ed FD000000 		.4byte	.LASF105
 2425 07f1 02       		.byte	0x2
 2426 07f2 1101     		.2byte	0x111
 2427 07f4 3F060000 		.4byte	0x63f
 2428 07f8 02       		.byte	0x2
 2429 07f9 91       		.byte	0x91
 2430 07fa 74       		.sleb128 -12
 2431 07fb 16       		.uleb128 0x16
 2432 07fc BD020000 		.4byte	.LASF107
 2433 0800 02       		.byte	0x2
 2434 0801 1101     		.2byte	0x111
 2435 0803 29000000 		.4byte	0x29
 2436 0807 02       		.byte	0x2
 2437 0808 91       		.byte	0x91
 2438 0809 73       		.sleb128 -13
 2439 080a 00       		.byte	0
 2440 080b 1D       		.uleb128 0x1d
 2441 080c 01       		.byte	0x1
 2442 080d 17030000 		.4byte	.LASF108
 2443 0811 02       		.byte	0x2
 2444 0812 1B01     		.2byte	0x11b
 2445 0814 01       		.byte	0x1
 2446 0815 00000000 		.4byte	.LFB26
 2447 0819 1E000000 		.4byte	.LFE26
 2448 081d 30010000 		.4byte	.LLST8
 2449 0821 01       		.byte	0x1
 2450 0822 36080000 		.4byte	0x836
 2451 0826 16       		.uleb128 0x16
 2452 0827 C6040000 		.4byte	.LASF109
 2453 082b 02       		.byte	0x2
 2454 082c 1B01     		.2byte	0x11b
 2455 082e 29000000 		.4byte	0x29
 2456 0832 02       		.byte	0x2
 2457 0833 91       		.byte	0x91
 2458 0834 77       		.sleb128 -9
 2459 0835 00       		.byte	0
 2460 0836 1F       		.uleb128 0x1f
 2461 0837 01       		.byte	0x1
 2462 0838 4F000000 		.4byte	.LASF110
 2463 083c 02       		.byte	0x2
 2464 083d 2001     		.2byte	0x120
 2465 083f 01       		.byte	0x1
 2466 0840 29000000 		.4byte	0x29
 2467 0844 00000000 		.4byte	.LFB27
 2468 0848 60000000 		.4byte	.LFE27
 2469 084c 5C010000 		.4byte	.LLST9
 2470 0850 01       		.byte	0x1
ARM GAS  /tmp/ccp2Jkfa.s 			page 67


 2471 0851 83080000 		.4byte	0x883
 2472 0855 16       		.uleb128 0x16
 2473 0856 2D060000 		.4byte	.LASF99
 2474 085a 02       		.byte	0x2
 2475 085b 2001     		.2byte	0x120
 2476 085d 3F060000 		.4byte	0x63f
 2477 0861 02       		.byte	0x2
 2478 0862 91       		.byte	0x91
 2479 0863 6C       		.sleb128 -20
 2480 0864 16       		.uleb128 0x16
 2481 0865 C2020000 		.4byte	.LASF100
 2482 0869 02       		.byte	0x2
 2483 086a 2001     		.2byte	0x120
 2484 086c 32010000 		.4byte	0x132
 2485 0870 02       		.byte	0x2
 2486 0871 91       		.byte	0x91
 2487 0872 6A       		.sleb128 -22
 2488 0873 1E       		.uleb128 0x1e
 2489 0874 6C656E00 		.ascii	"len\000"
 2490 0878 02       		.byte	0x2
 2491 0879 2201     		.2byte	0x122
 2492 087b 67010000 		.4byte	0x167
 2493 087f 02       		.byte	0x2
 2494 0880 91       		.byte	0x91
 2495 0881 74       		.sleb128 -12
 2496 0882 00       		.byte	0
 2497 0883 1D       		.uleb128 0x1d
 2498 0884 01       		.byte	0x1
 2499 0885 30030000 		.4byte	.LASF111
 2500 0889 02       		.byte	0x2
 2501 088a 3401     		.2byte	0x134
 2502 088c 01       		.byte	0x1
 2503 088d 00000000 		.4byte	.LFB28
 2504 0891 2C000000 		.4byte	.LFE28
 2505 0895 88010000 		.4byte	.LLST10
 2506 0899 01       		.byte	0x1
 2507 089a BB080000 		.4byte	0x8bb
 2508 089e 16       		.uleb128 0x16
 2509 089f FD000000 		.4byte	.LASF105
 2510 08a3 02       		.byte	0x2
 2511 08a4 3401     		.2byte	0x134
 2512 08a6 45060000 		.4byte	0x645
 2513 08aa 02       		.byte	0x2
 2514 08ab 91       		.byte	0x91
 2515 08ac 6C       		.sleb128 -20
 2516 08ad 1E       		.uleb128 0x1e
 2517 08ae 6900     		.ascii	"i\000"
 2518 08b0 02       		.byte	0x2
 2519 08b1 3601     		.2byte	0x136
 2520 08b3 29000000 		.4byte	0x29
 2521 08b7 02       		.byte	0x2
 2522 08b8 91       		.byte	0x91
 2523 08b9 77       		.sleb128 -9
 2524 08ba 00       		.byte	0
 2525 08bb 1D       		.uleb128 0x1d
 2526 08bc 01       		.byte	0x1
 2527 08bd 60000000 		.4byte	.LASF112
ARM GAS  /tmp/ccp2Jkfa.s 			page 68


 2528 08c1 02       		.byte	0x2
 2529 08c2 3C01     		.2byte	0x13c
 2530 08c4 01       		.byte	0x1
 2531 08c5 00000000 		.4byte	.LFB29
 2532 08c9 60000000 		.4byte	.LFE29
 2533 08cd B4010000 		.4byte	.LLST11
 2534 08d1 01       		.byte	0x1
 2535 08d2 F5080000 		.4byte	0x8f5
 2536 08d6 16       		.uleb128 0x16
 2537 08d7 FD000000 		.4byte	.LASF105
 2538 08db 02       		.byte	0x2
 2539 08dc 3C01     		.2byte	0x13c
 2540 08de 3F060000 		.4byte	0x63f
 2541 08e2 02       		.byte	0x2
 2542 08e3 91       		.byte	0x91
 2543 08e4 74       		.sleb128 -12
 2544 08e5 16       		.uleb128 0x16
 2545 08e6 BD020000 		.4byte	.LASF107
 2546 08ea 02       		.byte	0x2
 2547 08eb 3C01     		.2byte	0x13c
 2548 08ed 29000000 		.4byte	0x29
 2549 08f1 02       		.byte	0x2
 2550 08f2 91       		.byte	0x91
 2551 08f3 73       		.sleb128 -13
 2552 08f4 00       		.byte	0
 2553 08f5 1D       		.uleb128 0x1d
 2554 08f6 01       		.byte	0x1
 2555 08f7 53040000 		.4byte	.LASF113
 2556 08fb 02       		.byte	0x2
 2557 08fc 4601     		.2byte	0x146
 2558 08fe 01       		.byte	0x1
 2559 08ff 00000000 		.4byte	.LFB30
 2560 0903 1E000000 		.4byte	.LFE30
 2561 0907 E0010000 		.4byte	.LLST12
 2562 090b 01       		.byte	0x1
 2563 090c 20090000 		.4byte	0x920
 2564 0910 16       		.uleb128 0x16
 2565 0911 C6040000 		.4byte	.LASF109
 2566 0915 02       		.byte	0x2
 2567 0916 4601     		.2byte	0x146
 2568 0918 29000000 		.4byte	0x29
 2569 091c 02       		.byte	0x2
 2570 091d 91       		.byte	0x91
 2571 091e 77       		.sleb128 -9
 2572 091f 00       		.byte	0
 2573 0920 1D       		.uleb128 0x1d
 2574 0921 01       		.byte	0x1
 2575 0922 6C010000 		.4byte	.LASF114
 2576 0926 02       		.byte	0x2
 2577 0927 4C01     		.2byte	0x14c
 2578 0929 01       		.byte	0x1
 2579 092a 00000000 		.4byte	.LFB31
 2580 092e 98000000 		.4byte	.LFE31
 2581 0932 0C020000 		.4byte	.LLST13
 2582 0936 01       		.byte	0x1
 2583 0937 4B090000 		.4byte	0x94b
 2584 093b 20       		.uleb128 0x20
ARM GAS  /tmp/ccp2Jkfa.s 			page 69


 2585 093c 38000000 		.4byte	.LASF115
 2586 0940 02       		.byte	0x2
 2587 0941 4E01     		.2byte	0x14e
 2588 0943 67010000 		.4byte	0x167
 2589 0947 02       		.byte	0x2
 2590 0948 91       		.byte	0x91
 2591 0949 74       		.sleb128 -12
 2592 094a 00       		.byte	0
 2593 094b 1D       		.uleb128 0x1d
 2594 094c 01       		.byte	0x1
 2595 094d 5A010000 		.4byte	.LASF116
 2596 0951 02       		.byte	0x2
 2597 0952 6301     		.2byte	0x163
 2598 0954 01       		.byte	0x1
 2599 0955 00000000 		.4byte	.LFB32
 2600 0959 6C000000 		.4byte	.LFE32
 2601 095d 38020000 		.4byte	.LLST14
 2602 0961 01       		.byte	0x1
 2603 0962 73090000 		.4byte	0x973
 2604 0966 21       		.uleb128 0x21
 2605 0967 38000000 		.4byte	.LASF115
 2606 096b 02       		.byte	0x2
 2607 096c 6501     		.2byte	0x165
 2608 096e 67010000 		.4byte	0x167
 2609 0972 00       		.byte	0
 2610 0973 22       		.uleb128 0x22
 2611 0974 77020000 		.4byte	.LASF117
 2612 0978 02       		.byte	0x2
 2613 0979 27       		.byte	0x27
 2614 097a 80090000 		.4byte	0x980
 2615 097e 01       		.byte	0x1
 2616 097f 01       		.byte	0x1
 2617 0980 0E       		.uleb128 0xe
 2618 0981 29000000 		.4byte	0x29
 2619 0985 22       		.uleb128 0x22
 2620 0986 DA010000 		.4byte	.LASF118
 2621 098a 02       		.byte	0x2
 2622 098b 29       		.byte	0x29
 2623 098c 80090000 		.4byte	0x980
 2624 0990 01       		.byte	0x1
 2625 0991 01       		.byte	0x1
 2626 0992 0C       		.uleb128 0xc
 2627 0993 29000000 		.4byte	0x29
 2628 0997 9D090000 		.4byte	0x99d
 2629 099b 23       		.uleb128 0x23
 2630 099c 00       		.byte	0
 2631 099d 22       		.uleb128 0x22
 2632 099e 46020000 		.4byte	.LASF119
 2633 09a2 02       		.byte	0x2
 2634 09a3 35       		.byte	0x35
 2635 09a4 AA090000 		.4byte	0x9aa
 2636 09a8 01       		.byte	0x1
 2637 09a9 01       		.byte	0x1
 2638 09aa 0E       		.uleb128 0xe
 2639 09ab 92090000 		.4byte	0x992
 2640 09af 22       		.uleb128 0x22
 2641 09b0 29020000 		.4byte	.LASF120
ARM GAS  /tmp/ccp2Jkfa.s 			page 70


 2642 09b4 02       		.byte	0x2
 2643 09b5 36       		.byte	0x36
 2644 09b6 BC090000 		.4byte	0x9bc
 2645 09ba 01       		.byte	0x1
 2646 09bb 01       		.byte	0x1
 2647 09bc 0E       		.uleb128 0xe
 2648 09bd 92090000 		.4byte	0x992
 2649 09c1 22       		.uleb128 0x22
 2650 09c2 C4000000 		.4byte	.LASF121
 2651 09c6 02       		.byte	0x2
 2652 09c7 38       		.byte	0x38
 2653 09c8 CE090000 		.4byte	0x9ce
 2654 09cc 01       		.byte	0x1
 2655 09cd 01       		.byte	0x1
 2656 09ce 0E       		.uleb128 0xe
 2657 09cf 92090000 		.4byte	0x992
 2658 09d3 22       		.uleb128 0x22
 2659 09d4 A1000000 		.4byte	.LASF122
 2660 09d8 02       		.byte	0x2
 2661 09d9 39       		.byte	0x39
 2662 09da E0090000 		.4byte	0x9e0
 2663 09de 01       		.byte	0x1
 2664 09df 01       		.byte	0x1
 2665 09e0 0E       		.uleb128 0xe
 2666 09e1 92090000 		.4byte	0x992
 2667 09e5 24       		.uleb128 0x24
 2668 09e6 BA000000 		.4byte	.LASF123
 2669 09ea 02       		.byte	0x2
 2670 09eb 3C       		.byte	0x3c
 2671 09ec F7090000 		.4byte	0x9f7
 2672 09f0 01       		.byte	0x1
 2673 09f1 05       		.byte	0x5
 2674 09f2 03       		.byte	0x3
 2675 09f3 00000000 		.4byte	ptx1
 2676 09f7 14       		.uleb128 0x14
 2677 09f8 04       		.byte	0x4
 2678 09f9 80090000 		.4byte	0x980
 2679 09fd 24       		.uleb128 0x24
 2680 09fe EE030000 		.4byte	.LASF124
 2681 0a02 02       		.byte	0x2
 2682 0a03 3D       		.byte	0x3d
 2683 0a04 F7090000 		.4byte	0x9f7
 2684 0a08 01       		.byte	0x1
 2685 0a09 05       		.byte	0x5
 2686 0a0a 03       		.byte	0x3
 2687 0a0b 00000000 		.4byte	ptx1_pckt_index
 2688 0a0f 24       		.uleb128 0x24
 2689 0a10 9F010000 		.4byte	.LASF125
 2690 0a14 02       		.byte	0x2
 2691 0a15 3E       		.byte	0x3e
 2692 0a16 F7090000 		.4byte	0x9f7
 2693 0a1a 01       		.byte	0x1
 2694 0a1b 05       		.byte	0x5
 2695 0a1c 03       		.byte	0x3
 2696 0a1d 00000000 		.4byte	prx1
 2697 0a21 24       		.uleb128 0x24
 2698 0a22 BF000000 		.4byte	.LASF126
ARM GAS  /tmp/ccp2Jkfa.s 			page 71


 2699 0a26 02       		.byte	0x2
 2700 0a27 40       		.byte	0x40
 2701 0a28 F7090000 		.4byte	0x9f7
 2702 0a2c 01       		.byte	0x1
 2703 0a2d 05       		.byte	0x5
 2704 0a2e 03       		.byte	0x3
 2705 0a2f 00000000 		.4byte	ptx2
 2706 0a33 24       		.uleb128 0x24
 2707 0a34 1B000000 		.4byte	.LASF127
 2708 0a38 02       		.byte	0x2
 2709 0a39 41       		.byte	0x41
 2710 0a3a F7090000 		.4byte	0x9f7
 2711 0a3e 01       		.byte	0x1
 2712 0a3f 05       		.byte	0x5
 2713 0a40 03       		.byte	0x3
 2714 0a41 00000000 		.4byte	ptx2_pckt_index
 2715 0a45 24       		.uleb128 0x24
 2716 0a46 41020000 		.4byte	.LASF128
 2717 0a4a 02       		.byte	0x2
 2718 0a4b 42       		.byte	0x42
 2719 0a4c F7090000 		.4byte	0x9f7
 2720 0a50 01       		.byte	0x1
 2721 0a51 05       		.byte	0x5
 2722 0a52 03       		.byte	0x3
 2723 0a53 00000000 		.4byte	prx2
 2724 0a57 24       		.uleb128 0x24
 2725 0a58 67030000 		.4byte	.LASF129
 2726 0a5c 02       		.byte	0x2
 2727 0a5d 44       		.byte	0x44
 2728 0a5e 80090000 		.4byte	0x980
 2729 0a62 01       		.byte	0x1
 2730 0a63 05       		.byte	0x5
 2731 0a64 03       		.byte	0x3
 2732 0a65 00000000 		.4byte	pckt_gps_ready
 2733 0a69 24       		.uleb128 0x24
 2734 0a6a 71040000 		.4byte	.LASF130
 2735 0a6e 02       		.byte	0x2
 2736 0a6f 45       		.byte	0x45
 2737 0a70 80090000 		.4byte	0x980
 2738 0a74 01       		.byte	0x1
 2739 0a75 05       		.byte	0x5
 2740 0a76 03       		.byte	0x3
 2741 0a77 00000000 		.4byte	usart_mode
 2742 0a7b 00       		.byte	0
 2743              		.section	.debug_abbrev,"",%progbits
 2744              	.Ldebug_abbrev0:
 2745 0000 01       		.uleb128 0x1
 2746 0001 11       		.uleb128 0x11
 2747 0002 01       		.byte	0x1
 2748 0003 25       		.uleb128 0x25
 2749 0004 0E       		.uleb128 0xe
 2750 0005 13       		.uleb128 0x13
 2751 0006 0B       		.uleb128 0xb
 2752 0007 03       		.uleb128 0x3
 2753 0008 0E       		.uleb128 0xe
 2754 0009 1B       		.uleb128 0x1b
 2755 000a 0E       		.uleb128 0xe
ARM GAS  /tmp/ccp2Jkfa.s 			page 72


 2756 000b 55       		.uleb128 0x55
 2757 000c 06       		.uleb128 0x6
 2758 000d 11       		.uleb128 0x11
 2759 000e 01       		.uleb128 0x1
 2760 000f 52       		.uleb128 0x52
 2761 0010 01       		.uleb128 0x1
 2762 0011 10       		.uleb128 0x10
 2763 0012 06       		.uleb128 0x6
 2764 0013 00       		.byte	0
 2765 0014 00       		.byte	0
 2766 0015 02       		.uleb128 0x2
 2767 0016 24       		.uleb128 0x24
 2768 0017 00       		.byte	0
 2769 0018 0B       		.uleb128 0xb
 2770 0019 0B       		.uleb128 0xb
 2771 001a 3E       		.uleb128 0x3e
 2772 001b 0B       		.uleb128 0xb
 2773 001c 03       		.uleb128 0x3
 2774 001d 0E       		.uleb128 0xe
 2775 001e 00       		.byte	0
 2776 001f 00       		.byte	0
 2777 0020 03       		.uleb128 0x3
 2778 0021 04       		.uleb128 0x4
 2779 0022 01       		.byte	0x1
 2780 0023 03       		.uleb128 0x3
 2781 0024 0E       		.uleb128 0xe
 2782 0025 0B       		.uleb128 0xb
 2783 0026 0B       		.uleb128 0xb
 2784 0027 49       		.uleb128 0x49
 2785 0028 13       		.uleb128 0x13
 2786 0029 3A       		.uleb128 0x3a
 2787 002a 0B       		.uleb128 0xb
 2788 002b 3B       		.uleb128 0x3b
 2789 002c 0B       		.uleb128 0xb
 2790 002d 01       		.uleb128 0x1
 2791 002e 13       		.uleb128 0x13
 2792 002f 00       		.byte	0
 2793 0030 00       		.byte	0
 2794 0031 04       		.uleb128 0x4
 2795 0032 28       		.uleb128 0x28
 2796 0033 00       		.byte	0
 2797 0034 03       		.uleb128 0x3
 2798 0035 0E       		.uleb128 0xe
 2799 0036 1C       		.uleb128 0x1c
 2800 0037 0D       		.uleb128 0xd
 2801 0038 00       		.byte	0
 2802 0039 00       		.byte	0
 2803 003a 05       		.uleb128 0x5
 2804 003b 28       		.uleb128 0x28
 2805 003c 00       		.byte	0
 2806 003d 03       		.uleb128 0x3
 2807 003e 0E       		.uleb128 0xe
 2808 003f 1C       		.uleb128 0x1c
 2809 0040 0B       		.uleb128 0xb
 2810 0041 00       		.byte	0
 2811 0042 00       		.byte	0
 2812 0043 06       		.uleb128 0x6
ARM GAS  /tmp/ccp2Jkfa.s 			page 73


 2813 0044 16       		.uleb128 0x16
 2814 0045 00       		.byte	0
 2815 0046 03       		.uleb128 0x3
 2816 0047 0E       		.uleb128 0xe
 2817 0048 3A       		.uleb128 0x3a
 2818 0049 0B       		.uleb128 0xb
 2819 004a 3B       		.uleb128 0x3b
 2820 004b 05       		.uleb128 0x5
 2821 004c 49       		.uleb128 0x49
 2822 004d 13       		.uleb128 0x13
 2823 004e 00       		.byte	0
 2824 004f 00       		.byte	0
 2825 0050 07       		.uleb128 0x7
 2826 0051 16       		.uleb128 0x16
 2827 0052 00       		.byte	0
 2828 0053 03       		.uleb128 0x3
 2829 0054 0E       		.uleb128 0xe
 2830 0055 3A       		.uleb128 0x3a
 2831 0056 0B       		.uleb128 0xb
 2832 0057 3B       		.uleb128 0x3b
 2833 0058 0B       		.uleb128 0xb
 2834 0059 49       		.uleb128 0x49
 2835 005a 13       		.uleb128 0x13
 2836 005b 00       		.byte	0
 2837 005c 00       		.byte	0
 2838 005d 08       		.uleb128 0x8
 2839 005e 24       		.uleb128 0x24
 2840 005f 00       		.byte	0
 2841 0060 0B       		.uleb128 0xb
 2842 0061 0B       		.uleb128 0xb
 2843 0062 3E       		.uleb128 0x3e
 2844 0063 0B       		.uleb128 0xb
 2845 0064 03       		.uleb128 0x3
 2846 0065 08       		.uleb128 0x8
 2847 0066 00       		.byte	0
 2848 0067 00       		.byte	0
 2849 0068 09       		.uleb128 0x9
 2850 0069 13       		.uleb128 0x13
 2851 006a 01       		.byte	0x1
 2852 006b 0B       		.uleb128 0xb
 2853 006c 05       		.uleb128 0x5
 2854 006d 3A       		.uleb128 0x3a
 2855 006e 0B       		.uleb128 0xb
 2856 006f 3B       		.uleb128 0x3b
 2857 0070 0B       		.uleb128 0xb
 2858 0071 01       		.uleb128 0x1
 2859 0072 13       		.uleb128 0x13
 2860 0073 00       		.byte	0
 2861 0074 00       		.byte	0
 2862 0075 0A       		.uleb128 0xa
 2863 0076 0D       		.uleb128 0xd
 2864 0077 00       		.byte	0
 2865 0078 03       		.uleb128 0x3
 2866 0079 0E       		.uleb128 0xe
 2867 007a 3A       		.uleb128 0x3a
 2868 007b 0B       		.uleb128 0xb
 2869 007c 3B       		.uleb128 0x3b
ARM GAS  /tmp/ccp2Jkfa.s 			page 74


 2870 007d 0B       		.uleb128 0xb
 2871 007e 49       		.uleb128 0x49
 2872 007f 13       		.uleb128 0x13
 2873 0080 38       		.uleb128 0x38
 2874 0081 0A       		.uleb128 0xa
 2875 0082 00       		.byte	0
 2876 0083 00       		.byte	0
 2877 0084 0B       		.uleb128 0xb
 2878 0085 0D       		.uleb128 0xd
 2879 0086 00       		.byte	0
 2880 0087 03       		.uleb128 0x3
 2881 0088 08       		.uleb128 0x8
 2882 0089 3A       		.uleb128 0x3a
 2883 008a 0B       		.uleb128 0xb
 2884 008b 3B       		.uleb128 0x3b
 2885 008c 0B       		.uleb128 0xb
 2886 008d 49       		.uleb128 0x49
 2887 008e 13       		.uleb128 0x13
 2888 008f 38       		.uleb128 0x38
 2889 0090 0A       		.uleb128 0xa
 2890 0091 00       		.byte	0
 2891 0092 00       		.byte	0
 2892 0093 0C       		.uleb128 0xc
 2893 0094 01       		.uleb128 0x1
 2894 0095 01       		.byte	0x1
 2895 0096 49       		.uleb128 0x49
 2896 0097 13       		.uleb128 0x13
 2897 0098 01       		.uleb128 0x1
 2898 0099 13       		.uleb128 0x13
 2899 009a 00       		.byte	0
 2900 009b 00       		.byte	0
 2901 009c 0D       		.uleb128 0xd
 2902 009d 21       		.uleb128 0x21
 2903 009e 00       		.byte	0
 2904 009f 49       		.uleb128 0x49
 2905 00a0 13       		.uleb128 0x13
 2906 00a1 2F       		.uleb128 0x2f
 2907 00a2 0B       		.uleb128 0xb
 2908 00a3 00       		.byte	0
 2909 00a4 00       		.byte	0
 2910 00a5 0E       		.uleb128 0xe
 2911 00a6 35       		.uleb128 0x35
 2912 00a7 00       		.byte	0
 2913 00a8 49       		.uleb128 0x49
 2914 00a9 13       		.uleb128 0x13
 2915 00aa 00       		.byte	0
 2916 00ab 00       		.byte	0
 2917 00ac 0F       		.uleb128 0xf
 2918 00ad 13       		.uleb128 0x13
 2919 00ae 01       		.byte	0x1
 2920 00af 0B       		.uleb128 0xb
 2921 00b0 0B       		.uleb128 0xb
 2922 00b1 3A       		.uleb128 0x3a
 2923 00b2 0B       		.uleb128 0xb
 2924 00b3 3B       		.uleb128 0x3b
 2925 00b4 0B       		.uleb128 0xb
 2926 00b5 01       		.uleb128 0x1
ARM GAS  /tmp/ccp2Jkfa.s 			page 75


 2927 00b6 13       		.uleb128 0x13
 2928 00b7 00       		.byte	0
 2929 00b8 00       		.byte	0
 2930 00b9 10       		.uleb128 0x10
 2931 00ba 26       		.uleb128 0x26
 2932 00bb 00       		.byte	0
 2933 00bc 49       		.uleb128 0x49
 2934 00bd 13       		.uleb128 0x13
 2935 00be 00       		.byte	0
 2936 00bf 00       		.byte	0
 2937 00c0 11       		.uleb128 0x11
 2938 00c1 13       		.uleb128 0x13
 2939 00c2 01       		.byte	0x1
 2940 00c3 0B       		.uleb128 0xb
 2941 00c4 0B       		.uleb128 0xb
 2942 00c5 3A       		.uleb128 0x3a
 2943 00c6 0B       		.uleb128 0xb
 2944 00c7 3B       		.uleb128 0x3b
 2945 00c8 05       		.uleb128 0x5
 2946 00c9 01       		.uleb128 0x1
 2947 00ca 13       		.uleb128 0x13
 2948 00cb 00       		.byte	0
 2949 00cc 00       		.byte	0
 2950 00cd 12       		.uleb128 0x12
 2951 00ce 0D       		.uleb128 0xd
 2952 00cf 00       		.byte	0
 2953 00d0 03       		.uleb128 0x3
 2954 00d1 0E       		.uleb128 0xe
 2955 00d2 3A       		.uleb128 0x3a
 2956 00d3 0B       		.uleb128 0xb
 2957 00d4 3B       		.uleb128 0x3b
 2958 00d5 05       		.uleb128 0x5
 2959 00d6 49       		.uleb128 0x49
 2960 00d7 13       		.uleb128 0x13
 2961 00d8 38       		.uleb128 0x38
 2962 00d9 0A       		.uleb128 0xa
 2963 00da 00       		.byte	0
 2964 00db 00       		.byte	0
 2965 00dc 13       		.uleb128 0x13
 2966 00dd 0D       		.uleb128 0xd
 2967 00de 00       		.byte	0
 2968 00df 03       		.uleb128 0x3
 2969 00e0 08       		.uleb128 0x8
 2970 00e1 3A       		.uleb128 0x3a
 2971 00e2 0B       		.uleb128 0xb
 2972 00e3 3B       		.uleb128 0x3b
 2973 00e4 05       		.uleb128 0x5
 2974 00e5 49       		.uleb128 0x49
 2975 00e6 13       		.uleb128 0x13
 2976 00e7 38       		.uleb128 0x38
 2977 00e8 0A       		.uleb128 0xa
 2978 00e9 00       		.byte	0
 2979 00ea 00       		.byte	0
 2980 00eb 14       		.uleb128 0x14
 2981 00ec 0F       		.uleb128 0xf
 2982 00ed 00       		.byte	0
 2983 00ee 0B       		.uleb128 0xb
ARM GAS  /tmp/ccp2Jkfa.s 			page 76


 2984 00ef 0B       		.uleb128 0xb
 2985 00f0 49       		.uleb128 0x49
 2986 00f1 13       		.uleb128 0x13
 2987 00f2 00       		.byte	0
 2988 00f3 00       		.byte	0
 2989 00f4 15       		.uleb128 0x15
 2990 00f5 2E       		.uleb128 0x2e
 2991 00f6 01       		.byte	0x1
 2992 00f7 03       		.uleb128 0x3
 2993 00f8 0E       		.uleb128 0xe
 2994 00f9 3A       		.uleb128 0x3a
 2995 00fa 0B       		.uleb128 0xb
 2996 00fb 3B       		.uleb128 0x3b
 2997 00fc 05       		.uleb128 0x5
 2998 00fd 27       		.uleb128 0x27
 2999 00fe 0C       		.uleb128 0xc
 3000 00ff 11       		.uleb128 0x11
 3001 0100 01       		.uleb128 0x1
 3002 0101 12       		.uleb128 0x12
 3003 0102 01       		.uleb128 0x1
 3004 0103 40       		.uleb128 0x40
 3005 0104 06       		.uleb128 0x6
 3006 0105 9742     		.uleb128 0x2117
 3007 0107 0C       		.uleb128 0xc
 3008 0108 01       		.uleb128 0x1
 3009 0109 13       		.uleb128 0x13
 3010 010a 00       		.byte	0
 3011 010b 00       		.byte	0
 3012 010c 16       		.uleb128 0x16
 3013 010d 05       		.uleb128 0x5
 3014 010e 00       		.byte	0
 3015 010f 03       		.uleb128 0x3
 3016 0110 0E       		.uleb128 0xe
 3017 0111 3A       		.uleb128 0x3a
 3018 0112 0B       		.uleb128 0xb
 3019 0113 3B       		.uleb128 0x3b
 3020 0114 05       		.uleb128 0x5
 3021 0115 49       		.uleb128 0x49
 3022 0116 13       		.uleb128 0x13
 3023 0117 02       		.uleb128 0x2
 3024 0118 0A       		.uleb128 0xa
 3025 0119 00       		.byte	0
 3026 011a 00       		.byte	0
 3027 011b 17       		.uleb128 0x17
 3028 011c 2E       		.uleb128 0x2e
 3029 011d 01       		.byte	0x1
 3030 011e 3F       		.uleb128 0x3f
 3031 011f 0C       		.uleb128 0xc
 3032 0120 03       		.uleb128 0x3
 3033 0121 0E       		.uleb128 0xe
 3034 0122 3A       		.uleb128 0x3a
 3035 0123 0B       		.uleb128 0xb
 3036 0124 3B       		.uleb128 0x3b
 3037 0125 0B       		.uleb128 0xb
 3038 0126 27       		.uleb128 0x27
 3039 0127 0C       		.uleb128 0xc
 3040 0128 49       		.uleb128 0x49
ARM GAS  /tmp/ccp2Jkfa.s 			page 77


 3041 0129 13       		.uleb128 0x13
 3042 012a 11       		.uleb128 0x11
 3043 012b 01       		.uleb128 0x1
 3044 012c 12       		.uleb128 0x12
 3045 012d 01       		.uleb128 0x1
 3046 012e 40       		.uleb128 0x40
 3047 012f 06       		.uleb128 0x6
 3048 0130 9742     		.uleb128 0x2117
 3049 0132 0C       		.uleb128 0xc
 3050 0133 01       		.uleb128 0x1
 3051 0134 13       		.uleb128 0x13
 3052 0135 00       		.byte	0
 3053 0136 00       		.byte	0
 3054 0137 18       		.uleb128 0x18
 3055 0138 05       		.uleb128 0x5
 3056 0139 00       		.byte	0
 3057 013a 03       		.uleb128 0x3
 3058 013b 0E       		.uleb128 0xe
 3059 013c 3A       		.uleb128 0x3a
 3060 013d 0B       		.uleb128 0xb
 3061 013e 3B       		.uleb128 0x3b
 3062 013f 0B       		.uleb128 0xb
 3063 0140 49       		.uleb128 0x49
 3064 0141 13       		.uleb128 0x13
 3065 0142 02       		.uleb128 0x2
 3066 0143 0A       		.uleb128 0xa
 3067 0144 00       		.byte	0
 3068 0145 00       		.byte	0
 3069 0146 19       		.uleb128 0x19
 3070 0147 34       		.uleb128 0x34
 3071 0148 00       		.byte	0
 3072 0149 03       		.uleb128 0x3
 3073 014a 0E       		.uleb128 0xe
 3074 014b 3A       		.uleb128 0x3a
 3075 014c 0B       		.uleb128 0xb
 3076 014d 3B       		.uleb128 0x3b
 3077 014e 0B       		.uleb128 0xb
 3078 014f 49       		.uleb128 0x49
 3079 0150 13       		.uleb128 0x13
 3080 0151 02       		.uleb128 0x2
 3081 0152 0A       		.uleb128 0xa
 3082 0153 00       		.byte	0
 3083 0154 00       		.byte	0
 3084 0155 1A       		.uleb128 0x1a
 3085 0156 2E       		.uleb128 0x2e
 3086 0157 01       		.byte	0x1
 3087 0158 3F       		.uleb128 0x3f
 3088 0159 0C       		.uleb128 0xc
 3089 015a 03       		.uleb128 0x3
 3090 015b 0E       		.uleb128 0xe
 3091 015c 3A       		.uleb128 0x3a
 3092 015d 0B       		.uleb128 0xb
 3093 015e 3B       		.uleb128 0x3b
 3094 015f 0B       		.uleb128 0xb
 3095 0160 27       		.uleb128 0x27
 3096 0161 0C       		.uleb128 0xc
 3097 0162 49       		.uleb128 0x49
ARM GAS  /tmp/ccp2Jkfa.s 			page 78


 3098 0163 13       		.uleb128 0x13
 3099 0164 11       		.uleb128 0x11
 3100 0165 01       		.uleb128 0x1
 3101 0166 12       		.uleb128 0x12
 3102 0167 01       		.uleb128 0x1
 3103 0168 40       		.uleb128 0x40
 3104 0169 06       		.uleb128 0x6
 3105 016a 9642     		.uleb128 0x2116
 3106 016c 0C       		.uleb128 0xc
 3107 016d 01       		.uleb128 0x1
 3108 016e 13       		.uleb128 0x13
 3109 016f 00       		.byte	0
 3110 0170 00       		.byte	0
 3111 0171 1B       		.uleb128 0x1b
 3112 0172 34       		.uleb128 0x34
 3113 0173 00       		.byte	0
 3114 0174 03       		.uleb128 0x3
 3115 0175 08       		.uleb128 0x8
 3116 0176 3A       		.uleb128 0x3a
 3117 0177 0B       		.uleb128 0xb
 3118 0178 3B       		.uleb128 0x3b
 3119 0179 0B       		.uleb128 0xb
 3120 017a 49       		.uleb128 0x49
 3121 017b 13       		.uleb128 0x13
 3122 017c 02       		.uleb128 0x2
 3123 017d 0A       		.uleb128 0xa
 3124 017e 00       		.byte	0
 3125 017f 00       		.byte	0
 3126 0180 1C       		.uleb128 0x1c
 3127 0181 2E       		.uleb128 0x2e
 3128 0182 01       		.byte	0x1
 3129 0183 3F       		.uleb128 0x3f
 3130 0184 0C       		.uleb128 0xc
 3131 0185 03       		.uleb128 0x3
 3132 0186 0E       		.uleb128 0xe
 3133 0187 3A       		.uleb128 0x3a
 3134 0188 0B       		.uleb128 0xb
 3135 0189 3B       		.uleb128 0x3b
 3136 018a 0B       		.uleb128 0xb
 3137 018b 27       		.uleb128 0x27
 3138 018c 0C       		.uleb128 0xc
 3139 018d 11       		.uleb128 0x11
 3140 018e 01       		.uleb128 0x1
 3141 018f 12       		.uleb128 0x12
 3142 0190 01       		.uleb128 0x1
 3143 0191 40       		.uleb128 0x40
 3144 0192 06       		.uleb128 0x6
 3145 0193 9742     		.uleb128 0x2117
 3146 0195 0C       		.uleb128 0xc
 3147 0196 01       		.uleb128 0x1
 3148 0197 13       		.uleb128 0x13
 3149 0198 00       		.byte	0
 3150 0199 00       		.byte	0
 3151 019a 1D       		.uleb128 0x1d
 3152 019b 2E       		.uleb128 0x2e
 3153 019c 01       		.byte	0x1
 3154 019d 3F       		.uleb128 0x3f
ARM GAS  /tmp/ccp2Jkfa.s 			page 79


 3155 019e 0C       		.uleb128 0xc
 3156 019f 03       		.uleb128 0x3
 3157 01a0 0E       		.uleb128 0xe
 3158 01a1 3A       		.uleb128 0x3a
 3159 01a2 0B       		.uleb128 0xb
 3160 01a3 3B       		.uleb128 0x3b
 3161 01a4 05       		.uleb128 0x5
 3162 01a5 27       		.uleb128 0x27
 3163 01a6 0C       		.uleb128 0xc
 3164 01a7 11       		.uleb128 0x11
 3165 01a8 01       		.uleb128 0x1
 3166 01a9 12       		.uleb128 0x12
 3167 01aa 01       		.uleb128 0x1
 3168 01ab 40       		.uleb128 0x40
 3169 01ac 06       		.uleb128 0x6
 3170 01ad 9642     		.uleb128 0x2116
 3171 01af 0C       		.uleb128 0xc
 3172 01b0 01       		.uleb128 0x1
 3173 01b1 13       		.uleb128 0x13
 3174 01b2 00       		.byte	0
 3175 01b3 00       		.byte	0
 3176 01b4 1E       		.uleb128 0x1e
 3177 01b5 34       		.uleb128 0x34
 3178 01b6 00       		.byte	0
 3179 01b7 03       		.uleb128 0x3
 3180 01b8 08       		.uleb128 0x8
 3181 01b9 3A       		.uleb128 0x3a
 3182 01ba 0B       		.uleb128 0xb
 3183 01bb 3B       		.uleb128 0x3b
 3184 01bc 05       		.uleb128 0x5
 3185 01bd 49       		.uleb128 0x49
 3186 01be 13       		.uleb128 0x13
 3187 01bf 02       		.uleb128 0x2
 3188 01c0 0A       		.uleb128 0xa
 3189 01c1 00       		.byte	0
 3190 01c2 00       		.byte	0
 3191 01c3 1F       		.uleb128 0x1f
 3192 01c4 2E       		.uleb128 0x2e
 3193 01c5 01       		.byte	0x1
 3194 01c6 3F       		.uleb128 0x3f
 3195 01c7 0C       		.uleb128 0xc
 3196 01c8 03       		.uleb128 0x3
 3197 01c9 0E       		.uleb128 0xe
 3198 01ca 3A       		.uleb128 0x3a
 3199 01cb 0B       		.uleb128 0xb
 3200 01cc 3B       		.uleb128 0x3b
 3201 01cd 05       		.uleb128 0x5
 3202 01ce 27       		.uleb128 0x27
 3203 01cf 0C       		.uleb128 0xc
 3204 01d0 49       		.uleb128 0x49
 3205 01d1 13       		.uleb128 0x13
 3206 01d2 11       		.uleb128 0x11
 3207 01d3 01       		.uleb128 0x1
 3208 01d4 12       		.uleb128 0x12
 3209 01d5 01       		.uleb128 0x1
 3210 01d6 40       		.uleb128 0x40
 3211 01d7 06       		.uleb128 0x6
ARM GAS  /tmp/ccp2Jkfa.s 			page 80


 3212 01d8 9642     		.uleb128 0x2116
 3213 01da 0C       		.uleb128 0xc
 3214 01db 01       		.uleb128 0x1
 3215 01dc 13       		.uleb128 0x13
 3216 01dd 00       		.byte	0
 3217 01de 00       		.byte	0
 3218 01df 20       		.uleb128 0x20
 3219 01e0 34       		.uleb128 0x34
 3220 01e1 00       		.byte	0
 3221 01e2 03       		.uleb128 0x3
 3222 01e3 0E       		.uleb128 0xe
 3223 01e4 3A       		.uleb128 0x3a
 3224 01e5 0B       		.uleb128 0xb
 3225 01e6 3B       		.uleb128 0x3b
 3226 01e7 05       		.uleb128 0x5
 3227 01e8 49       		.uleb128 0x49
 3228 01e9 13       		.uleb128 0x13
 3229 01ea 02       		.uleb128 0x2
 3230 01eb 0A       		.uleb128 0xa
 3231 01ec 00       		.byte	0
 3232 01ed 00       		.byte	0
 3233 01ee 21       		.uleb128 0x21
 3234 01ef 34       		.uleb128 0x34
 3235 01f0 00       		.byte	0
 3236 01f1 03       		.uleb128 0x3
 3237 01f2 0E       		.uleb128 0xe
 3238 01f3 3A       		.uleb128 0x3a
 3239 01f4 0B       		.uleb128 0xb
 3240 01f5 3B       		.uleb128 0x3b
 3241 01f6 05       		.uleb128 0x5
 3242 01f7 49       		.uleb128 0x49
 3243 01f8 13       		.uleb128 0x13
 3244 01f9 00       		.byte	0
 3245 01fa 00       		.byte	0
 3246 01fb 22       		.uleb128 0x22
 3247 01fc 34       		.uleb128 0x34
 3248 01fd 00       		.byte	0
 3249 01fe 03       		.uleb128 0x3
 3250 01ff 0E       		.uleb128 0xe
 3251 0200 3A       		.uleb128 0x3a
 3252 0201 0B       		.uleb128 0xb
 3253 0202 3B       		.uleb128 0x3b
 3254 0203 0B       		.uleb128 0xb
 3255 0204 49       		.uleb128 0x49
 3256 0205 13       		.uleb128 0x13
 3257 0206 3F       		.uleb128 0x3f
 3258 0207 0C       		.uleb128 0xc
 3259 0208 3C       		.uleb128 0x3c
 3260 0209 0C       		.uleb128 0xc
 3261 020a 00       		.byte	0
 3262 020b 00       		.byte	0
 3263 020c 23       		.uleb128 0x23
 3264 020d 21       		.uleb128 0x21
 3265 020e 00       		.byte	0
 3266 020f 00       		.byte	0
 3267 0210 00       		.byte	0
 3268 0211 24       		.uleb128 0x24
ARM GAS  /tmp/ccp2Jkfa.s 			page 81


 3269 0212 34       		.uleb128 0x34
 3270 0213 00       		.byte	0
 3271 0214 03       		.uleb128 0x3
 3272 0215 0E       		.uleb128 0xe
 3273 0216 3A       		.uleb128 0x3a
 3274 0217 0B       		.uleb128 0xb
 3275 0218 3B       		.uleb128 0x3b
 3276 0219 0B       		.uleb128 0xb
 3277 021a 49       		.uleb128 0x49
 3278 021b 13       		.uleb128 0x13
 3279 021c 3F       		.uleb128 0x3f
 3280 021d 0C       		.uleb128 0xc
 3281 021e 02       		.uleb128 0x2
 3282 021f 0A       		.uleb128 0xa
 3283 0220 00       		.byte	0
 3284 0221 00       		.byte	0
 3285 0222 00       		.byte	0
 3286              		.section	.debug_loc,"",%progbits
 3287              	.Ldebug_loc0:
 3288              	.LLST0:
 3289 0000 00000000 		.4byte	.LFB11
 3290 0004 02000000 		.4byte	.LCFI0
 3291 0008 0200     		.2byte	0x2
 3292 000a 7D       		.byte	0x7d
 3293 000b 00       		.sleb128 0
 3294 000c 02000000 		.4byte	.LCFI0
 3295 0010 2C000000 		.4byte	.LFE11
 3296 0014 0200     		.2byte	0x2
 3297 0016 7D       		.byte	0x7d
 3298 0017 08       		.sleb128 8
 3299 0018 00000000 		.4byte	0
 3300 001c 00000000 		.4byte	0
 3301              	.LLST1:
 3302 0020 00000000 		.4byte	.LFB16
 3303 0024 02000000 		.4byte	.LCFI1
 3304 0028 0200     		.2byte	0x2
 3305 002a 7D       		.byte	0x7d
 3306 002b 00       		.sleb128 0
 3307 002c 02000000 		.4byte	.LCFI1
 3308 0030 04000000 		.4byte	.LCFI2
 3309 0034 0200     		.2byte	0x2
 3310 0036 7D       		.byte	0x7d
 3311 0037 0C       		.sleb128 12
 3312 0038 04000000 		.4byte	.LCFI2
 3313 003c EC000000 		.4byte	.LFE16
 3314 0040 0200     		.2byte	0x2
 3315 0042 7D       		.byte	0x7d
 3316 0043 18       		.sleb128 24
 3317 0044 00000000 		.4byte	0
 3318 0048 00000000 		.4byte	0
 3319              	.LLST2:
 3320 004c 00000000 		.4byte	.LFB20
 3321 0050 02000000 		.4byte	.LCFI3
 3322 0054 0200     		.2byte	0x2
 3323 0056 7D       		.byte	0x7d
 3324 0057 00       		.sleb128 0
 3325 0058 02000000 		.4byte	.LCFI3
ARM GAS  /tmp/ccp2Jkfa.s 			page 82


 3326 005c 0C010000 		.4byte	.LFE20
 3327 0060 0200     		.2byte	0x2
 3328 0062 7D       		.byte	0x7d
 3329 0063 10       		.sleb128 16
 3330 0064 00000000 		.4byte	0
 3331 0068 00000000 		.4byte	0
 3332              	.LLST3:
 3333 006c 00000000 		.4byte	.LFB21
 3334 0070 02000000 		.4byte	.LCFI4
 3335 0074 0200     		.2byte	0x2
 3336 0076 7D       		.byte	0x7d
 3337 0077 00       		.sleb128 0
 3338 0078 02000000 		.4byte	.LCFI4
 3339 007c 04000000 		.4byte	.LCFI5
 3340 0080 0200     		.2byte	0x2
 3341 0082 7D       		.byte	0x7d
 3342 0083 04       		.sleb128 4
 3343 0084 04000000 		.4byte	.LCFI5
 3344 0088 60000000 		.4byte	.LFE21
 3345 008c 0200     		.2byte	0x2
 3346 008e 7D       		.byte	0x7d
 3347 008f 18       		.sleb128 24
 3348 0090 00000000 		.4byte	0
 3349 0094 00000000 		.4byte	0
 3350              	.LLST4:
 3351 0098 00000000 		.4byte	.LFB22
 3352 009c 02000000 		.4byte	.LCFI6
 3353 00a0 0200     		.2byte	0x2
 3354 00a2 7D       		.byte	0x7d
 3355 00a3 00       		.sleb128 0
 3356 00a4 02000000 		.4byte	.LCFI6
 3357 00a8 18010000 		.4byte	.LFE22
 3358 00ac 0200     		.2byte	0x2
 3359 00ae 7D       		.byte	0x7d
 3360 00af 08       		.sleb128 8
 3361 00b0 00000000 		.4byte	0
 3362 00b4 00000000 		.4byte	0
 3363              	.LLST5:
 3364 00b8 00000000 		.4byte	.LFB23
 3365 00bc 02000000 		.4byte	.LCFI7
 3366 00c0 0200     		.2byte	0x2
 3367 00c2 7D       		.byte	0x7d
 3368 00c3 00       		.sleb128 0
 3369 00c4 02000000 		.4byte	.LCFI7
 3370 00c8 C4000000 		.4byte	.LFE23
 3371 00cc 0200     		.2byte	0x2
 3372 00ce 7D       		.byte	0x7d
 3373 00cf 08       		.sleb128 8
 3374 00d0 00000000 		.4byte	0
 3375 00d4 00000000 		.4byte	0
 3376              	.LLST6:
 3377 00d8 00000000 		.4byte	.LFB24
 3378 00dc 02000000 		.4byte	.LCFI8
 3379 00e0 0200     		.2byte	0x2
 3380 00e2 7D       		.byte	0x7d
 3381 00e3 00       		.sleb128 0
 3382 00e4 02000000 		.4byte	.LCFI8
ARM GAS  /tmp/ccp2Jkfa.s 			page 83


 3383 00e8 04000000 		.4byte	.LCFI9
 3384 00ec 0200     		.2byte	0x2
 3385 00ee 7D       		.byte	0x7d
 3386 00ef 04       		.sleb128 4
 3387 00f0 04000000 		.4byte	.LCFI9
 3388 00f4 2C000000 		.4byte	.LFE24
 3389 00f8 0200     		.2byte	0x2
 3390 00fa 7D       		.byte	0x7d
 3391 00fb 18       		.sleb128 24
 3392 00fc 00000000 		.4byte	0
 3393 0100 00000000 		.4byte	0
 3394              	.LLST7:
 3395 0104 00000000 		.4byte	.LFB25
 3396 0108 02000000 		.4byte	.LCFI10
 3397 010c 0200     		.2byte	0x2
 3398 010e 7D       		.byte	0x7d
 3399 010f 00       		.sleb128 0
 3400 0110 02000000 		.4byte	.LCFI10
 3401 0114 04000000 		.4byte	.LCFI11
 3402 0118 0200     		.2byte	0x2
 3403 011a 7D       		.byte	0x7d
 3404 011b 04       		.sleb128 4
 3405 011c 04000000 		.4byte	.LCFI11
 3406 0120 60000000 		.4byte	.LFE25
 3407 0124 0200     		.2byte	0x2
 3408 0126 7D       		.byte	0x7d
 3409 0127 10       		.sleb128 16
 3410 0128 00000000 		.4byte	0
 3411 012c 00000000 		.4byte	0
 3412              	.LLST8:
 3413 0130 00000000 		.4byte	.LFB26
 3414 0134 02000000 		.4byte	.LCFI12
 3415 0138 0200     		.2byte	0x2
 3416 013a 7D       		.byte	0x7d
 3417 013b 00       		.sleb128 0
 3418 013c 02000000 		.4byte	.LCFI12
 3419 0140 04000000 		.4byte	.LCFI13
 3420 0144 0200     		.2byte	0x2
 3421 0146 7D       		.byte	0x7d
 3422 0147 04       		.sleb128 4
 3423 0148 04000000 		.4byte	.LCFI13
 3424 014c 1E000000 		.4byte	.LFE26
 3425 0150 0200     		.2byte	0x2
 3426 0152 7D       		.byte	0x7d
 3427 0153 10       		.sleb128 16
 3428 0154 00000000 		.4byte	0
 3429 0158 00000000 		.4byte	0
 3430              	.LLST9:
 3431 015c 00000000 		.4byte	.LFB27
 3432 0160 02000000 		.4byte	.LCFI14
 3433 0164 0200     		.2byte	0x2
 3434 0166 7D       		.byte	0x7d
 3435 0167 00       		.sleb128 0
 3436 0168 02000000 		.4byte	.LCFI14
 3437 016c 04000000 		.4byte	.LCFI15
 3438 0170 0200     		.2byte	0x2
 3439 0172 7D       		.byte	0x7d
ARM GAS  /tmp/ccp2Jkfa.s 			page 84


 3440 0173 04       		.sleb128 4
 3441 0174 04000000 		.4byte	.LCFI15
 3442 0178 60000000 		.4byte	.LFE27
 3443 017c 0200     		.2byte	0x2
 3444 017e 7D       		.byte	0x7d
 3445 017f 18       		.sleb128 24
 3446 0180 00000000 		.4byte	0
 3447 0184 00000000 		.4byte	0
 3448              	.LLST10:
 3449 0188 00000000 		.4byte	.LFB28
 3450 018c 02000000 		.4byte	.LCFI16
 3451 0190 0200     		.2byte	0x2
 3452 0192 7D       		.byte	0x7d
 3453 0193 00       		.sleb128 0
 3454 0194 02000000 		.4byte	.LCFI16
 3455 0198 04000000 		.4byte	.LCFI17
 3456 019c 0200     		.2byte	0x2
 3457 019e 7D       		.byte	0x7d
 3458 019f 04       		.sleb128 4
 3459 01a0 04000000 		.4byte	.LCFI17
 3460 01a4 2C000000 		.4byte	.LFE28
 3461 01a8 0200     		.2byte	0x2
 3462 01aa 7D       		.byte	0x7d
 3463 01ab 18       		.sleb128 24
 3464 01ac 00000000 		.4byte	0
 3465 01b0 00000000 		.4byte	0
 3466              	.LLST11:
 3467 01b4 00000000 		.4byte	.LFB29
 3468 01b8 02000000 		.4byte	.LCFI18
 3469 01bc 0200     		.2byte	0x2
 3470 01be 7D       		.byte	0x7d
 3471 01bf 00       		.sleb128 0
 3472 01c0 02000000 		.4byte	.LCFI18
 3473 01c4 04000000 		.4byte	.LCFI19
 3474 01c8 0200     		.2byte	0x2
 3475 01ca 7D       		.byte	0x7d
 3476 01cb 04       		.sleb128 4
 3477 01cc 04000000 		.4byte	.LCFI19
 3478 01d0 60000000 		.4byte	.LFE29
 3479 01d4 0200     		.2byte	0x2
 3480 01d6 7D       		.byte	0x7d
 3481 01d7 10       		.sleb128 16
 3482 01d8 00000000 		.4byte	0
 3483 01dc 00000000 		.4byte	0
 3484              	.LLST12:
 3485 01e0 00000000 		.4byte	.LFB30
 3486 01e4 02000000 		.4byte	.LCFI20
 3487 01e8 0200     		.2byte	0x2
 3488 01ea 7D       		.byte	0x7d
 3489 01eb 00       		.sleb128 0
 3490 01ec 02000000 		.4byte	.LCFI20
 3491 01f0 04000000 		.4byte	.LCFI21
 3492 01f4 0200     		.2byte	0x2
 3493 01f6 7D       		.byte	0x7d
 3494 01f7 04       		.sleb128 4
 3495 01f8 04000000 		.4byte	.LCFI21
 3496 01fc 1E000000 		.4byte	.LFE30
ARM GAS  /tmp/ccp2Jkfa.s 			page 85


 3497 0200 0200     		.2byte	0x2
 3498 0202 7D       		.byte	0x7d
 3499 0203 10       		.sleb128 16
 3500 0204 00000000 		.4byte	0
 3501 0208 00000000 		.4byte	0
 3502              	.LLST13:
 3503 020c 00000000 		.4byte	.LFB31
 3504 0210 02000000 		.4byte	.LCFI22
 3505 0214 0200     		.2byte	0x2
 3506 0216 7D       		.byte	0x7d
 3507 0217 00       		.sleb128 0
 3508 0218 02000000 		.4byte	.LCFI22
 3509 021c 04000000 		.4byte	.LCFI23
 3510 0220 0200     		.2byte	0x2
 3511 0222 7D       		.byte	0x7d
 3512 0223 04       		.sleb128 4
 3513 0224 04000000 		.4byte	.LCFI23
 3514 0228 98000000 		.4byte	.LFE31
 3515 022c 0200     		.2byte	0x2
 3516 022e 7D       		.byte	0x7d
 3517 022f 10       		.sleb128 16
 3518 0230 00000000 		.4byte	0
 3519 0234 00000000 		.4byte	0
 3520              	.LLST14:
 3521 0238 00000000 		.4byte	.LFB32
 3522 023c 02000000 		.4byte	.LCFI24
 3523 0240 0200     		.2byte	0x2
 3524 0242 7D       		.byte	0x7d
 3525 0243 00       		.sleb128 0
 3526 0244 02000000 		.4byte	.LCFI24
 3527 0248 6C000000 		.4byte	.LFE32
 3528 024c 0200     		.2byte	0x2
 3529 024e 7D       		.byte	0x7d
 3530 024f 08       		.sleb128 8
 3531 0250 00000000 		.4byte	0
 3532 0254 00000000 		.4byte	0
 3533              		.section	.debug_aranges,"",%progbits
 3534 0000 8C000000 		.4byte	0x8c
 3535 0004 0200     		.2byte	0x2
 3536 0006 00000000 		.4byte	.Ldebug_info0
 3537 000a 04       		.byte	0x4
 3538 000b 00       		.byte	0
 3539 000c 0000     		.2byte	0
 3540 000e 0000     		.2byte	0
 3541 0010 00000000 		.4byte	.LFB11
 3542 0014 2C000000 		.4byte	.LFE11-.LFB11
 3543 0018 00000000 		.4byte	.LFB16
 3544 001c EC000000 		.4byte	.LFE16-.LFB16
 3545 0020 00000000 		.4byte	.LFB20
 3546 0024 0C010000 		.4byte	.LFE20-.LFB20
 3547 0028 00000000 		.4byte	.LFB21
 3548 002c 60000000 		.4byte	.LFE21-.LFB21
 3549 0030 00000000 		.4byte	.LFB22
 3550 0034 18010000 		.4byte	.LFE22-.LFB22
 3551 0038 00000000 		.4byte	.LFB23
 3552 003c C4000000 		.4byte	.LFE23-.LFB23
 3553 0040 00000000 		.4byte	.LFB24
ARM GAS  /tmp/ccp2Jkfa.s 			page 86


 3554 0044 2C000000 		.4byte	.LFE24-.LFB24
 3555 0048 00000000 		.4byte	.LFB25
 3556 004c 60000000 		.4byte	.LFE25-.LFB25
 3557 0050 00000000 		.4byte	.LFB26
 3558 0054 1E000000 		.4byte	.LFE26-.LFB26
 3559 0058 00000000 		.4byte	.LFB27
 3560 005c 60000000 		.4byte	.LFE27-.LFB27
 3561 0060 00000000 		.4byte	.LFB28
 3562 0064 2C000000 		.4byte	.LFE28-.LFB28
 3563 0068 00000000 		.4byte	.LFB29
 3564 006c 60000000 		.4byte	.LFE29-.LFB29
 3565 0070 00000000 		.4byte	.LFB30
 3566 0074 1E000000 		.4byte	.LFE30-.LFB30
 3567 0078 00000000 		.4byte	.LFB31
 3568 007c 98000000 		.4byte	.LFE31-.LFB31
 3569 0080 00000000 		.4byte	.LFB32
 3570 0084 6C000000 		.4byte	.LFE32-.LFB32
 3571 0088 00000000 		.4byte	0
 3572 008c 00000000 		.4byte	0
 3573              		.section	.debug_ranges,"",%progbits
 3574              	.Ldebug_ranges0:
 3575 0000 00000000 		.4byte	.LFB11
 3576 0004 2C000000 		.4byte	.LFE11
 3577 0008 00000000 		.4byte	.LFB16
 3578 000c EC000000 		.4byte	.LFE16
 3579 0010 00000000 		.4byte	.LFB20
 3580 0014 0C010000 		.4byte	.LFE20
 3581 0018 00000000 		.4byte	.LFB21
 3582 001c 60000000 		.4byte	.LFE21
 3583 0020 00000000 		.4byte	.LFB22
 3584 0024 18010000 		.4byte	.LFE22
 3585 0028 00000000 		.4byte	.LFB23
 3586 002c C4000000 		.4byte	.LFE23
 3587 0030 00000000 		.4byte	.LFB24
 3588 0034 2C000000 		.4byte	.LFE24
 3589 0038 00000000 		.4byte	.LFB25
 3590 003c 60000000 		.4byte	.LFE25
 3591 0040 00000000 		.4byte	.LFB26
 3592 0044 1E000000 		.4byte	.LFE26
 3593 0048 00000000 		.4byte	.LFB27
 3594 004c 60000000 		.4byte	.LFE27
 3595 0050 00000000 		.4byte	.LFB28
 3596 0054 2C000000 		.4byte	.LFE28
 3597 0058 00000000 		.4byte	.LFB29
 3598 005c 60000000 		.4byte	.LFE29
 3599 0060 00000000 		.4byte	.LFB30
 3600 0064 1E000000 		.4byte	.LFE30
 3601 0068 00000000 		.4byte	.LFB31
 3602 006c 98000000 		.4byte	.LFE31
 3603 0070 00000000 		.4byte	.LFB32
 3604 0074 6C000000 		.4byte	.LFE32
 3605 0078 00000000 		.4byte	0
 3606 007c 00000000 		.4byte	0
 3607              		.section	.debug_line,"",%progbits
 3608              	.Ldebug_line0:
 3609 0000 D5020000 		.section	.debug_str,"MS",%progbits,1
 3609      02000B01 
ARM GAS  /tmp/ccp2Jkfa.s 			page 87


 3609      00000201 
 3609      FB0E0D00 
 3609      01010101 
 3610              	.LASF78:
 3611 0000 41504231 		.ascii	"APB1ENR\000"
 3611      454E5200 
 3612              	.LASF12:
 3613 0008 45585449 		.ascii	"EXTI4_15_IRQn\000"
 3613      345F3135 
 3613      5F495251 
 3613      6E00
 3614              	.LASF70:
 3615 0016 42535252 		.ascii	"BSRR\000"
 3615      00
 3616              	.LASF127:
 3617 001b 70747832 		.ascii	"ptx2_pckt_index\000"
 3617      5F70636B 
 3617      745F696E 
 3617      64657800 
 3618              	.LASF11:
 3619 002b 45585449 		.ascii	"EXTI2_3_IRQn\000"
 3619      325F335F 
 3619      4952516E 
 3619      00
 3620              	.LASF115:
 3621 0038 74656D70 		.ascii	"temp\000"
 3621      00
 3622              	.LASF74:
 3623 003d 41504232 		.ascii	"APB2RSTR\000"
 3623      52535452 
 3623      00
 3624              	.LASF2:
 3625 0046 5356435F 		.ascii	"SVC_IRQn\000"
 3625      4952516E 
 3625      00
 3626              	.LASF110:
 3627 004f 52656164 		.ascii	"ReadUsart2Buffer\000"
 3627      55736172 
 3627      74324275 
 3627      66666572 
 3627      00
 3628              	.LASF112:
 3629 0060 55736172 		.ascii	"Usart1SendUnsigned\000"
 3629      74315365 
 3629      6E64556E 
 3629      7369676E 
 3629      656400
 3630              	.LASF91:
 3631 0073 4E564943 		.ascii	"NVIC_SetPriority\000"
 3631      5F536574 
 3631      5072696F 
 3631      72697479 
 3631      00
 3632              	.LASF45:
 3633 0084 756E7369 		.ascii	"unsigned int\000"
 3633      676E6564 
 3633      20696E74 
ARM GAS  /tmp/ccp2Jkfa.s 			page 88


 3633      00
 3634              	.LASF25:
 3635 0091 54494D31 		.ascii	"TIM16_IRQn\000"
 3635      365F4952 
 3635      516E00
 3636              	.LASF79:
 3637 009c 42444352 		.ascii	"BDCR\000"
 3637      00
 3638              	.LASF122:
 3639 00a1 72783262 		.ascii	"rx2buff\000"
 3639      75666600 
 3640              	.LASF8:
 3641 00a9 464C4153 		.ascii	"FLASH_IRQn\000"
 3641      485F4952 
 3641      516E00
 3642              	.LASF101:
 3643 00b4 64756D6D 		.ascii	"dummy\000"
 3643      7900
 3644              	.LASF123:
 3645 00ba 70747831 		.ascii	"ptx1\000"
 3645      00
 3646              	.LASF126:
 3647 00bf 70747832 		.ascii	"ptx2\000"
 3647      00
 3648              	.LASF121:
 3649 00c4 74783262 		.ascii	"tx2buff\000"
 3649      75666600 
 3650              	.LASF10:
 3651 00cc 45585449 		.ascii	"EXTI0_1_IRQn\000"
 3651      305F315F 
 3651      4952516E 
 3651      00
 3652              	.LASF27:
 3653 00d9 49324331 		.ascii	"I2C1_IRQn\000"
 3653      5F495251 
 3653      6E00
 3654              	.LASF3:
 3655 00e3 50656E64 		.ascii	"PendSV_IRQn\000"
 3655      53565F49 
 3655      52516E00 
 3656              	.LASF9:
 3657 00ef 5243435F 		.ascii	"RCC_IRQn\000"
 3657      4952516E 
 3657      00
 3658              	.LASF84:
 3659 00f8 47545052 		.ascii	"GTPR\000"
 3659      00
 3660              	.LASF105:
 3661 00fd 73656E64 		.ascii	"send\000"
 3661      00
 3662              	.LASF47:
 3663 0102 75696E74 		.ascii	"uint32_t\000"
 3663      33325F74 
 3663      00
 3664              	.LASF80:
 3665 010b 41484252 		.ascii	"AHBRSTR\000"
 3665      53545200 
ARM GAS  /tmp/ccp2Jkfa.s 			page 89


 3666              	.LASF48:
 3667 0113 49534552 		.ascii	"ISER\000"
 3667      00
 3668              	.LASF51:
 3669 0118 52534552 		.ascii	"RSERVED1\000"
 3669      56454431 
 3669      00
 3670              	.LASF29:
 3671 0121 53504931 		.ascii	"SPI1_IRQn\000"
 3671      5F495251 
 3671      6E00
 3672              	.LASF90:
 3673 012b 4E564943 		.ascii	"NVIC_EnableIRQ\000"
 3673      5F456E61 
 3673      626C6549 
 3673      525100
 3674              	.LASF44:
 3675 013a 6C6F6E67 		.ascii	"long long unsigned int\000"
 3675      206C6F6E 
 3675      6720756E 
 3675      7369676E 
 3675      65642069 
 3676              	.LASF94:
 3677 0151 6E65775F 		.ascii	"new_mode\000"
 3677      6D6F6465 
 3677      00
 3678              	.LASF116:
 3679 015a 55534152 		.ascii	"USART1Config\000"
 3679      5431436F 
 3679      6E666967 
 3679      00
 3680              	.LASF64:
 3681 0167 44465352 		.ascii	"DFSR\000"
 3681      00
 3682              	.LASF114:
 3683 016c 55534152 		.ascii	"USART2Config\000"
 3683      5432436F 
 3683      6E666967 
 3683      00
 3684              	.LASF38:
 3685 0179 5F5F7569 		.ascii	"__uint16_t\000"
 3685      6E743136 
 3685      5F7400
 3686              	.LASF132:
 3687 0184 7372632F 		.ascii	"src/uart.c\000"
 3687      75617274 
 3687      2E6300
 3688              	.LASF66:
 3689 018f 4D4F4445 		.ascii	"MODER\000"
 3689      5200
 3690              	.LASF37:
 3691 0195 4952516E 		.ascii	"IRQn_Type\000"
 3691      5F547970 
 3691      6500
 3692              	.LASF125:
 3693 019f 70727831 		.ascii	"prx1\000"
 3693      00
ARM GAS  /tmp/ccp2Jkfa.s 			page 90


 3694              	.LASF32:
 3695 01a4 55534152 		.ascii	"USART2_IRQn\000"
 3695      54325F49 
 3695      52516E00 
 3696              	.LASF59:
 3697 01b0 43505549 		.ascii	"CPUID\000"
 3697      4400
 3698              	.LASF83:
 3699 01b6 5243435F 		.ascii	"RCC_TypeDef\000"
 3699      54797065 
 3699      44656600 
 3700              	.LASF96:
 3701 01c2 74656D70 		.ascii	"temp_gpio\000"
 3701      5F677069 
 3701      6F00
 3702              	.LASF87:
 3703 01cc 55534152 		.ascii	"USART_TypeDef\000"
 3703      545F5479 
 3703      70654465 
 3703      6600
 3704              	.LASF118:
 3705 01da 75736172 		.ascii	"usart1_have_data\000"
 3705      74315F68 
 3705      6176655F 
 3705      64617461 
 3705      00
 3706              	.LASF69:
 3707 01eb 50555044 		.ascii	"PUPDR\000"
 3707      5200
 3708              	.LASF75:
 3709 01f1 41504231 		.ascii	"APB1RSTR\000"
 3709      52535452 
 3709      00
 3710              	.LASF89:
 3711 01fa 63686172 		.ascii	"char\000"
 3711      00
 3712              	.LASF61:
 3713 01ff 41495243 		.ascii	"AIRCR\000"
 3713      5200
 3714              	.LASF21:
 3715 0205 54494D33 		.ascii	"TIM3_IRQn\000"
 3715      5F495251 
 3715      6E00
 3716              	.LASF14:
 3717 020f 444D4131 		.ascii	"DMA1_Channel1_IRQn\000"
 3717      5F436861 
 3717      6E6E656C 
 3717      315F4952 
 3717      516E00
 3718              	.LASF76:
 3719 0222 41484245 		.ascii	"AHBENR\000"
 3719      4E5200
 3720              	.LASF120:
 3721 0229 72783162 		.ascii	"rx1buff\000"
 3721      75666600 
 3722              	.LASF24:
 3723 0231 54494D31 		.ascii	"TIM15_IRQn\000"
ARM GAS  /tmp/ccp2Jkfa.s 			page 91


 3723      355F4952 
 3723      516E00
 3724              	.LASF85:
 3725 023c 52544F52 		.ascii	"RTOR\000"
 3725      00
 3726              	.LASF128:
 3727 0241 70727832 		.ascii	"prx2\000"
 3727      00
 3728              	.LASF119:
 3729 0246 74783162 		.ascii	"tx1buff\000"
 3729      75666600 
 3730              	.LASF97:
 3731 024e 55736172 		.ascii	"Usart1Mode\000"
 3731      74314D6F 
 3731      646500
 3732              	.LASF43:
 3733 0259 6C6F6E67 		.ascii	"long long int\000"
 3733      206C6F6E 
 3733      6720696E 
 3733      7400
 3734              	.LASF5:
 3735 0267 57574447 		.ascii	"WWDG_IRQn\000"
 3735      5F495251 
 3735      6E00
 3736              	.LASF63:
 3737 0271 53484353 		.ascii	"SHCSR\000"
 3737      5200
 3738              	.LASF117:
 3739 0277 75736172 		.ascii	"usart1_mini_timeout\000"
 3739      74315F6D 
 3739      696E695F 
 3739      74696D65 
 3739      6F757400 
 3740              	.LASF98:
 3741 028b 52656164 		.ascii	"ReadUsart1Buffer\000"
 3741      55736172 
 3741      74314275 
 3741      66666572 
 3741      00
 3742              	.LASF13:
 3743 029c 54535F49 		.ascii	"TS_IRQn\000"
 3743      52516E00 
 3744              	.LASF18:
 3745 02a4 54494D31 		.ascii	"TIM1_BRK_UP_TRG_COM_IRQn\000"
 3745      5F42524B 
 3745      5F55505F 
 3745      5452475F 
 3745      434F4D5F 
 3746              	.LASF107:
 3747 02bd 73697A65 		.ascii	"size\000"
 3747      00
 3748              	.LASF100:
 3749 02c2 6D61785F 		.ascii	"max_len\000"
 3749      6C656E00 
 3750              	.LASF6:
 3751 02ca 5056445F 		.ascii	"PVD_IRQn\000"
 3751      4952516E 
ARM GAS  /tmp/ccp2Jkfa.s 			page 92


 3751      00
 3752              	.LASF81:
 3753 02d3 43464752 		.ascii	"CFGR2\000"
 3753      3200
 3754              	.LASF82:
 3755 02d9 43464752 		.ascii	"CFGR3\000"
 3755      3300
 3756              	.LASF54:
 3757 02df 49435052 		.ascii	"ICPR\000"
 3757      00
 3758              	.LASF17:
 3759 02e4 41444331 		.ascii	"ADC1_COMP_IRQn\000"
 3759      5F434F4D 
 3759      505F4952 
 3759      516E00
 3760              	.LASF77:
 3761 02f3 41504232 		.ascii	"APB2ENR\000"
 3761      454E5200 
 3762              	.LASF106:
 3763 02fb 55736172 		.ascii	"Usart2SendUnsigned\000"
 3763      74325365 
 3763      6E64556E 
 3763      7369676E 
 3763      656400
 3764              	.LASF95:
 3765 030e 74656D70 		.ascii	"temp_int\000"
 3765      5F696E74 
 3765      00
 3766              	.LASF108:
 3767 0317 55736172 		.ascii	"Usart2SendSingle\000"
 3767      74325365 
 3767      6E645369 
 3767      6E676C65 
 3767      00
 3768              	.LASF68:
 3769 0328 4F535045 		.ascii	"OSPEEDR\000"
 3769      45445200 
 3770              	.LASF111:
 3771 0330 55736172 		.ascii	"Usart1Send\000"
 3771      74315365 
 3771      6E6400
 3772              	.LASF88:
 3773 033b 6C6F6E67 		.ascii	"long double\000"
 3773      20646F75 
 3773      626C6500 
 3774              	.LASF46:
 3775 0347 75696E74 		.ascii	"uint16_t\000"
 3775      31365F74 
 3775      00
 3776              	.LASF92:
 3777 0350 4952516E 		.ascii	"IRQn\000"
 3777      00
 3778              	.LASF102:
 3779 0355 55534152 		.ascii	"USART1_IRQHandler\000"
 3779      54315F49 
 3779      52514861 
 3779      6E646C65 
ARM GAS  /tmp/ccp2Jkfa.s 			page 93


 3779      7200
 3780              	.LASF129:
 3781 0367 70636B74 		.ascii	"pckt_gps_ready\000"
 3781      5F677073 
 3781      5F726561 
 3781      647900
 3782              	.LASF7:
 3783 0376 5254435F 		.ascii	"RTC_IRQn\000"
 3783      4952516E 
 3783      00
 3784              	.LASF49:
 3785 037f 52455345 		.ascii	"RESERVED0\000"
 3785      52564544 
 3785      3000
 3786              	.LASF62:
 3787 0389 52455345 		.ascii	"RESERVED1\000"
 3787      52564544 
 3787      3100
 3788              	.LASF53:
 3789 0393 52455345 		.ascii	"RESERVED2\000"
 3789      52564544 
 3789      3200
 3790              	.LASF55:
 3791 039d 52455345 		.ascii	"RESERVED3\000"
 3791      52564544 
 3791      3300
 3792              	.LASF56:
 3793 03a7 52455345 		.ascii	"RESERVED4\000"
 3793      52564544 
 3793      3400
 3794              	.LASF86:
 3795 03b1 52455345 		.ascii	"RESERVED5\000"
 3795      52564544 
 3795      3500
 3796              	.LASF36:
 3797 03bb 73686F72 		.ascii	"short int\000"
 3797      7420696E 
 3797      7400
 3798              	.LASF40:
 3799 03c5 6C6F6E67 		.ascii	"long int\000"
 3799      20696E74 
 3799      00
 3800              	.LASF31:
 3801 03ce 55534152 		.ascii	"USART1_IRQn\000"
 3801      54315F49 
 3801      52516E00 
 3802              	.LASF0:
 3803 03da 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3803      61736B61 
 3803      626C6549 
 3803      6E745F49 
 3803      52516E00 
 3804              	.LASF124:
 3805 03ee 70747831 		.ascii	"ptx1_pckt_index\000"
 3805      5F70636B 
 3805      745F696E 
 3805      64657800 
ARM GAS  /tmp/ccp2Jkfa.s 			page 94


 3806              	.LASF93:
 3807 03fe 7072696F 		.ascii	"priority\000"
 3807      72697479 
 3807      00
 3808              	.LASF19:
 3809 0407 54494D31 		.ascii	"TIM1_CC_IRQn\000"
 3809      5F43435F 
 3809      4952516E 
 3809      00
 3810              	.LASF67:
 3811 0414 4F545950 		.ascii	"OTYPER\000"
 3811      455200
 3812              	.LASF73:
 3813 041b 43464752 		.ascii	"CFGR\000"
 3813      00
 3814              	.LASF26:
 3815 0420 54494D31 		.ascii	"TIM17_IRQn\000"
 3815      375F4952 
 3815      516E00
 3816              	.LASF16:
 3817 042b 444D4131 		.ascii	"DMA1_Channel4_5_IRQn\000"
 3817      5F436861 
 3817      6E6E656C 
 3817      345F355F 
 3817      4952516E 
 3818              	.LASF58:
 3819 0440 4E564943 		.ascii	"NVIC_Type\000"
 3819      5F547970 
 3819      6500
 3820              	.LASF65:
 3821 044a 5343425F 		.ascii	"SCB_Type\000"
 3821      54797065 
 3821      00
 3822              	.LASF113:
 3823 0453 55736172 		.ascii	"Usart1SendSingle\000"
 3823      74315365 
 3823      6E645369 
 3823      6E676C65 
 3823      00
 3824              	.LASF72:
 3825 0464 4750494F 		.ascii	"GPIO_TypeDef\000"
 3825      5F547970 
 3825      65446566 
 3825      00
 3826              	.LASF130:
 3827 0471 75736172 		.ascii	"usart_mode\000"
 3827      745F6D6F 
 3827      646500
 3828              	.LASF4:
 3829 047c 53797354 		.ascii	"SysTick_IRQn\000"
 3829      69636B5F 
 3829      4952516E 
 3829      00
 3830              	.LASF33:
 3831 0489 4345435F 		.ascii	"CEC_IRQn\000"
 3831      4952516E 
 3831      00
ARM GAS  /tmp/ccp2Jkfa.s 			page 95


 3832              	.LASF57:
 3833 0492 73697A65 		.ascii	"sizetype\000"
 3833      74797065 
 3833      00
 3834              	.LASF60:
 3835 049b 49435352 		.ascii	"ICSR\000"
 3835      00
 3836              	.LASF28:
 3837 04a0 49324332 		.ascii	"I2C2_IRQn\000"
 3837      5F495251 
 3837      6E00
 3838              	.LASF42:
 3839 04aa 6C6F6E67 		.ascii	"long unsigned int\000"
 3839      20756E73 
 3839      69676E65 
 3839      6420696E 
 3839      7400
 3840              	.LASF20:
 3841 04bc 54494D32 		.ascii	"TIM2_IRQn\000"
 3841      5F495251 
 3841      6E00
 3842              	.LASF109:
 3843 04c6 746F7365 		.ascii	"tosend\000"
 3843      6E6400
 3844              	.LASF133:
 3845 04cd 2F686F6D 		.ascii	"/home/med/Documents/stm32_proj/atom_planolux_redond"
 3845      652F6D65 
 3845      642F446F 
 3845      63756D65 
 3845      6E74732F 
 3846 0500 6100     		.ascii	"a\000"
 3847              	.LASF23:
 3848 0502 54494D31 		.ascii	"TIM14_IRQn\000"
 3848      345F4952 
 3848      516E00
 3849              	.LASF15:
 3850 050d 444D4131 		.ascii	"DMA1_Channel2_3_IRQn\000"
 3850      5F436861 
 3850      6E6E656C 
 3850      325F335F 
 3850      4952516E 
 3851              	.LASF22:
 3852 0522 54494D36 		.ascii	"TIM6_DAC_IRQn\000"
 3852      5F444143 
 3852      5F495251 
 3852      6E00
 3853              	.LASF34:
 3854 0530 756E7369 		.ascii	"unsigned char\000"
 3854      676E6564 
 3854      20636861 
 3854      7200
 3855              	.LASF41:
 3856 053e 5F5F7569 		.ascii	"__uint32_t\000"
 3856      6E743332 
 3856      5F7400
 3857              	.LASF104:
 3858 0549 55736172 		.ascii	"Usart2Send\000"
ARM GAS  /tmp/ccp2Jkfa.s 			page 96


 3858      74325365 
 3858      6E6400
 3859              	.LASF50:
 3860 0554 49434552 		.ascii	"ICER\000"
 3860      00
 3861              	.LASF30:
 3862 0559 53504932 		.ascii	"SPI2_IRQn\000"
 3862      5F495251 
 3862      6E00
 3863              	.LASF35:
 3864 0563 7369676E 		.ascii	"signed char\000"
 3864      65642063 
 3864      68617200 
 3865              	.LASF39:
 3866 056f 73686F72 		.ascii	"short unsigned int\000"
 3866      7420756E 
 3866      7369676E 
 3866      65642069 
 3866      6E7400
 3867              	.LASF131:
 3868 0582 474E5520 		.ascii	"GNU C11 5.2.1 20151202 (release) [ARM/embedded-5-br"
 3868      43313120 
 3868      352E322E 
 3868      31203230 
 3868      31353132 
 3869 05b5 616E6368 		.ascii	"anch revision 231848] -mcpu=cortex-m0 -mthumb -g -g"
 3869      20726576 
 3869      6973696F 
 3869      6E203233 
 3869      31383438 
 3870 05e8 64776172 		.ascii	"dwarf-2 -O0 -fomit-frame-pointer -fdata-sections -f"
 3870      662D3220 
 3870      2D4F3020 
 3870      2D666F6D 
 3870      69742D66 
 3871 061b 66756E63 		.ascii	"function-sections\000"
 3871      74696F6E 
 3871      2D736563 
 3871      74696F6E 
 3871      7300
 3872              	.LASF99:
 3873 062d 626F7574 		.ascii	"bout\000"
 3873      00
 3874              	.LASF1:
 3875 0632 48617264 		.ascii	"HardFault_IRQn\000"
 3875      4661756C 
 3875      745F4952 
 3875      516E00
 3876              	.LASF52:
 3877 0641 49535052 		.ascii	"ISPR\000"
 3877      00
 3878              	.LASF103:
 3879 0646 55534152 		.ascii	"USART2_IRQHandler\000"
 3879      54325F49 
 3879      52514861 
 3879      6E646C65 
 3879      7200
ARM GAS  /tmp/ccp2Jkfa.s 			page 97


 3880              	.LASF71:
 3881 0658 4C434B52 		.ascii	"LCKR\000"
 3881      00
 3882              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.2.1 20151202 (release) [ARM/embedded-5-bran
ARM GAS  /tmp/ccp2Jkfa.s 			page 98


DEFINED SYMBOLS
                            *ABS*:00000000 uart.c
     /tmp/ccp2Jkfa.s:55     .text.NVIC_EnableIRQ:00000000 $t
     /tmp/ccp2Jkfa.s:59     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
     /tmp/ccp2Jkfa.s:91     .text.NVIC_EnableIRQ:00000028 $d
     /tmp/ccp2Jkfa.s:96     .text.NVIC_SetPriority:00000000 $t
     /tmp/ccp2Jkfa.s:100    .text.NVIC_SetPriority:00000000 NVIC_SetPriority
     /tmp/ccp2Jkfa.s:240    .text.NVIC_SetPriority:000000e4 $d
                            *COM*:00000004 ptx1
                            *COM*:00000004 ptx1_pckt_index
                            *COM*:00000004 prx1
                            *COM*:00000004 ptx2
                            *COM*:00000004 ptx2_pckt_index
                            *COM*:00000004 prx2
     /tmp/ccp2Jkfa.s:255    .bss.pckt_gps_ready:00000000 pckt_gps_ready
     /tmp/ccp2Jkfa.s:256    .bss.pckt_gps_ready:00000000 $d
     /tmp/ccp2Jkfa.s:261    .data.usart_mode:00000000 usart_mode
     /tmp/ccp2Jkfa.s:264    .text.Usart1Mode:00000000 $t
     /tmp/ccp2Jkfa.s:269    .text.Usart1Mode:00000000 Usart1Mode
     /tmp/ccp2Jkfa.s:431    .text.Usart1Mode:000000f4 $d
     /tmp/ccp2Jkfa.s:441    .text.ReadUsart1Buffer:00000000 $t
     /tmp/ccp2Jkfa.s:446    .text.ReadUsart1Buffer:00000000 ReadUsart1Buffer
     /tmp/ccp2Jkfa.s:511    .text.ReadUsart1Buffer:00000058 $d
     /tmp/ccp2Jkfa.s:517    .text.USART1_IRQHandler:00000000 $t
     /tmp/ccp2Jkfa.s:522    .text.USART1_IRQHandler:00000000 USART1_IRQHandler
     /tmp/ccp2Jkfa.s:683    .text.USART1_IRQHandler:000000f0 $d
     /tmp/ccp2Jkfa.s:697    .text.USART2_IRQHandler:00000000 $t
     /tmp/ccp2Jkfa.s:702    .text.USART2_IRQHandler:00000000 USART2_IRQHandler
     /tmp/ccp2Jkfa.s:822    .text.USART2_IRQHandler:000000b0 $d
     /tmp/ccp2Jkfa.s:831    .text.Usart2Send:00000000 $t
     /tmp/ccp2Jkfa.s:836    .text.Usart2Send:00000000 Usart2Send
     /tmp/ccp2Jkfa.s:878    .text.Usart2SendUnsigned:00000000 Usart2SendUnsigned
     /tmp/ccp2Jkfa.s:873    .text.Usart2SendUnsigned:00000000 $t
     /tmp/ccp2Jkfa.s:938    .text.Usart2SendUnsigned:00000054 $d
     /tmp/ccp2Jkfa.s:945    .text.Usart2SendSingle:00000000 $t
     /tmp/ccp2Jkfa.s:950    .text.Usart2SendSingle:00000000 Usart2SendSingle
     /tmp/ccp2Jkfa.s:980    .text.ReadUsart2Buffer:00000000 $t
     /tmp/ccp2Jkfa.s:985    .text.ReadUsart2Buffer:00000000 ReadUsart2Buffer
     /tmp/ccp2Jkfa.s:1050   .text.ReadUsart2Buffer:00000058 $d
     /tmp/ccp2Jkfa.s:1056   .text.Usart1Send:00000000 $t
     /tmp/ccp2Jkfa.s:1061   .text.Usart1Send:00000000 Usart1Send
     /tmp/ccp2Jkfa.s:1103   .text.Usart1SendUnsigned:00000000 Usart1SendUnsigned
     /tmp/ccp2Jkfa.s:1098   .text.Usart1SendUnsigned:00000000 $t
     /tmp/ccp2Jkfa.s:1163   .text.Usart1SendUnsigned:00000054 $d
     /tmp/ccp2Jkfa.s:1170   .text.Usart1SendSingle:00000000 $t
     /tmp/ccp2Jkfa.s:1175   .text.Usart1SendSingle:00000000 Usart1SendSingle
     /tmp/ccp2Jkfa.s:1205   .text.USART2Config:00000000 $t
     /tmp/ccp2Jkfa.s:1210   .text.USART2Config:00000000 USART2Config
     /tmp/ccp2Jkfa.s:1293   .text.USART2Config:00000074 $d
     /tmp/ccp2Jkfa.s:1306   .text.USART1Config:00000000 $t
     /tmp/ccp2Jkfa.s:1311   .text.USART1Config:00000000 USART1Config
     /tmp/ccp2Jkfa.s:1370   .text.USART1Config:0000004c $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
memcpy
rx1buff
ARM GAS  /tmp/ccp2Jkfa.s 			page 99


usart1_have_data
usart1_mini_timeout
tx1buff
tx2buff
strlen
rx2buff
