Fitter report for UART_to_TFT
Sat Jul 15 20:27:09 2023
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Jul 15 20:27:09 2023       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; UART_to_TFT                                 ;
; Top-level Entity Name              ; UART_to_TFT                                 ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 843 / 10,320 ( 8 % )                        ;
;     Total combinational functions  ; 739 / 10,320 ( 7 % )                        ;
;     Dedicated logic registers      ; 490 / 10,320 ( 5 % )                        ;
; Total registers                    ; 490                                         ;
; Total pins                         ; 63 / 180 ( 35 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 6,144 / 423,936 ( 1 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.63        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  37.5%      ;
;     Processors 5-6         ;  25.0%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; I/O Assignment Warnings                            ;
+-------------+--------------------------------------+
; Pin Name    ; Reason                               ;
+-------------+--------------------------------------+
; sd_clk      ; Missing drive strength and slew rate ;
; sd_SA[0]    ; Missing drive strength and slew rate ;
; sd_SA[1]    ; Missing drive strength and slew rate ;
; sd_SA[2]    ; Missing drive strength and slew rate ;
; sd_SA[3]    ; Missing drive strength and slew rate ;
; sd_SA[4]    ; Missing drive strength and slew rate ;
; sd_SA[5]    ; Missing drive strength and slew rate ;
; sd_SA[6]    ; Missing drive strength and slew rate ;
; sd_SA[7]    ; Missing drive strength and slew rate ;
; sd_SA[8]    ; Missing drive strength and slew rate ;
; sd_SA[9]    ; Missing drive strength and slew rate ;
; sd_SA[10]   ; Missing drive strength and slew rate ;
; sd_SA[11]   ; Missing drive strength and slew rate ;
; sd_SA[12]   ; Missing drive strength and slew rate ;
; sd_BA[0]    ; Missing drive strength and slew rate ;
; sd_BA[1]    ; Missing drive strength and slew rate ;
; sd_CKE      ; Missing drive strength and slew rate ;
; sd_CS_N     ; Missing drive strength and slew rate ;
; sd_RAS_N    ; Missing drive strength and slew rate ;
; sd_CAS_N    ; Missing drive strength and slew rate ;
; sd_WE_N     ; Missing drive strength and slew rate ;
; sd_Dqm[0]   ; Missing drive strength and slew rate ;
; sd_Dqm[1]   ; Missing drive strength and slew rate ;
; TFT_de      ; Missing drive strength and slew rate ;
; TFT_hs      ; Missing drive strength and slew rate ;
; TFT_vs      ; Missing drive strength and slew rate ;
; TFT_clk     ; Missing drive strength and slew rate ;
; TFT_rgb[0]  ; Missing drive strength and slew rate ;
; TFT_rgb[1]  ; Missing drive strength and slew rate ;
; TFT_rgb[2]  ; Missing drive strength and slew rate ;
; TFT_rgb[3]  ; Missing drive strength and slew rate ;
; TFT_rgb[4]  ; Missing drive strength and slew rate ;
; TFT_rgb[5]  ; Missing drive strength and slew rate ;
; TFT_rgb[6]  ; Missing drive strength and slew rate ;
; TFT_rgb[7]  ; Missing drive strength and slew rate ;
; TFT_rgb[8]  ; Missing drive strength and slew rate ;
; TFT_rgb[9]  ; Missing drive strength and slew rate ;
; TFT_rgb[10] ; Missing drive strength and slew rate ;
; TFT_rgb[11] ; Missing drive strength and slew rate ;
; TFT_rgb[12] ; Missing drive strength and slew rate ;
; TFT_rgb[13] ; Missing drive strength and slew rate ;
; TFT_rgb[14] ; Missing drive strength and slew rate ;
; TFT_rgb[15] ; Missing drive strength and slew rate ;
; TFT_pwm     ; Missing drive strength and slew rate ;
; sd_Dq[0]    ; Missing drive strength and slew rate ;
; sd_Dq[1]    ; Missing drive strength and slew rate ;
; sd_Dq[2]    ; Missing drive strength and slew rate ;
; sd_Dq[3]    ; Missing drive strength and slew rate ;
; sd_Dq[4]    ; Missing drive strength and slew rate ;
; sd_Dq[5]    ; Missing drive strength and slew rate ;
; sd_Dq[6]    ; Missing drive strength and slew rate ;
; sd_Dq[7]    ; Missing drive strength and slew rate ;
; sd_Dq[8]    ; Missing drive strength and slew rate ;
; sd_Dq[9]    ; Missing drive strength and slew rate ;
; sd_Dq[10]   ; Missing drive strength and slew rate ;
; sd_Dq[11]   ; Missing drive strength and slew rate ;
; sd_Dq[12]   ; Missing drive strength and slew rate ;
; sd_Dq[13]   ; Missing drive strength and slew rate ;
; sd_Dq[14]   ; Missing drive strength and slew rate ;
; sd_Dq[15]   ; Missing drive strength and slew rate ;
+-------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1410 ) ; 0.00 % ( 0 / 1410 )        ; 0.00 % ( 0 / 1410 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1410 ) ; 0.00 % ( 0 / 1410 )        ; 0.00 % ( 0 / 1410 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1395 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 15 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/verilog/UART_to_TFT/prj/output_files/UART_to_TFT.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 843 / 10,320 ( 8 % )     ;
;     -- Combinational with no register       ; 353                      ;
;     -- Register only                        ; 104                      ;
;     -- Combinational with a register        ; 386                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 301                      ;
;     -- 3 input functions                    ; 116                      ;
;     -- <=2 input functions                  ; 322                      ;
;     -- Register only                        ; 104                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 535                      ;
;     -- arithmetic mode                      ; 204                      ;
;                                             ;                          ;
; Total registers*                            ; 490 / 11,172 ( 4 % )     ;
;     -- Dedicated logic registers            ; 490 / 10,320 ( 5 % )     ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 64 / 645 ( 10 % )        ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 63 / 180 ( 35 % )        ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 6                        ;
; M9Ks                                        ; 2 / 46 ( 4 % )           ;
; Total block memory bits                     ; 6,144 / 423,936 ( 1 % )  ;
; Total block memory implementation bits      ; 18,432 / 423,936 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )           ;
; PLLs                                        ; 1 / 2 ( 50 % )           ;
; Global clocks                               ; 6 / 10 ( 60 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 3.6% / 3.5% / 3.8%       ;
; Peak interconnect usage (total/H/V)         ; 10.9% / 10.3% / 11.7%    ;
; Maximum fan-out                             ; 272                      ;
; Highest non-global fan-out                  ; 110                      ;
; Total fan-out                               ; 4253                     ;
; Average fan-out                             ; 2.89                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 843 / 10320 ( 8 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 353                 ; 0                              ;
;     -- Register only                        ; 104                 ; 0                              ;
;     -- Combinational with a register        ; 386                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 301                 ; 0                              ;
;     -- 3 input functions                    ; 116                 ; 0                              ;
;     -- <=2 input functions                  ; 322                 ; 0                              ;
;     -- Register only                        ; 104                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 535                 ; 0                              ;
;     -- arithmetic mode                      ; 204                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 490                 ; 0                              ;
;     -- Dedicated logic registers            ; 490 / 10320 ( 5 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 64 / 645 ( 10 % )   ; 0 / 645 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 63                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 6144                ; 0                              ;
; Total RAM block bits                        ; 18432               ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )       ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 2 / 46 ( 4 % )      ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )     ; 4 / 12 ( 33 % )                ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 512                 ; 2                              ;
;     -- Registered Input Connections         ; 490                 ; 0                              ;
;     -- Output Connections                   ; 18                  ; 496                            ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 4246                ; 508                            ;
;     -- Registered Connections               ; 2075                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 32                  ; 498                            ;
;     -- hard_block:auto_generated_inst       ; 498                 ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 3                   ; 2                              ;
;     -- Output Ports                         ; 44                  ; 4                              ;
;     -- Bidir Ports                          ; 16                  ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Rs232_rx ; B5    ; 8        ; 5            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; clk      ; E1    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; rst_n    ; E16   ; 6        ; 34           ; 12           ; 7            ; 301                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; TFT_clk     ; J15   ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_de      ; J11   ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_hs      ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_pwm     ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_rgb[0]  ; L15   ; 5        ; 34           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_rgb[10] ; L12   ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_rgb[11] ; N13   ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_rgb[12] ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_rgb[13] ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_rgb[14] ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_rgb[15] ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_rgb[1]  ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_rgb[2]  ; K16   ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_rgb[3]  ; K15   ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_rgb[4]  ; J16   ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_rgb[5]  ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_rgb[6]  ; L14   ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_rgb[7]  ; M12   ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_rgb[8]  ; L13   ; 5        ; 34           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_rgb[9]  ; K12   ; 5        ; 34           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TFT_vs      ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_BA[0]    ; T12   ; 4        ; 25           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_BA[1]    ; M9    ; 4        ; 21           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_CAS_N    ; R11   ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_CKE      ; T11   ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_CS_N     ; R12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_Dqm[0]   ; T8    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_Dqm[1]   ; R10   ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_RAS_N    ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_SA[0]    ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_SA[10]   ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_SA[11]   ; R13   ; 4        ; 28           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_SA[12]   ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_SA[1]    ; L10   ; 4        ; 25           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_SA[2]    ; P14   ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_SA[3]    ; T13   ; 4        ; 28           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_SA[4]    ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_SA[5]    ; M11   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_SA[6]    ; L11   ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_SA[7]    ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_SA[8]    ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_SA[9]    ; T14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_WE_N     ; T9    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_clk      ; T10   ; 4        ; 21           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                    ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------+
; sd_Dq[0]  ; R3    ; 3        ; 1            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|Wr_data_vaild (inverted) ;
; sd_Dq[10] ; L9    ; 4        ; 18           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|Wr_data_vaild (inverted) ;
; sd_Dq[11] ; K8    ; 3        ; 9            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|Wr_data_vaild (inverted) ;
; sd_Dq[12] ; L8    ; 3        ; 13           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|Wr_data_vaild (inverted) ;
; sd_Dq[13] ; M8    ; 3        ; 13           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|Wr_data_vaild (inverted) ;
; sd_Dq[14] ; N8    ; 3        ; 16           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|Wr_data_vaild (inverted) ;
; sd_Dq[15] ; P9    ; 4        ; 25           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|Wr_data_vaild (inverted) ;
; sd_Dq[1]  ; T3    ; 3        ; 1            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|Wr_data_vaild (inverted) ;
; sd_Dq[2]  ; R4    ; 3        ; 5            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|Wr_data_vaild (inverted) ;
; sd_Dq[3]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|Wr_data_vaild (inverted) ;
; sd_Dq[4]  ; R5    ; 3        ; 9            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|Wr_data_vaild (inverted) ;
; sd_Dq[5]  ; T5    ; 3        ; 9            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|Wr_data_vaild (inverted) ;
; sd_Dq[6]  ; R6    ; 3        ; 11           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|Wr_data_vaild (inverted) ;
; sd_Dq[7]  ; R8    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|Wr_data_vaild (inverted) ;
; sd_Dq[8]  ; R9    ; 4        ; 18           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|Wr_data_vaild (inverted) ;
; sd_Dq[9]  ; K9    ; 4        ; 18           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|Wr_data_vaild (inverted) ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; TFT_rgb[4]              ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; TFT_clk                 ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % )  ; 2.5V          ; --           ;
; 2        ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 13 / 26 ( 50 % ) ; 2.5V          ; --           ;
; 4        ; 26 / 27 ( 96 % ) ; 2.5V          ; --           ;
; 5        ; 21 / 25 ( 84 % ) ; 2.5V          ; --           ;
; 6        ; 2 / 14 ( 14 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 1 / 26 ( 4 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; Rs232_rx                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; TFT_de                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; TFT_pwm                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; TFT_rgb[1]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; TFT_vs                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; TFT_clk                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 120        ; 5        ; TFT_rgb[4]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; sd_Dq[11]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K9       ; 76         ; 4        ; sd_Dq[9]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; TFT_hs                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; TFT_rgb[9]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; TFT_rgb[3]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; TFT_rgb[2]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; sd_Dq[12]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ; 77         ; 4        ; sd_Dq[10]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L10      ; 88         ; 4        ; sd_SA[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 99         ; 4        ; sd_SA[6]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; TFT_rgb[10]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; TFT_rgb[8]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; TFT_rgb[6]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; TFT_rgb[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; sd_Dq[13]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 78         ; 4        ; sd_BA[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 93         ; 4        ; sd_SA[10]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 100        ; 4        ; sd_SA[5]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 103        ; 5        ; TFT_rgb[7]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; sd_Dq[14]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 79         ; 4        ; sd_RAS_N                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; sd_SA[12]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 101        ; 4        ; sd_SA[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; TFT_rgb[11]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; TFT_rgb[14]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; TFT_rgb[5]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; sd_Dq[15]                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; sd_SA[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; sd_SA[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; TFT_rgb[12]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; TFT_rgb[15]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; sd_Dq[0]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 53         ; 3        ; sd_Dq[2]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 61         ; 3        ; sd_Dq[4]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 63         ; 3        ; sd_Dq[6]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; sd_Dq[7]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 74         ; 4        ; sd_Dq[8]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 80         ; 4        ; sd_Dqm[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 83         ; 4        ; sd_CAS_N                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 85         ; 4        ; sd_CS_N                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; sd_SA[11]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; sd_SA[8]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; TFT_rgb[13]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; sd_Dq[1]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 54         ; 3        ; sd_Dq[3]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; sd_Dq[5]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; sd_Dqm[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 75         ; 4        ; sd_WE_N                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 81         ; 4        ; sd_clk                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; sd_CKE                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 86         ; 4        ; sd_BA[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 92         ; 4        ; sd_SA[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 95         ; 4        ; sd_SA[9]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; sd_SA[7]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                         ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+
; SDC pin name                  ; pll_inst|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                              ;
; Compensate clock              ; clock0                                                              ;
; Compensated input/output pins ; --                                                                  ;
; Switchover type               ; --                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                            ;
; Input frequency 1             ; --                                                                  ;
; Nominal PFD frequency         ; 50.0 MHz                                                            ;
; Nominal VCO frequency         ; 1300.0 MHz                                                          ;
; VCO post scale K counter      ; --                                                                  ;
; VCO frequency control         ; Auto                                                                ;
; VCO phase shift step          ; 96 ps                                                               ;
; VCO multiply                  ; --                                                                  ;
; VCO divide                    ; --                                                                  ;
; Freq min lock                 ; 23.09 MHz                                                           ;
; Freq max lock                 ; 50.02 MHz                                                           ;
; M VCO Tap                     ; 3                                                                   ;
; M Initial                     ; 6                                                                   ;
; M value                       ; 26                                                                  ;
; N value                       ; 1                                                                   ;
; Charge pump current           ; setting 1                                                           ;
; Loop filter resistance        ; setting 27                                                          ;
; Loop filter capacitance       ; setting 0                                                           ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                  ;
; Bandwidth type                ; Medium                                                              ;
; Real time reconfigurable      ; Off                                                                 ;
; Scan chain MIF file           ; --                                                                  ;
; Preserve PLL counter order    ; Off                                                                 ;
; PLL location                  ; PLL_1                                                               ;
; Inclk0 signal                 ; clk                                                                 ;
; Inclk1 signal                 ; --                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                       ;
; Inclk1 signal type            ; --                                                                  ;
+-------------------------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; Name                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift     ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                         ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)        ; 1.73 (96 ps)     ; 50/50      ; C0      ; 26            ; 13/13 Even ; --            ; 6       ; 3       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 13   ; 20  ; 32.5 MHz         ; 0 (0 ps)        ; 1.13 (96 ps)     ; 50/50      ; C2      ; 40            ; 20/20 Even ; --            ; 6       ; 3       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)        ; 3.46 (96 ps)     ; 50/50      ; C1      ; 13            ; 7/6 Odd    ; --            ; 6       ; 3       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 2    ; 1   ; 100.0 MHz        ; -149 (-4135 ps) ; 3.46 (96 ps)     ; 50/50      ; C3      ; 13            ; 7/6 Odd    ; --            ; 1       ; 0       ; pll_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                ; Library Name ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |UART_to_TFT                                                 ; 843 (2)     ; 490 (2)                   ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 63   ; 0            ; 353 (0)      ; 104 (2)           ; 386 (1)          ; |UART_to_TFT                                                                                                                                                                                       ; work         ;
;    |pll:pll_inst|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UART_to_TFT|pll:pll_inst                                                                                                                                                                          ; work         ;
;       |altpll:altpll_component|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UART_to_TFT|pll:pll_inst|altpll:altpll_component                                                                                                                                                  ; work         ;
;          |pll_altpll:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UART_to_TFT|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                        ; work         ;
;    |sdram_ctrl_top:sdram_ctrl_top_inst|                      ; 672 (104)   ; 399 (44)                  ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 273 (60)     ; 91 (0)            ; 308 (63)         ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst                                                                                                                                                    ; work         ;
;       |fifo_rd:fifo_rd_inst|                                 ; 120 (0)     ; 105 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 46 (0)            ; 60 (0)           ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst                                                                                                                               ; work         ;
;          |dcfifo:dcfifo_component|                           ; 120 (0)     ; 105 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 46 (0)            ; 60 (0)           ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component                                                                                                       ; work         ;
;             |dcfifo_cnl1:auto_generated|                     ; 120 (34)    ; 105 (27)                  ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (2)       ; 46 (17)           ; 60 (13)          ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated                                                                            ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                                            ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                                            ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                 ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 14 (14)          ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                 ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 12 (12)          ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_t57:rdptr_g1p                                                ; work         ;
;                |alt_synch_pipe_nkd:rs_dgwp|                  ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 5 (0)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|alt_synch_pipe_nkd:rs_dgwp                                                 ; work         ;
;                   |dffpipe_nd9:dffpipe6|                     ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 5 (5)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|alt_synch_pipe_nkd:rs_dgwp|dffpipe_nd9:dffpipe6                            ; work         ;
;                |alt_synch_pipe_okd:ws_dgrp|                  ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 6 (0)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|alt_synch_pipe_okd:ws_dgrp                                                 ; work         ;
;                   |dffpipe_od9:dffpipe9|                     ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 6 (6)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|alt_synch_pipe_okd:ws_dgrp|dffpipe_od9:dffpipe9                            ; work         ;
;                |altsyncram_jc11:fifo_ram|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram                                                   ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|cmpr_f66:rdempty_eq_comp                                                   ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|cmpr_f66:wrfull_eq_comp                                                    ; work         ;
;                |dffpipe_hd9:ws_brp|                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|dffpipe_hd9:ws_brp                                                         ; work         ;
;                |dffpipe_hd9:ws_bwp|                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|dffpipe_hd9:ws_bwp                                                         ; work         ;
;       |fifo_wr:fifo_wr_inst|                                 ; 114 (0)     ; 98 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 40 (0)            ; 58 (0)           ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 114 (0)     ; 98 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 40 (0)            ; 58 (0)           ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;             |dcfifo_0gl1:auto_generated|                     ; 114 (34)    ; 98 (25)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (6)       ; 40 (15)           ; 58 (8)           ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated                                                  ; work         ;
;                |a_gray2bin_tgb:rdptr_g_gray2bin|             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_tgb:rs_dgwp_gray2bin|             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin                  ; work         ;
;                |a_graycounter_njc:wrptr_g1p|                 ; 15 (15)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 11 (11)          ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p                      ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                 ; 17 (17)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 14 (14)          ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_s57:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_lkd:rs_dgwp|                  ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 4 (0)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_lkd:rs_dgwp                       ; work         ;
;                   |dffpipe_ld9:dffpipe8|                     ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 4 (4)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_ld9:dffpipe8  ; work         ;
;                |alt_synch_pipe_mkd:ws_dgrp|                  ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 5 (0)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_mkd:ws_dgrp                       ; work         ;
;                   |dffpipe_md9:dffpipe11|                    ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 5 (5)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_md9:dffpipe11 ; work         ;
;                |altsyncram_3b11:fifo_ram|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|altsyncram_3b11:fifo_ram                         ; work         ;
;                |cmpr_e66:rdempty_eq_comp|                    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|cmpr_e66:rdempty_eq_comp                         ; work         ;
;                |cmpr_e66:wrfull_eq_comp|                     ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|cmpr_e66:wrfull_eq_comp                          ; work         ;
;                |cntr_54e:cntr_b|                             ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|cntr_54e:cntr_b                                  ; work         ;
;                |dffpipe_3dc:rdaclr|                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_3dc:rdaclr                               ; work         ;
;                |dffpipe_3dc:wraclr|                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_3dc:wraclr                               ; work         ;
;                |dffpipe_fd9:rs_brp|                          ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_brp                               ; work         ;
;                |dffpipe_fd9:rs_bwp|                          ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_bwp                               ; work         ;
;       |sdram_ctrl:sdram_ctrl_inst|                           ; 336 (302)   ; 152 (132)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 183 (169)    ; 5 (5)             ; 148 (128)        ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst                                                                                                                         ; work         ;
;          |sdram_init:sdram_init|                             ; 34 (34)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 20 (20)          ; |UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init                                                                                                   ; work         ;
;    |tft_lcd:tft_lcd_inst|                                    ; 70 (70)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 25 (25)          ; |UART_to_TFT|tft_lcd:tft_lcd_inst                                                                                                                                                                  ; work         ;
;    |uart_rx:uart_rx_inst|                                    ; 99 (99)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 11 (11)           ; 53 (53)          ; |UART_to_TFT|uart_rx:uart_rx_inst                                                                                                                                                                  ; work         ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; sd_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_SA[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_SA[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_SA[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_SA[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_SA[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_SA[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_SA[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_SA[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_SA[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_SA[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_SA[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_SA[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_SA[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_BA[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_BA[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_CKE      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_CS_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_RAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_CAS_N    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_WE_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_Dqm[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_Dqm[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_de      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_hs      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_vs      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_clk     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_rgb[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_rgb[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_rgb[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_rgb[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_rgb[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_rgb[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_rgb[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_rgb[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_rgb[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_rgb[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_rgb[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_rgb[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_rgb[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_rgb[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_rgb[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_rgb[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TFT_pwm     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_Dq[0]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_Dq[1]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_Dq[2]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_Dq[3]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_Dq[4]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sd_Dq[5]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sd_Dq[6]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sd_Dq[7]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_Dq[8]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_Dq[9]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_Dq[10]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_Dq[11]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_Dq[12]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_Dq[13]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sd_Dq[14]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sd_Dq[15]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; rst_n       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; Rs232_rx    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                     ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; sd_Dq[0]                                                                                                                                                ;                   ;         ;
;      - sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a0 ; 0                 ; 6       ;
; sd_Dq[1]                                                                                                                                                ;                   ;         ;
;      - sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a0 ; 0                 ; 6       ;
; sd_Dq[2]                                                                                                                                                ;                   ;         ;
;      - sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a0 ; 0                 ; 6       ;
; sd_Dq[3]                                                                                                                                                ;                   ;         ;
;      - sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a0 ; 0                 ; 6       ;
; sd_Dq[4]                                                                                                                                                ;                   ;         ;
;      - sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a0 ; 1                 ; 6       ;
; sd_Dq[5]                                                                                                                                                ;                   ;         ;
;      - sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a0 ; 1                 ; 6       ;
; sd_Dq[6]                                                                                                                                                ;                   ;         ;
;      - sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a0 ; 1                 ; 6       ;
; sd_Dq[7]                                                                                                                                                ;                   ;         ;
;      - sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a0 ; 0                 ; 6       ;
; sd_Dq[8]                                                                                                                                                ;                   ;         ;
;      - sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a0 ; 0                 ; 6       ;
; sd_Dq[9]                                                                                                                                                ;                   ;         ;
;      - sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a0 ; 0                 ; 6       ;
; sd_Dq[10]                                                                                                                                               ;                   ;         ;
;      - sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a0 ; 0                 ; 6       ;
; sd_Dq[11]                                                                                                                                               ;                   ;         ;
;      - sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a0 ; 0                 ; 6       ;
; sd_Dq[12]                                                                                                                                               ;                   ;         ;
;      - sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a0 ; 0                 ; 6       ;
; sd_Dq[13]                                                                                                                                               ;                   ;         ;
;      - sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a0 ; 1                 ; 6       ;
; sd_Dq[14]                                                                                                                                               ;                   ;         ;
;      - sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a0 ; 1                 ; 6       ;
; sd_Dq[15]                                                                                                                                               ;                   ;         ;
;      - sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a0 ; 0                 ; 6       ;
; rst_n                                                                                                                                                   ;                   ;         ;
; clk                                                                                                                                                     ;                   ;         ;
; Rs232_rx                                                                                                                                                ;                   ;         ;
;      - uart_rx:uart_rx_inst|data_reg1~feeder                                                                                                            ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                              ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clk                                                                                                                                                               ; PIN_E1             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                   ; PLL_1              ; 112     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]                                                                                   ; PLL_1              ; 67      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                                                                   ; PLL_1              ; 250     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3]                                                                                   ; PLL_1              ; 67      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; rst_n                                                                                                                                                             ; PIN_E16            ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                                                             ; PIN_E16            ; 272     ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|valid_rdreq~0                                          ; LCCOMB_X17_Y8_N30  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|valid_wrreq~0                                          ; LCCOMB_X14_Y8_N28  ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|_~0                          ; LCCOMB_X16_Y11_N22 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_3dc:rdaclr|dffe7a[0] ; FF_X18_Y10_N13     ; 52      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_3dc:wraclr|dffe7a[0] ; FF_X17_Y12_N5      ; 47      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|valid_rdreq~0                ; LCCOMB_X19_Y11_N28 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|valid_wrreq~0                ; LCCOMB_X16_Y11_N26 ; 11      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[19]~35                                                                                                           ; LCCOMB_X21_Y6_N28  ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[19]~36                                                                                                           ; LCCOMB_X21_Y6_N22  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|sd_caddr[7]~0                                                                                                                  ; LCCOMB_X19_Y8_N2   ; 21      ; Latch enable               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|FF~0                                                                                                ; LCCOMB_X19_Y8_N26  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|Wr_data_vaild                                                                                       ; FF_X24_Y7_N9       ; 18      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|address[0]~7                                                                                        ; LCCOMB_X26_Y8_N30  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|address[3]~6                                                                                        ; LCCOMB_X25_Y8_N8   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|address_b[0]~3                                                                                      ; LCCOMB_X21_Y9_N4   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|command[2]~7                                                                                        ; LCCOMB_X25_Y9_N26  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|read_cnt[4]~18                                                                                      ; LCCOMB_X23_Y9_N20  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init|LessThan0~3                                                                   ; LCCOMB_X26_Y9_N0   ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|state.IDLE                                                                                          ; FF_X25_Y9_N25      ; 11      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|write_cnt[1]~18                                                                                     ; LCCOMB_X22_Y7_N16  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[13]~35                                                                                                           ; LCCOMB_X22_Y5_N22  ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[13]~36                                                                                                           ; LCCOMB_X22_Y5_N24  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tft_begin_r[1]                                                                                                                                                    ; FF_X19_Y8_N13      ; 110     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; tft_lcd:tft_lcd_inst|Equal0~2                                                                                                                                     ; LCCOMB_X30_Y8_N0   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|Equal3~2                                                                                                                                     ; LCCOMB_X14_Y13_N18 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|START_BIT[0]~12                                                                                                                              ; LCCOMB_X16_Y14_N24 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|START_BIT[3]~16                                                                                                                              ; LCCOMB_X16_Y14_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|always5~0                                                                                                                                    ; LCCOMB_X14_Y13_N10 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|bps_cnt[4]                                                                                                                                   ; FF_X16_Y13_N13     ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|bps_cnt[5]                                                                                                                                   ; FF_X16_Y13_N15     ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|bps_cnt[6]                                                                                                                                   ; FF_X16_Y13_N17     ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|bps_cnt[7]                                                                                                                                   ; FF_X16_Y13_N19     ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|data_get[0][2]~33                                                                                                                            ; LCCOMB_X16_Y14_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|data_get[1][2]~41                                                                                                                            ; LCCOMB_X16_Y12_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|data_get[2][2]~51                                                                                                                            ; LCCOMB_X16_Y12_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|data_get[3][2]~59                                                                                                                            ; LCCOMB_X16_Y12_N20 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|data_get[4][2]~68                                                                                                                            ; LCCOMB_X16_Y12_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|data_get[5][2]~76                                                                                                                            ; LCCOMB_X16_Y14_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|data_get[6][2]~84                                                                                                                            ; LCCOMB_X16_Y14_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|data_get[7][2]~92                                                                                                                            ; LCCOMB_X16_Y14_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|div_cnt[12]~15                                                                                                                               ; LCCOMB_X14_Y13_N2  ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                            ; Location         ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1            ; 112     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1            ; 67      ; 17                                   ; Global Clock         ; GCLK2            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_1            ; 250     ; 38                                   ; Global Clock         ; GCLK4            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_1            ; 67      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; rst_n                                                                           ; PIN_E16          ; 272     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; sdram_ctrl_top:sdram_ctrl_top_inst|sd_caddr[7]~0                                ; LCCOMB_X19_Y8_N2 ; 21      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+---------------------------------------------------------------------------------+------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+---------------+
; Name                                                                                                                                                                     ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+---------------+
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; Dual Clocks ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None ; M9K_X15_Y8_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|altsyncram_3b11:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 256          ; 8            ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 128                         ; 16                          ; 2048                ; 1    ; None ; M9K_X15_Y11_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 980 / 32,401 ( 3 % )   ;
; C16 interconnects     ; 46 / 1,326 ( 3 % )     ;
; C4 interconnects      ; 753 / 21,816 ( 3 % )   ;
; Direct links          ; 264 / 32,401 ( < 1 % ) ;
; Global clocks         ; 6 / 10 ( 60 % )        ;
; Local interconnects   ; 540 / 10,320 ( 5 % )   ;
; R24 interconnects     ; 57 / 1,289 ( 4 % )     ;
; R4 interconnects      ; 798 / 28,186 ( 3 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.17) ; Number of LABs  (Total = 64) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 4                            ;
; 2                                           ; 2                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 1                            ;
; 6                                           ; 2                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 2                            ;
; 10                                          ; 1                            ;
; 11                                          ; 1                            ;
; 12                                          ; 0                            ;
; 13                                          ; 1                            ;
; 14                                          ; 4                            ;
; 15                                          ; 6                            ;
; 16                                          ; 38                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.28) ; Number of LABs  (Total = 64) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 55                           ;
; 1 Clock                            ; 55                           ;
; 1 Clock enable                     ; 15                           ;
; 1 Sync. clear                      ; 11                           ;
; 1 Sync. load                       ; 1                            ;
; 2 Async. clears                    ; 1                            ;
; 2 Clock enables                    ; 5                            ;
; 2 Clocks                           ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 20.30) ; Number of LABs  (Total = 64) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 3                            ;
; 3                                            ; 0                            ;
; 4                                            ; 2                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 2                            ;
; 13                                           ; 2                            ;
; 14                                           ; 1                            ;
; 15                                           ; 4                            ;
; 16                                           ; 3                            ;
; 17                                           ; 2                            ;
; 18                                           ; 3                            ;
; 19                                           ; 0                            ;
; 20                                           ; 3                            ;
; 21                                           ; 2                            ;
; 22                                           ; 4                            ;
; 23                                           ; 1                            ;
; 24                                           ; 3                            ;
; 25                                           ; 5                            ;
; 26                                           ; 3                            ;
; 27                                           ; 4                            ;
; 28                                           ; 5                            ;
; 29                                           ; 4                            ;
; 30                                           ; 2                            ;
; 31                                           ; 1                            ;
; 32                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.78) ; Number of LABs  (Total = 64) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 7                            ;
; 2                                               ; 2                            ;
; 3                                               ; 1                            ;
; 4                                               ; 3                            ;
; 5                                               ; 8                            ;
; 6                                               ; 6                            ;
; 7                                               ; 2                            ;
; 8                                               ; 5                            ;
; 9                                               ; 1                            ;
; 10                                              ; 1                            ;
; 11                                              ; 3                            ;
; 12                                              ; 6                            ;
; 13                                              ; 5                            ;
; 14                                              ; 2                            ;
; 15                                              ; 5                            ;
; 16                                              ; 5                            ;
; 17                                              ; 2                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.66) ; Number of LABs  (Total = 64) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 6                            ;
; 4                                            ; 5                            ;
; 5                                            ; 2                            ;
; 6                                            ; 5                            ;
; 7                                            ; 2                            ;
; 8                                            ; 2                            ;
; 9                                            ; 1                            ;
; 10                                           ; 1                            ;
; 11                                           ; 5                            ;
; 12                                           ; 2                            ;
; 13                                           ; 1                            ;
; 14                                           ; 2                            ;
; 15                                           ; 0                            ;
; 16                                           ; 6                            ;
; 17                                           ; 6                            ;
; 18                                           ; 3                            ;
; 19                                           ; 3                            ;
; 20                                           ; 2                            ;
; 21                                           ; 3                            ;
; 22                                           ; 1                            ;
; 23                                           ; 1                            ;
; 24                                           ; 2                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 63        ; 0            ; 63        ; 0            ; 0            ; 63        ; 63        ; 0            ; 63        ; 63        ; 0            ; 60           ; 0            ; 0            ; 19           ; 0            ; 60           ; 19           ; 0            ; 0            ; 0            ; 60           ; 0            ; 0            ; 0            ; 0            ; 0            ; 63        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 63           ; 0         ; 63           ; 63           ; 0         ; 0         ; 63           ; 0         ; 0         ; 63           ; 3            ; 63           ; 63           ; 44           ; 63           ; 3            ; 44           ; 63           ; 63           ; 63           ; 3            ; 63           ; 63           ; 63           ; 63           ; 63           ; 0         ; 63           ; 63           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; sd_clk             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_SA[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_SA[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_SA[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_SA[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_SA[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_SA[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_SA[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_SA[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_SA[8]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_SA[9]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_SA[10]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_SA[11]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_SA[12]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_BA[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_BA[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_CKE             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_CS_N            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_RAS_N           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_CAS_N           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_WE_N            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_Dqm[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_Dqm[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_de             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_hs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_vs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_rgb[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_rgb[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_rgb[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_rgb[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_rgb[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_rgb[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_rgb[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_rgb[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_rgb[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_rgb[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_rgb[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_rgb[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_rgb[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_rgb[13]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_rgb[14]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_rgb[15]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TFT_pwm            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_Dq[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_Dq[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_Dq[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_Dq[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_Dq[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_Dq[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_Dq[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_Dq[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_Dq[8]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_Dq[9]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_Dq[10]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_Dq[11]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_Dq[12]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_Dq[13]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_Dq[14]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_Dq[15]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rs232_rx           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                      ; Destination Clock(s)                                                                                                                     ; Delay Added in ns ;
+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|dffpipe_hd9:ws_brp|dffe16a[0] ; 523.8             ;
+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                ; Destination Register                                                                                                                                                                          ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[6]                                                                                                                            ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_caddr[6]                                                                                                                                                ; 7.171             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[15]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[6]                                                                                                                                                ; 7.165             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[23]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_baddr[1]                                                                                                                                                ; 7.156             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[22]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_baddr[0]                                                                                                                                                ; 7.156             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[11]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[2]                                                                                                                                                ; 7.106             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[4]                                                                                                                            ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_caddr[4]                                                                                                                                                ; 7.034             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[20]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[11]                                                                                                                                               ; 7.033             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[19]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[10]                                                                                                                                               ; 7.033             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[18]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[9]                                                                                                                                                ; 7.033             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[8]                                                                                                                            ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_caddr[8]                                                                                                                                                ; 7.031             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[16]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[7]                                                                                                                                                ; 7.008             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[9]                                                                                                                            ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[0]                                                                                                                                                ; 6.955             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[7]                                                                                                                            ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_caddr[7]                                                                                                                                                ; 6.945             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[14]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[5]                                                                                                                                                ; 6.926             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[12]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[3]                                                                                                                                                ; 6.911             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[17]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[8]                                                                                                                                                ; 6.900             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[13]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[4]                                                                                                                                                ; 6.892             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[10]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[1]                                                                                                                                                ; 6.870             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[3]                                                                                                                            ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_caddr[3]                                                                                                                                                ; 6.866             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_bwp|dffe12a[5]             ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[11]                                                                                                                                               ; 6.863             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_brp|dffe12a[5]             ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[11]                                                                                                                                               ; 6.863             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_bwp|dffe12a[4]             ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[11]                                                                                                                                               ; 6.863             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_brp|dffe12a[4]             ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[11]                                                                                                                                               ; 6.863             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_bwp|dffe12a[3]             ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[11]                                                                                                                                               ; 6.863             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_brp|dffe12a[3]             ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[11]                                                                                                                                               ; 6.863             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_bwp|dffe12a[2]             ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[11]                                                                                                                                               ; 6.863             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_brp|dffe12a[2]             ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[11]                                                                                                                                               ; 6.863             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_bwp|dffe12a[1]             ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[11]                                                                                                                                               ; 6.863             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_brp|dffe12a[1]             ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[11]                                                                                                                                               ; 6.863             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_bwp|dffe12a[0]             ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[11]                                                                                                                                               ; 6.863             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_brp|dffe12a[0]             ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[11]                                                                                                                                               ; 6.863             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[5]                                                                                                                            ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_caddr[5]                                                                                                                                                ; 6.862             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[21]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[12]                                                                                                                                               ; 6.857             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[20]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[11]                                                                                                                                               ; 6.745             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[19]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[10]                                                                                                                                               ; 6.743             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[18]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[9]                                                                                                                                                ; 6.743             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[23]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_baddr[1]                                                                                                                                                ; 6.728             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[22]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_baddr[0]                                                                                                                                                ; 6.728             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[4]                                                                                                                            ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_caddr[4]                                                                                                                                                ; 6.695             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[15]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[6]                                                                                                                                                ; 6.674             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[8]                                                                                                                            ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_caddr[8]                                                                                                                                                ; 6.649             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[11]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[2]                                                                                                                                                ; 6.594             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_bwp|dffe12a[6]             ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[8]                                                                                                                                                ; 6.535             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|dffpipe_fd9:rs_brp|dffe12a[6]             ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[8]                                                                                                                                                ; 6.535             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[17]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[8]                                                                                                                                                ; 6.456             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[16]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[7]                                                                                                                                                ; 6.419             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[7]                                                                                                                            ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_caddr[7]                                                                                                                                                ; 6.418             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[6]                                                                                                                            ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_caddr[6]                                                                                                                                                ; 6.415             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[5]                                                                                                                            ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_caddr[5]                                                                                                                                                ; 6.407             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[12]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[3]                                                                                                                                                ; 6.403             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[14]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[5]                                                                                                                                                ; 6.396             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[13]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[4]                                                                                                                                                ; 6.396             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[10]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[1]                                                                                                                                                ; 6.394             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[3]                                                                                                                            ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_caddr[3]                                                                                                                                                ; 6.392             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[9]                                                                                                                            ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[0]                                                                                                                                                ; 6.387             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|rd_sdram_addr[21]                                                                                                                           ; sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[12]                                                                                                                                               ; 6.373             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|wrptr_g[3]                                ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|altsyncram_3b11:fifo_ram|ram_block5a0~porta_address_reg0 ; 0.460             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|wrptr_g[4]                                ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|altsyncram_3b11:fifo_ram|ram_block5a0~porta_address_reg0 ; 0.460             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|wrptr_g[1]                                ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|altsyncram_3b11:fifo_ram|ram_block5a0~porta_address_reg0 ; 0.460             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|wrptr_g[0]                                ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|altsyncram_3b11:fifo_ram|ram_block5a0~porta_address_reg0 ; 0.358             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                              ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a8~portb_address_reg0                           ; 0.288             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                              ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a8~portb_address_reg0                           ; 0.288             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                              ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a8~portb_address_reg0                           ; 0.288             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                              ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a8~portb_address_reg0                           ; 0.287             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                              ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a8~portb_address_reg0                           ; 0.287             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                              ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                                       ; 0.138             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                              ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                                       ; 0.137             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                              ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                                       ; 0.135             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                              ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                                       ; 0.135             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5    ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]              ; 0.134             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4    ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]              ; 0.132             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|wrptr_g[5]                                                          ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a8~porta_address_reg0                           ; 0.129             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[0] ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[1]                ; 0.118             ;
; uart_rx:uart_rx_inst|data[5]                                                                                                                                                   ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|altsyncram_3b11:fifo_ram|ram_block5a5~porta_datain_reg0  ; 0.103             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|wrptr_g[6]                                                          ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a8~porta_address_reg0                           ; 0.025             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|wrptr_g[4]                                                          ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a8~porta_address_reg0                           ; 0.025             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|wrptr_g[2]                                                          ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a8~porta_address_reg0                           ; 0.025             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|wrptr_g[3]                                                          ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a8~porta_address_reg0                           ; 0.025             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|wrptr_g[1]                                                          ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a8~porta_address_reg0                           ; 0.020             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|wrptr_g[0]                                                          ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|altsyncram_jc11:fifo_ram|ram_block5a8~porta_address_reg0                           ; 0.020             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                        ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                                ; 0.020             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                              ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                                       ; 0.019             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                              ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_rd:fifo_rd_inst|dcfifo:dcfifo_component|dcfifo_cnl1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                             ; 0.016             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[5] ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[7]                ; 0.016             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a1 ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p|parity8                      ; 0.016             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p|parity8       ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[1]                ; 0.016             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6    ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]              ; 0.016             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[2] ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p|counter10a[4]                ; 0.015             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a0 ; sdram_ctrl_top:sdram_ctrl_top_inst|fifo_wr:fifo_wr_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gl1:auto_generated|a_graycounter_njc:wrptr_g1p|parity8                      ; 0.014             ;
; uart_rx:uart_rx_inst|START_BIT[3]                                                                                                                                              ; uart_rx:uart_rx_inst|START_BIT[3]                                                                                                                                                             ; 0.014             ;
; uart_rx:uart_rx_inst|bps_cnt[7]                                                                                                                                                ; uart_rx:uart_rx_inst|bps_cnt[7]                                                                                                                                                               ; 0.014             ;
; uart_rx:uart_rx_inst|data_get[7][2]                                                                                                                                            ; uart_rx:uart_rx_inst|data_get[7][2]                                                                                                                                                           ; 0.012             ;
; uart_rx:uart_rx_inst|data_get[6][2]                                                                                                                                            ; uart_rx:uart_rx_inst|data_get[6][2]                                                                                                                                                           ; 0.012             ;
; uart_rx:uart_rx_inst|data_get[3][2]                                                                                                                                            ; uart_rx:uart_rx_inst|data_get[3][2]                                                                                                                                                           ; 0.012             ;
; uart_rx:uart_rx_inst|data_get[2][2]                                                                                                                                            ; uart_rx:uart_rx_inst|data_get[2][2]                                                                                                                                                           ; 0.012             ;
; uart_rx:uart_rx_inst|div_cnt[12]                                                                                                                                               ; uart_rx:uart_rx_inst|div_cnt[12]                                                                                                                                                              ; 0.012             ;
; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|caddr_r[6]                                                                                                       ; sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|address[6]                                                                                                                      ; 0.010             ;
; tft_lcd:tft_lcd_inst|Vcount_r[11]                                                                                                                                              ; tft_lcd:tft_lcd_inst|Vcount_r[11]                                                                                                                                                             ; 0.010             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 98 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "UART_to_TFT"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (15536): Implemented PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type, but with warnings
    Warning (15559): Can't achieve requested value -150.0 degrees for clock output pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] of parameter phase shift -- achieved value of -148.9 degrees
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 13, clock division of 20, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -149 degrees (-4135 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): TimeQuest Timing Analyzer is analyzing 25 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_0gl1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_md9:dffpipe11|dffe12a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ld9:dffpipe8|dffe9a* 
    Info (332165): Entity dcfifo_cnl1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_od9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_nd9:dffpipe6|dffe7a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'UART_to_TFT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: sdram_ctrl_top_inst|fifo_rd_inst|dcfifo_component|auto_generated|op_2~14  from: cin  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C3 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node sdram_ctrl_top:sdram_ctrl_top_inst|sd_caddr[7]~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|address[10]
        Info (176357): Destination node sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|address_b[0]~0
        Info (176357): Destination node sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|command[2]~7
        Info (176357): Destination node sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[13]~35
        Info (176357): Destination node sdram_ctrl_top:sdram_ctrl_top_inst|wr_sdram_addr[13]~36
        Info (176357): Destination node sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst|address[0]~7
        Info (176357): Destination node sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[0]
        Info (176357): Destination node sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[1]
        Info (176357): Destination node sdram_ctrl_top:sdram_ctrl_top_inst|sd_raddr[2]
        Info (176357): Destination node sdram_ctrl_top:sdram_ctrl_top_inst|sd_caddr[3]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "TFT_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[3] feeds output pin "sd_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170089): 5e+02 ns of routing delay (approximately 1.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.99 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file E:/verilog/UART_to_TFT/prj/output_files/UART_to_TFT.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 5792 megabytes
    Info: Processing ended: Sat Jul 15 20:27:10 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/verilog/UART_to_TFT/prj/output_files/UART_to_TFT.fit.smsg.


