Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May  9 08:21:55 2023
| Host         : DAVID-OLIVE7A5C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.319       -1.490                     11                  690        0.126        0.000                      0                  690        3.750        0.000                       0                   215  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.319       -1.490                     11                  538        0.126        0.000                      0                  538        3.750        0.000                       0                   215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.822        0.000                      0                  152        0.605        0.000                      0                  152  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           11  Failing Endpoints,  Worst Slack       -0.319ns,  Total Violation       -1.490ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.313ns  (logic 2.953ns (55.577%)  route 2.360ns (44.423%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.819    10.422    nolabel_line123/register_file_reg_r2_0_7_0_5/WCLK
    SLICE_X14Y41         RAMD32                                       r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.764 r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=2, routed)           0.804    12.568    nolabel_line123/mem_wb_reg[reg_write][4]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.331    12.899 r  nolabel_line123/pc[15]_i_23_comp/O
                         net (fo=1, routed)           0.428    13.327    nolabel_line123/pc[15]_i_23_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.451 r  nolabel_line123/pc[15]_i_18/O
                         net (fo=1, routed)           0.000    13.451    nolabel_line123/pc[15]_i_18_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.001 r  nolabel_line123/pc_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.001    nolabel_line123/pc_reg[15]_i_11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.158 r  nolabel_line123/pc_reg[15]_i_5/CO[1]
                         net (fo=5, routed)           0.543    14.701    nolabel_line101/CO[0]
    SLICE_X24Y41         LUT4 (Prop_lut4_I0_O)        0.329    15.030 r  nolabel_line101/pc[12]_i_3/O
                         net (fo=9, routed)           0.585    15.615    nolabel_line101/pc_src
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.120    15.735 r  nolabel_line101/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    15.735    nolabel_line101/next_address[0]
    SLICE_X27Y41         FDCE                                         r  nolabel_line101/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.687    15.109    nolabel_line101/clk_IBUF_BUFG
    SLICE_X27Y41         FDCE                                         r  nolabel_line101/pc_reg[0]/C
                         clock pessimism              0.267    15.377    
                         clock uncertainty           -0.035    15.341    
    SLICE_X27Y41         FDCE (Setup_fdce_C_D)        0.075    15.416    nolabel_line101/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                         -15.735    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (VIOLATED) :        -0.227ns  (required time - arrival time)
  Source:                 nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/pc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.177ns  (logic 2.957ns (57.115%)  route 2.220ns (42.885%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.819    10.422    nolabel_line123/register_file_reg_r2_0_7_0_5/WCLK
    SLICE_X14Y41         RAMD32                                       r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.764 r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=2, routed)           0.804    12.568    nolabel_line123/mem_wb_reg[reg_write][4]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.331    12.899 r  nolabel_line123/pc[15]_i_23_comp/O
                         net (fo=1, routed)           0.428    13.327    nolabel_line123/pc[15]_i_23_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.451 r  nolabel_line123/pc[15]_i_18/O
                         net (fo=1, routed)           0.000    13.451    nolabel_line123/pc[15]_i_18_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.001 r  nolabel_line123/pc_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.001    nolabel_line123/pc_reg[15]_i_11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.158 r  nolabel_line123/pc_reg[15]_i_5/CO[1]
                         net (fo=5, routed)           0.543    14.701    nolabel_line101/CO[0]
    SLICE_X24Y41         LUT4 (Prop_lut4_I0_O)        0.329    15.030 r  nolabel_line101/pc[12]_i_3/O
                         net (fo=9, routed)           0.445    15.475    nolabel_line101/pc_src
    SLICE_X27Y42         LUT5 (Prop_lut5_I3_O)        0.124    15.599 r  nolabel_line101/pc[2]_i_1/O
                         net (fo=1, routed)           0.000    15.599    nolabel_line101/next_address[2]
    SLICE_X27Y42         FDCE                                         r  nolabel_line101/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.687    15.109    nolabel_line101/clk_IBUF_BUFG
    SLICE_X27Y42         FDCE                                         r  nolabel_line101/pc_reg[2]/C
                         clock pessimism              0.267    15.377    
                         clock uncertainty           -0.035    15.341    
    SLICE_X27Y42         FDCE (Setup_fdce_C_D)        0.031    15.372    nolabel_line101/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -15.599    
  -------------------------------------------------------------------
                         slack                                 -0.227    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/pc_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.095ns  (logic 2.957ns (58.042%)  route 2.138ns (41.958%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.819    10.422    nolabel_line123/register_file_reg_r2_0_7_0_5/WCLK
    SLICE_X14Y41         RAMD32                                       r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.764 r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=2, routed)           0.804    12.568    nolabel_line123/mem_wb_reg[reg_write][4]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.331    12.899 r  nolabel_line123/pc[15]_i_23_comp/O
                         net (fo=1, routed)           0.428    13.327    nolabel_line123/pc[15]_i_23_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.451 r  nolabel_line123/pc[15]_i_18/O
                         net (fo=1, routed)           0.000    13.451    nolabel_line123/pc[15]_i_18_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.001 r  nolabel_line123/pc_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.001    nolabel_line123/pc_reg[15]_i_11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.158 r  nolabel_line123/pc_reg[15]_i_5/CO[1]
                         net (fo=5, routed)           0.543    14.701    nolabel_line101/CO[0]
    SLICE_X24Y41         LUT4 (Prop_lut4_I0_O)        0.329    15.030 r  nolabel_line101/pc[12]_i_3/O
                         net (fo=9, routed)           0.363    15.392    nolabel_line101/pc_src
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    15.516 r  nolabel_line101/pc[11]_i_1/O
                         net (fo=1, routed)           0.000    15.516    nolabel_line101/next_address__0[11]
    SLICE_X26Y41         FDCE                                         r  nolabel_line101/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.687    15.109    nolabel_line101/clk_IBUF_BUFG
    SLICE_X26Y41         FDCE                                         r  nolabel_line101/pc_reg[11]/C
                         clock pessimism              0.267    15.377    
                         clock uncertainty           -0.035    15.341    
    SLICE_X26Y41         FDCE (Setup_fdce_C_D)        0.029    15.370    nolabel_line101/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -15.516    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.143ns  (required time - arrival time)
  Source:                 nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/pc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.095ns  (logic 2.957ns (58.042%)  route 2.138ns (41.958%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.819    10.422    nolabel_line123/register_file_reg_r2_0_7_0_5/WCLK
    SLICE_X14Y41         RAMD32                                       r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.764 r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=2, routed)           0.804    12.568    nolabel_line123/mem_wb_reg[reg_write][4]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.331    12.899 r  nolabel_line123/pc[15]_i_23_comp/O
                         net (fo=1, routed)           0.428    13.327    nolabel_line123/pc[15]_i_23_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.451 r  nolabel_line123/pc[15]_i_18/O
                         net (fo=1, routed)           0.000    13.451    nolabel_line123/pc[15]_i_18_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.001 r  nolabel_line123/pc_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.001    nolabel_line123/pc_reg[15]_i_11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.158 r  nolabel_line123/pc_reg[15]_i_5/CO[1]
                         net (fo=5, routed)           0.543    14.701    nolabel_line101/CO[0]
    SLICE_X24Y41         LUT4 (Prop_lut4_I0_O)        0.329    15.030 r  nolabel_line101/pc[12]_i_3/O
                         net (fo=9, routed)           0.363    15.392    nolabel_line101/pc_src
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    15.516 r  nolabel_line101/pc[4]_i_1/O
                         net (fo=1, routed)           0.000    15.516    nolabel_line101/next_address__0[4]
    SLICE_X26Y41         FDCE                                         r  nolabel_line101/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.687    15.109    nolabel_line101/clk_IBUF_BUFG
    SLICE_X26Y41         FDCE                                         r  nolabel_line101/pc_reg[4]/C
                         clock pessimism              0.267    15.377    
                         clock uncertainty           -0.035    15.341    
    SLICE_X26Y41         FDCE (Setup_fdce_C_D)        0.032    15.373    nolabel_line101/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                         -15.516    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/pc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.092ns  (logic 2.957ns (58.076%)  route 2.135ns (41.924%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.819    10.422    nolabel_line123/register_file_reg_r2_0_7_0_5/WCLK
    SLICE_X14Y41         RAMD32                                       r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.764 r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=2, routed)           0.804    12.568    nolabel_line123/mem_wb_reg[reg_write][4]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.331    12.899 r  nolabel_line123/pc[15]_i_23_comp/O
                         net (fo=1, routed)           0.428    13.327    nolabel_line123/pc[15]_i_23_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.451 r  nolabel_line123/pc[15]_i_18/O
                         net (fo=1, routed)           0.000    13.451    nolabel_line123/pc[15]_i_18_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.001 r  nolabel_line123/pc_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.001    nolabel_line123/pc_reg[15]_i_11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.158 r  nolabel_line123/pc_reg[15]_i_5/CO[1]
                         net (fo=5, routed)           0.543    14.701    nolabel_line101/CO[0]
    SLICE_X24Y41         LUT4 (Prop_lut4_I0_O)        0.329    15.030 r  nolabel_line101/pc[12]_i_3/O
                         net (fo=9, routed)           0.360    15.389    nolabel_line101/pc_src
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    15.513 r  nolabel_line101/pc[9]_i_1/O
                         net (fo=1, routed)           0.000    15.513    nolabel_line101/next_address__0[9]
    SLICE_X26Y41         FDCE                                         r  nolabel_line101/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.687    15.109    nolabel_line101/clk_IBUF_BUFG
    SLICE_X26Y41         FDCE                                         r  nolabel_line101/pc_reg[9]/C
                         clock pessimism              0.267    15.377    
                         clock uncertainty           -0.035    15.341    
    SLICE_X26Y41         FDCE (Setup_fdce_C_D)        0.031    15.372    nolabel_line101/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -15.513    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/pc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.091ns  (logic 2.957ns (58.078%)  route 2.134ns (41.922%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.819    10.422    nolabel_line123/register_file_reg_r2_0_7_0_5/WCLK
    SLICE_X14Y41         RAMD32                                       r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.764 r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=2, routed)           0.804    12.568    nolabel_line123/mem_wb_reg[reg_write][4]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.331    12.899 r  nolabel_line123/pc[15]_i_23_comp/O
                         net (fo=1, routed)           0.428    13.327    nolabel_line123/pc[15]_i_23_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.451 r  nolabel_line123/pc[15]_i_18/O
                         net (fo=1, routed)           0.000    13.451    nolabel_line123/pc[15]_i_18_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.001 r  nolabel_line123/pc_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.001    nolabel_line123/pc_reg[15]_i_11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.158 r  nolabel_line123/pc_reg[15]_i_5/CO[1]
                         net (fo=5, routed)           0.543    14.701    nolabel_line101/CO[0]
    SLICE_X24Y41         LUT4 (Prop_lut4_I0_O)        0.329    15.030 r  nolabel_line101/pc[12]_i_3/O
                         net (fo=9, routed)           0.359    15.389    nolabel_line101/pc_src
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    15.513 r  nolabel_line101/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    15.513    nolabel_line101/next_address__0[6]
    SLICE_X26Y41         FDCE                                         r  nolabel_line101/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.687    15.109    nolabel_line101/clk_IBUF_BUFG
    SLICE_X26Y41         FDCE                                         r  nolabel_line101/pc_reg[6]/C
                         clock pessimism              0.267    15.377    
                         clock uncertainty           -0.035    15.341    
    SLICE_X26Y41         FDCE (Setup_fdce_C_D)        0.031    15.372    nolabel_line101/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -15.513    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.139ns  (required time - arrival time)
  Source:                 nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/pc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.087ns  (logic 2.957ns (58.126%)  route 2.130ns (41.874%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.819    10.422    nolabel_line123/register_file_reg_r2_0_7_0_5/WCLK
    SLICE_X14Y41         RAMD32                                       r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.764 r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=2, routed)           0.804    12.568    nolabel_line123/mem_wb_reg[reg_write][4]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.331    12.899 r  nolabel_line123/pc[15]_i_23_comp/O
                         net (fo=1, routed)           0.428    13.327    nolabel_line123/pc[15]_i_23_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.451 r  nolabel_line123/pc[15]_i_18/O
                         net (fo=1, routed)           0.000    13.451    nolabel_line123/pc[15]_i_18_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.001 r  nolabel_line123/pc_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.001    nolabel_line123/pc_reg[15]_i_11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.158 r  nolabel_line123/pc_reg[15]_i_5/CO[1]
                         net (fo=5, routed)           0.543    14.701    nolabel_line101/CO[0]
    SLICE_X24Y41         LUT4 (Prop_lut4_I0_O)        0.329    15.030 r  nolabel_line101/pc[12]_i_3/O
                         net (fo=9, routed)           0.355    15.385    nolabel_line101/pc_src
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124    15.509 r  nolabel_line101/pc[7]_i_1/O
                         net (fo=1, routed)           0.000    15.509    nolabel_line101/next_address__0[7]
    SLICE_X27Y41         FDCE                                         r  nolabel_line101/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.687    15.109    nolabel_line101/clk_IBUF_BUFG
    SLICE_X27Y41         FDCE                                         r  nolabel_line101/pc_reg[7]/C
                         clock pessimism              0.267    15.377    
                         clock uncertainty           -0.035    15.341    
    SLICE_X27Y41         FDCE (Setup_fdce_C_D)        0.029    15.370    nolabel_line101/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -15.509    
  -------------------------------------------------------------------
                         slack                                 -0.139    

Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/pc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.084ns  (logic 2.957ns (58.160%)  route 2.127ns (41.840%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.819    10.422    nolabel_line123/register_file_reg_r2_0_7_0_5/WCLK
    SLICE_X14Y41         RAMD32                                       r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.764 r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=2, routed)           0.804    12.568    nolabel_line123/mem_wb_reg[reg_write][4]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.331    12.899 r  nolabel_line123/pc[15]_i_23_comp/O
                         net (fo=1, routed)           0.428    13.327    nolabel_line123/pc[15]_i_23_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.451 r  nolabel_line123/pc[15]_i_18/O
                         net (fo=1, routed)           0.000    13.451    nolabel_line123/pc[15]_i_18_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.001 r  nolabel_line123/pc_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.001    nolabel_line123/pc_reg[15]_i_11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.158 r  nolabel_line123/pc_reg[15]_i_5/CO[1]
                         net (fo=5, routed)           0.543    14.701    nolabel_line101/CO[0]
    SLICE_X24Y41         LUT4 (Prop_lut4_I0_O)        0.329    15.030 r  nolabel_line101/pc[12]_i_3/O
                         net (fo=9, routed)           0.352    15.382    nolabel_line101/pc_src
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.124    15.506 r  nolabel_line101/pc[8]_i_1/O
                         net (fo=1, routed)           0.000    15.506    nolabel_line101/next_address__0[8]
    SLICE_X27Y41         FDCE                                         r  nolabel_line101/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.687    15.109    nolabel_line101/clk_IBUF_BUFG
    SLICE_X27Y41         FDCE                                         r  nolabel_line101/pc_reg[8]/C
                         clock pessimism              0.267    15.377    
                         clock uncertainty           -0.035    15.341    
    SLICE_X27Y41         FDCE (Setup_fdce_C_D)        0.031    15.372    nolabel_line101/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -15.506    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (VIOLATED) :        -0.037ns  (required time - arrival time)
  Source:                 nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/pc_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.032ns  (logic 2.953ns (58.689%)  route 2.079ns (41.311%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.819    10.422    nolabel_line123/register_file_reg_r2_0_7_0_5/WCLK
    SLICE_X14Y41         RAMD32                                       r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.764 r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=2, routed)           0.804    12.568    nolabel_line123/mem_wb_reg[reg_write][4]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.331    12.899 r  nolabel_line123/pc[15]_i_23_comp/O
                         net (fo=1, routed)           0.428    13.327    nolabel_line123/pc[15]_i_23_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.451 r  nolabel_line123/pc[15]_i_18/O
                         net (fo=1, routed)           0.000    13.451    nolabel_line123/pc[15]_i_18_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.001 r  nolabel_line123/pc_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.001    nolabel_line123/pc_reg[15]_i_11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.158 r  nolabel_line123/pc_reg[15]_i_5/CO[1]
                         net (fo=5, routed)           0.543    14.701    nolabel_line101/CO[0]
    SLICE_X24Y41         LUT4 (Prop_lut4_I0_O)        0.329    15.030 r  nolabel_line101/pc[12]_i_3/O
                         net (fo=9, routed)           0.304    15.333    nolabel_line101/pc_src
    SLICE_X24Y41         LUT5 (Prop_lut5_I3_O)        0.120    15.453 r  nolabel_line101/pc[10]_i_1/O
                         net (fo=1, routed)           0.000    15.453    nolabel_line101/next_address__0[10]
    SLICE_X24Y41         FDCE                                         r  nolabel_line101/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.687    15.109    nolabel_line101/clk_IBUF_BUFG
    SLICE_X24Y41         FDCE                                         r  nolabel_line101/pc_reg[10]/C
                         clock pessimism              0.267    15.377    
                         clock uncertainty           -0.035    15.341    
    SLICE_X24Y41         FDCE (Setup_fdce_C_D)        0.075    15.416    nolabel_line101/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                         -15.453    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line101/pc_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.985ns  (logic 2.957ns (59.319%)  route 2.028ns (40.681%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns = ( 10.422 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.819    10.422    nolabel_line123/register_file_reg_r2_0_7_0_5/WCLK
    SLICE_X14Y41         RAMD32                                       r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342    11.764 r  nolabel_line123/register_file_reg_r2_0_7_0_5/RAMC/O
                         net (fo=2, routed)           0.804    12.568    nolabel_line123/mem_wb_reg[reg_write][4]
    SLICE_X21Y40         LUT6 (Prop_lut6_I3_O)        0.331    12.899 r  nolabel_line123/pc[15]_i_23_comp/O
                         net (fo=1, routed)           0.428    13.327    nolabel_line123/pc[15]_i_23_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.451 r  nolabel_line123/pc[15]_i_18/O
                         net (fo=1, routed)           0.000    13.451    nolabel_line123/pc[15]_i_18_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.001 r  nolabel_line123/pc_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.001    nolabel_line123/pc_reg[15]_i_11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.158 r  nolabel_line123/pc_reg[15]_i_5/CO[1]
                         net (fo=5, routed)           0.370    14.528    nolabel_line101/CO[0]
    SLICE_X23Y42         LUT4 (Prop_lut4_I0_O)        0.329    14.857 r  nolabel_line101/pc[12]_i_3_replica/O
                         net (fo=4, routed)           0.426    15.283    nolabel_line101/pc_src_repN
    SLICE_X23Y41         LUT5 (Prop_lut5_I3_O)        0.124    15.407 r  nolabel_line101/pc[12]_i_1/O
                         net (fo=1, routed)           0.000    15.407    nolabel_line101/next_address__0[12]
    SLICE_X23Y41         FDCE                                         r  nolabel_line101/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.688    15.110    nolabel_line101/clk_IBUF_BUFG
    SLICE_X23Y41         FDCE                                         r  nolabel_line101/pc_reg[12]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X23Y41         FDCE (Setup_fdce_C_D)        0.031    15.373    nolabel_line101/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                         -15.407    
  -------------------------------------------------------------------
                         slack                                 -0.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ex_mem_reg[alu_result][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line271/ram_reg_0_15_2_2/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.866%)  route 0.241ns (63.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.639     1.559    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  ex_mem_reg[alu_result][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  ex_mem_reg[alu_result][3]/Q
                         net (fo=22, routed)          0.241     1.941    nolabel_line271/ram_reg_0_15_2_2/A3
    SLICE_X14Y38         RAMS32                                       r  nolabel_line271/ram_reg_0_15_2_2/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.914     2.079    nolabel_line271/ram_reg_0_15_2_2/WCLK
    SLICE_X14Y38         RAMS32                                       r  nolabel_line271/ram_reg_0_15_2_2/SP/CLK
                         clock pessimism             -0.504     1.575    
    SLICE_X14Y38         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.815    nolabel_line271/ram_reg_0_15_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ex_mem_reg[alu_result][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line271/ram_reg_0_15_3_3/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.866%)  route 0.241ns (63.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.639     1.559    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  ex_mem_reg[alu_result][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  ex_mem_reg[alu_result][3]/Q
                         net (fo=22, routed)          0.241     1.941    nolabel_line271/ram_reg_0_15_3_3/A3
    SLICE_X14Y38         RAMS32                                       r  nolabel_line271/ram_reg_0_15_3_3/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.914     2.079    nolabel_line271/ram_reg_0_15_3_3/WCLK
    SLICE_X14Y38         RAMS32                                       r  nolabel_line271/ram_reg_0_15_3_3/SP/CLK
                         clock pessimism             -0.504     1.575    
    SLICE_X14Y38         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.815    nolabel_line271/ram_reg_0_15_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ex_mem_reg[alu_result][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line271/ram_reg_0_15_4_4/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.866%)  route 0.241ns (63.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.639     1.559    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  ex_mem_reg[alu_result][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  ex_mem_reg[alu_result][3]/Q
                         net (fo=22, routed)          0.241     1.941    nolabel_line271/ram_reg_0_15_4_4/A3
    SLICE_X14Y38         RAMS32                                       r  nolabel_line271/ram_reg_0_15_4_4/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.914     2.079    nolabel_line271/ram_reg_0_15_4_4/WCLK
    SLICE_X14Y38         RAMS32                                       r  nolabel_line271/ram_reg_0_15_4_4/SP/CLK
                         clock pessimism             -0.504     1.575    
    SLICE_X14Y38         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.815    nolabel_line271/ram_reg_0_15_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ex_mem_reg[alu_result][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line271/ram_reg_0_15_5_5/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.866%)  route 0.241ns (63.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.639     1.559    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  ex_mem_reg[alu_result][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  ex_mem_reg[alu_result][3]/Q
                         net (fo=22, routed)          0.241     1.941    nolabel_line271/ram_reg_0_15_5_5/A3
    SLICE_X14Y38         RAMS32                                       r  nolabel_line271/ram_reg_0_15_5_5/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.914     2.079    nolabel_line271/ram_reg_0_15_5_5/WCLK
    SLICE_X14Y38         RAMS32                                       r  nolabel_line271/ram_reg_0_15_5_5/SP/CLK
                         clock pessimism             -0.504     1.575    
    SLICE_X14Y38         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.815    nolabel_line271/ram_reg_0_15_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ex_mem_reg[alu_result][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line271/ram_reg_0_15_13_13/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.512%)  route 0.268ns (65.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.639     1.559    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  ex_mem_reg[alu_result][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  ex_mem_reg[alu_result][3]/Q
                         net (fo=22, routed)          0.268     1.967    nolabel_line271/ram_reg_0_15_13_13/A3
    SLICE_X14Y37         RAMS32                                       r  nolabel_line271/ram_reg_0_15_13_13/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.912     2.077    nolabel_line271/ram_reg_0_15_13_13/WCLK
    SLICE_X14Y37         RAMS32                                       r  nolabel_line271/ram_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.504     1.573    
    SLICE_X14Y37         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.813    nolabel_line271/ram_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ex_mem_reg[alu_result][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line271/ram_reg_0_15_14_14/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.512%)  route 0.268ns (65.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.639     1.559    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  ex_mem_reg[alu_result][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  ex_mem_reg[alu_result][3]/Q
                         net (fo=22, routed)          0.268     1.967    nolabel_line271/ram_reg_0_15_14_14/A3
    SLICE_X14Y37         RAMS32                                       r  nolabel_line271/ram_reg_0_15_14_14/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.912     2.077    nolabel_line271/ram_reg_0_15_14_14/WCLK
    SLICE_X14Y37         RAMS32                                       r  nolabel_line271/ram_reg_0_15_14_14/SP/CLK
                         clock pessimism             -0.504     1.573    
    SLICE_X14Y37         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.813    nolabel_line271/ram_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ex_mem_reg[alu_result][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line271/ram_reg_0_15_15_15/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.512%)  route 0.268ns (65.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.639     1.559    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  ex_mem_reg[alu_result][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  ex_mem_reg[alu_result][3]/Q
                         net (fo=22, routed)          0.268     1.967    nolabel_line271/ram_reg_0_15_15_15/A3
    SLICE_X14Y37         RAMS32                                       r  nolabel_line271/ram_reg_0_15_15_15/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.912     2.077    nolabel_line271/ram_reg_0_15_15_15/WCLK
    SLICE_X14Y37         RAMS32                                       r  nolabel_line271/ram_reg_0_15_15_15/SP/CLK
                         clock pessimism             -0.504     1.573    
    SLICE_X14Y37         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.813    nolabel_line271/ram_reg_0_15_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ex_mem_reg[alu_result][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line271/ram_reg_0_15_1_1/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.512%)  route 0.268ns (65.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.639     1.559    clk_IBUF_BUFG
    SLICE_X13Y38         FDCE                                         r  ex_mem_reg[alu_result][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  ex_mem_reg[alu_result][3]/Q
                         net (fo=22, routed)          0.268     1.967    nolabel_line271/ram_reg_0_15_1_1/A3
    SLICE_X14Y37         RAMS32                                       r  nolabel_line271/ram_reg_0_15_1_1/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.912     2.077    nolabel_line271/ram_reg_0_15_1_1/WCLK
    SLICE_X14Y37         RAMS32                                       r  nolabel_line271/ram_reg_0_15_1_1/SP/CLK
                         clock pessimism             -0.504     1.573    
    SLICE_X14Y37         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.813    nolabel_line271/ram_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 nolabel_line97/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line97/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.671     1.591    nolabel_line97/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  nolabel_line97/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.755 r  nolabel_line97/cnt_reg[10]/Q
                         net (fo=2, routed)           0.126     1.881    nolabel_line97/cnt_reg_n_0_[10]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.037 r  nolabel_line97/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.037    nolabel_line97/cnt_reg[8]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.090 r  nolabel_line97/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.090    nolabel_line97/cnt_reg[12]_i_1_n_7
    SLICE_X2Y50          FDRE                                         r  nolabel_line97/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.878     2.043    nolabel_line97/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  nolabel_line97/cnt_reg[12]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.926    nolabel_line97/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line97/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line97/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.671     1.591    nolabel_line97/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  nolabel_line97/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.755 r  nolabel_line97/cnt_reg[10]/Q
                         net (fo=2, routed)           0.126     1.881    nolabel_line97/cnt_reg_n_0_[10]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.037 r  nolabel_line97/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.037    nolabel_line97/cnt_reg[8]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.103 r  nolabel_line97/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.103    nolabel_line97/cnt_reg[12]_i_1_n_5
    SLICE_X2Y50          FDRE                                         r  nolabel_line97/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.878     2.043    nolabel_line97/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  nolabel_line97/cnt_reg[14]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.926    nolabel_line97/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y39     ex_mem_reg[alu_result][0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y42     ex_mem_reg[alu_result][10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X15Y42    ex_mem_reg[alu_result][11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y44    ex_mem_reg[alu_result][12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y44    ex_mem_reg[alu_result][13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y43    ex_mem_reg[alu_result][14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y43    ex_mem_reg[alu_result][15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y38    ex_mem_reg[alu_result][1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y40     ex_mem_reg[alu_result][2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y40    nolabel_line123/register_file_reg_r1_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 nolabel_line97/q2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id_reg[instruction][11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.580ns (12.575%)  route 4.032ns (87.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.900     5.503    nolabel_line97/clk_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  nolabel_line97/q2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  nolabel_line97/q2_reg[1]/Q
                         net (fo=2, routed)           0.857     6.816    nolabel_line97/q2[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     6.940 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         3.175    10.115    btn_enable[1]
    SLICE_X22Y42         FDCE                                         f  if_id_reg[instruction][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.688    15.110    clk_IBUF_BUFG
    SLICE_X22Y42         FDCE                                         r  if_id_reg[instruction][11]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X22Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.937    if_id_reg[instruction][11]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 nolabel_line97/q2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id_reg[instruction][12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.580ns (12.575%)  route 4.032ns (87.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.900     5.503    nolabel_line97/clk_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  nolabel_line97/q2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  nolabel_line97/q2_reg[1]/Q
                         net (fo=2, routed)           0.857     6.816    nolabel_line97/q2[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     6.940 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         3.175    10.115    btn_enable[1]
    SLICE_X22Y42         FDCE                                         f  if_id_reg[instruction][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.688    15.110    clk_IBUF_BUFG
    SLICE_X22Y42         FDCE                                         r  if_id_reg[instruction][12]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X22Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.937    if_id_reg[instruction][12]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 nolabel_line97/q2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id_reg[instruction][13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.580ns (12.575%)  route 4.032ns (87.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.900     5.503    nolabel_line97/clk_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  nolabel_line97/q2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  nolabel_line97/q2_reg[1]/Q
                         net (fo=2, routed)           0.857     6.816    nolabel_line97/q2[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     6.940 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         3.175    10.115    btn_enable[1]
    SLICE_X22Y42         FDCE                                         f  if_id_reg[instruction][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.688    15.110    clk_IBUF_BUFG
    SLICE_X22Y42         FDCE                                         r  if_id_reg[instruction][13]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X22Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.937    if_id_reg[instruction][13]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 nolabel_line97/q2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id_reg[instruction][14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.580ns (12.575%)  route 4.032ns (87.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.900     5.503    nolabel_line97/clk_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  nolabel_line97/q2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  nolabel_line97/q2_reg[1]/Q
                         net (fo=2, routed)           0.857     6.816    nolabel_line97/q2[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     6.940 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         3.175    10.115    btn_enable[1]
    SLICE_X22Y42         FDCE                                         f  if_id_reg[instruction][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.688    15.110    clk_IBUF_BUFG
    SLICE_X22Y42         FDCE                                         r  if_id_reg[instruction][14]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X22Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.937    if_id_reg[instruction][14]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 nolabel_line97/q2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id_reg[instruction][15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.580ns (12.575%)  route 4.032ns (87.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.900     5.503    nolabel_line97/clk_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  nolabel_line97/q2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  nolabel_line97/q2_reg[1]/Q
                         net (fo=2, routed)           0.857     6.816    nolabel_line97/q2[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     6.940 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         3.175    10.115    btn_enable[1]
    SLICE_X22Y42         FDCE                                         f  if_id_reg[instruction][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.688    15.110    clk_IBUF_BUFG
    SLICE_X22Y42         FDCE                                         r  if_id_reg[instruction][15]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X22Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.937    if_id_reg[instruction][15]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 nolabel_line97/q2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id_reg[instruction][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.580ns (12.575%)  route 4.032ns (87.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.900     5.503    nolabel_line97/clk_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  nolabel_line97/q2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  nolabel_line97/q2_reg[1]/Q
                         net (fo=2, routed)           0.857     6.816    nolabel_line97/q2[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     6.940 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         3.175    10.115    btn_enable[1]
    SLICE_X22Y42         FDCE                                         f  if_id_reg[instruction][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.688    15.110    clk_IBUF_BUFG
    SLICE_X22Y42         FDCE                                         r  if_id_reg[instruction][1]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X22Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.937    if_id_reg[instruction][1]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 nolabel_line97/q2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id_reg[instruction][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.580ns (12.575%)  route 4.032ns (87.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.900     5.503    nolabel_line97/clk_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  nolabel_line97/q2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  nolabel_line97/q2_reg[1]/Q
                         net (fo=2, routed)           0.857     6.816    nolabel_line97/q2[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     6.940 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         3.175    10.115    btn_enable[1]
    SLICE_X22Y42         FDCE                                         f  if_id_reg[instruction][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.688    15.110    clk_IBUF_BUFG
    SLICE_X22Y42         FDCE                                         r  if_id_reg[instruction][2]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X22Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.937    if_id_reg[instruction][2]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 nolabel_line97/q2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id_reg[instruction][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.580ns (12.575%)  route 4.032ns (87.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.900     5.503    nolabel_line97/clk_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  nolabel_line97/q2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  nolabel_line97/q2_reg[1]/Q
                         net (fo=2, routed)           0.857     6.816    nolabel_line97/q2[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     6.940 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         3.175    10.115    btn_enable[1]
    SLICE_X22Y42         FDCE                                         f  if_id_reg[instruction][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.688    15.110    clk_IBUF_BUFG
    SLICE_X22Y42         FDCE                                         r  if_id_reg[instruction][5]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X22Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.937    if_id_reg[instruction][5]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 nolabel_line97/q2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_reg[rd][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.580ns (12.946%)  route 3.900ns (87.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.900     5.503    nolabel_line97/clk_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  nolabel_line97/q2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  nolabel_line97/q2_reg[1]/Q
                         net (fo=2, routed)           0.857     6.816    nolabel_line97/q2[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     6.940 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         3.043     9.983    btn_enable[1]
    SLICE_X19Y41         FDCE                                         f  id_ex_reg[rd][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.688    15.110    clk_IBUF_BUFG
    SLICE_X19Y41         FDCE                                         r  id_ex_reg[rd][2]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X19Y41         FDCE (Recov_fdce_C_CLR)     -0.405    14.937    id_ex_reg[rd][2]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 nolabel_line97/q2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_wb_reg[read_data][13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.580ns (13.042%)  route 3.867ns (86.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 15.110 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.900     5.503    nolabel_line97/clk_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  nolabel_line97/q2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  nolabel_line97/q2_reg[1]/Q
                         net (fo=2, routed)           0.857     6.816    nolabel_line97/q2[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124     6.940 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         3.010     9.950    btn_enable[1]
    SLICE_X14Y37         FDCE                                         f  mem_wb_reg[read_data][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.688    15.110    clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  mem_wb_reg[read_data][13]/C
                         clock pessimism              0.267    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X14Y37         FDCE (Recov_fdce_C_CLR)     -0.319    15.023    mem_wb_reg[read_data][13]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                  5.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 nolabel_line97/q3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem_reg[alu_result][15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.327%)  route 0.366ns (63.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.641     1.561    nolabel_line97/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  nolabel_line97/q3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  nolabel_line97/q3_reg[1]/Q
                         net (fo=1, routed)           0.199     1.924    nolabel_line97/q3[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.969 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         0.167     2.136    btn_enable[1]
    SLICE_X10Y43         FDCE                                         f  ex_mem_reg[alu_result][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.916     2.081    clk_IBUF_BUFG
    SLICE_X10Y43         FDCE                                         r  ex_mem_reg[alu_result][15]/C
                         clock pessimism             -0.483     1.598    
    SLICE_X10Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.531    ex_mem_reg[alu_result][15]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 nolabel_line97/q3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem_reg[alu_result][10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.788%)  route 0.359ns (63.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.641     1.561    nolabel_line97/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  nolabel_line97/q3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  nolabel_line97/q3_reg[1]/Q
                         net (fo=1, routed)           0.199     1.924    nolabel_line97/q3[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.969 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         0.160     2.129    btn_enable[1]
    SLICE_X8Y42          FDCE                                         f  ex_mem_reg[alu_result][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.915     2.080    clk_IBUF_BUFG
    SLICE_X8Y42          FDCE                                         r  ex_mem_reg[alu_result][10]/C
                         clock pessimism             -0.504     1.576    
    SLICE_X8Y42          FDCE (Remov_fdce_C_CLR)     -0.067     1.509    ex_mem_reg[alu_result][10]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 nolabel_line97/q3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem_reg[alu_result][9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.788%)  route 0.359ns (63.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.641     1.561    nolabel_line97/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  nolabel_line97/q3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  nolabel_line97/q3_reg[1]/Q
                         net (fo=1, routed)           0.199     1.924    nolabel_line97/q3[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.969 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         0.160     2.129    btn_enable[1]
    SLICE_X8Y42          FDCE                                         f  ex_mem_reg[alu_result][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.915     2.080    clk_IBUF_BUFG
    SLICE_X8Y42          FDCE                                         r  ex_mem_reg[alu_result][9]/C
                         clock pessimism             -0.504     1.576    
    SLICE_X8Y42          FDCE (Remov_fdce_C_CLR)     -0.067     1.509    ex_mem_reg[alu_result][9]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 nolabel_line97/q3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem_reg[alu_result][5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.788%)  route 0.359ns (63.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.641     1.561    nolabel_line97/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  nolabel_line97/q3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  nolabel_line97/q3_reg[1]/Q
                         net (fo=1, routed)           0.199     1.924    nolabel_line97/q3[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.969 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         0.160     2.129    btn_enable[1]
    SLICE_X9Y42          FDCE                                         f  ex_mem_reg[alu_result][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.915     2.080    clk_IBUF_BUFG
    SLICE_X9Y42          FDCE                                         r  ex_mem_reg[alu_result][5]/C
                         clock pessimism             -0.504     1.576    
    SLICE_X9Y42          FDCE (Remov_fdce_C_CLR)     -0.092     1.484    ex_mem_reg[alu_result][5]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 nolabel_line97/q3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem_reg[rd][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.270%)  route 0.419ns (66.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.641     1.561    nolabel_line97/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  nolabel_line97/q3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  nolabel_line97/q3_reg[1]/Q
                         net (fo=1, routed)           0.199     1.924    nolabel_line97/q3[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.969 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         0.220     2.189    btn_enable[1]
    SLICE_X10Y42         FDCE                                         f  ex_mem_reg[rd][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.915     2.080    clk_IBUF_BUFG
    SLICE_X10Y42         FDCE                                         r  ex_mem_reg[rd][1]/C
                         clock pessimism             -0.483     1.597    
    SLICE_X10Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.530    ex_mem_reg[rd][1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 nolabel_line97/q3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem_reg[rd][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.270%)  route 0.419ns (66.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.641     1.561    nolabel_line97/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  nolabel_line97/q3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  nolabel_line97/q3_reg[1]/Q
                         net (fo=1, routed)           0.199     1.924    nolabel_line97/q3[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.969 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         0.220     2.189    btn_enable[1]
    SLICE_X10Y42         FDCE                                         f  ex_mem_reg[rd][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.915     2.080    clk_IBUF_BUFG
    SLICE_X10Y42         FDCE                                         r  ex_mem_reg[rd][2]/C
                         clock pessimism             -0.483     1.597    
    SLICE_X10Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.530    ex_mem_reg[rd][2]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 nolabel_line97/q3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_reg[rt][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.270%)  route 0.419ns (66.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.641     1.561    nolabel_line97/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  nolabel_line97/q3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  nolabel_line97/q3_reg[1]/Q
                         net (fo=1, routed)           0.199     1.924    nolabel_line97/q3[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.969 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         0.220     2.189    btn_enable[1]
    SLICE_X10Y42         FDCE                                         f  id_ex_reg[rt][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.915     2.080    clk_IBUF_BUFG
    SLICE_X10Y42         FDCE                                         r  id_ex_reg[rt][0]/C
                         clock pessimism             -0.483     1.597    
    SLICE_X10Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.530    id_ex_reg[rt][0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 nolabel_line97/q3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            id_ex_reg[rt][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.209ns (33.270%)  route 0.419ns (66.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.641     1.561    nolabel_line97/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  nolabel_line97/q3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  nolabel_line97/q3_reg[1]/Q
                         net (fo=1, routed)           0.199     1.924    nolabel_line97/q3[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.969 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         0.220     2.189    btn_enable[1]
    SLICE_X10Y42         FDCE                                         f  id_ex_reg[rt][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.915     2.080    clk_IBUF_BUFG
    SLICE_X10Y42         FDCE                                         r  id_ex_reg[rt][1]/C
                         clock pessimism             -0.483     1.597    
    SLICE_X10Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.530    id_ex_reg[rt][1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 nolabel_line97/q3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem_reg[alu_result][12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.111%)  route 0.422ns (66.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.641     1.561    nolabel_line97/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  nolabel_line97/q3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  nolabel_line97/q3_reg[1]/Q
                         net (fo=1, routed)           0.199     1.924    nolabel_line97/q3[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.969 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         0.223     2.192    btn_enable[1]
    SLICE_X10Y44         FDCE                                         f  ex_mem_reg[alu_result][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.916     2.081    clk_IBUF_BUFG
    SLICE_X10Y44         FDCE                                         r  ex_mem_reg[alu_result][12]/C
                         clock pessimism             -0.483     1.598    
    SLICE_X10Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.531    ex_mem_reg[alu_result][12]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 nolabel_line97/q3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem_reg[alu_result][13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.111%)  route 0.422ns (66.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.641     1.561    nolabel_line97/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  nolabel_line97/q3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  nolabel_line97/q3_reg[1]/Q
                         net (fo=1, routed)           0.199     1.924    nolabel_line97/q3[1]
    SLICE_X8Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.969 f  nolabel_line97/pc[15]_i_3/O
                         net (fo=152, routed)         0.223     2.192    btn_enable[1]
    SLICE_X11Y44         FDCE                                         f  ex_mem_reg[alu_result][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.916     2.081    clk_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  ex_mem_reg[alu_result][13]/C
                         clock pessimism             -0.483     1.598    
    SLICE_X11Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.506    ex_mem_reg[alu_result][13]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.686    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.252ns  (logic 6.108ns (28.740%)  route 15.144ns (71.260%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=57, routed)          5.713     7.191    sw_IBUF[0]
    SLICE_X22Y38         LUT2 (Prop_lut2_I1_O)        0.152     7.343 f  cat_OBUF[6]_inst_i_24/O
                         net (fo=16, routed)          1.534     8.876    cat_OBUF[6]_inst_i_24_n_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I0_O)        0.326     9.202 f  cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.966    10.169    nolabel_line97/cat_OBUF[6]_inst_i_2_2
    SLICE_X23Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.293 r  nolabel_line97/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.998    11.290    nolabel_line97/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.414 r  nolabel_line97/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.622    14.036    nolabel_line97/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I2_O)        0.152    14.188 r  nolabel_line97/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.312    17.500    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    21.252 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.252    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.289ns  (logic 5.821ns (28.689%)  route 14.468ns (71.311%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=57, routed)          5.713     7.191    sw_IBUF[0]
    SLICE_X22Y38         LUT2 (Prop_lut2_I1_O)        0.152     7.343 r  cat_OBUF[6]_inst_i_24/O
                         net (fo=16, routed)          1.534     8.876    cat_OBUF[6]_inst_i_24_n_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I0_O)        0.326     9.202 r  cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.966    10.169    nolabel_line97/cat_OBUF[6]_inst_i_2_2
    SLICE_X23Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.293 f  nolabel_line97/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.998    11.290    nolabel_line97/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.414 f  nolabel_line97/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.622    14.036    nolabel_line97/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I2_O)        0.124    14.160 r  nolabel_line97/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.636    16.796    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    20.289 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.289    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.181ns  (logic 5.865ns (29.061%)  route 14.317ns (70.939%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=57, routed)          5.713     7.191    sw_IBUF[0]
    SLICE_X22Y38         LUT2 (Prop_lut2_I1_O)        0.152     7.343 f  cat_OBUF[6]_inst_i_24/O
                         net (fo=16, routed)          1.534     8.876    cat_OBUF[6]_inst_i_24_n_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I0_O)        0.326     9.202 f  cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.966    10.169    nolabel_line97/cat_OBUF[6]_inst_i_2_2
    SLICE_X23Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.293 r  nolabel_line97/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.998    11.290    nolabel_line97/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.414 r  nolabel_line97/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.614    14.029    nolabel_line97/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124    14.153 r  nolabel_line97/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.492    16.644    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    20.181 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.181    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.233ns  (logic 5.861ns (30.475%)  route 13.372ns (69.525%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=57, routed)          5.713     7.191    sw_IBUF[0]
    SLICE_X22Y38         LUT2 (Prop_lut2_I1_O)        0.152     7.343 f  cat_OBUF[6]_inst_i_24/O
                         net (fo=16, routed)          1.534     8.876    cat_OBUF[6]_inst_i_24_n_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I0_O)        0.326     9.202 f  cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.966    10.169    nolabel_line97/cat_OBUF[6]_inst_i_2_2
    SLICE_X23Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.293 r  nolabel_line97/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.998    11.290    nolabel_line97/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.414 r  nolabel_line97/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.102    13.516    nolabel_line97/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y61          LUT4 (Prop_lut4_I0_O)        0.124    13.640 r  nolabel_line97/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.059    15.699    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    19.233 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.233    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.129ns  (logic 6.116ns (31.974%)  route 13.012ns (68.026%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=57, routed)          5.713     7.191    sw_IBUF[0]
    SLICE_X22Y38         LUT2 (Prop_lut2_I1_O)        0.152     7.343 f  cat_OBUF[6]_inst_i_24/O
                         net (fo=16, routed)          1.534     8.876    cat_OBUF[6]_inst_i_24_n_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I0_O)        0.326     9.202 f  cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.966    10.169    nolabel_line97/cat_OBUF[6]_inst_i_2_2
    SLICE_X23Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.293 r  nolabel_line97/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.998    11.290    nolabel_line97/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.414 r  nolabel_line97/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.102    13.516    nolabel_line97/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y61          LUT4 (Prop_lut4_I0_O)        0.150    13.666 r  nolabel_line97/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.700    15.366    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    19.129 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.129    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.824ns  (logic 6.113ns (32.474%)  route 12.711ns (67.526%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=57, routed)          5.713     7.191    sw_IBUF[0]
    SLICE_X22Y38         LUT2 (Prop_lut2_I1_O)        0.152     7.343 f  cat_OBUF[6]_inst_i_24/O
                         net (fo=16, routed)          1.534     8.876    cat_OBUF[6]_inst_i_24_n_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I0_O)        0.326     9.202 f  cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.966    10.169    nolabel_line97/cat_OBUF[6]_inst_i_2_2
    SLICE_X23Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.293 r  nolabel_line97/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.998    11.290    nolabel_line97/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.414 r  nolabel_line97/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.828    13.242    nolabel_line97/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y51          LUT4 (Prop_lut4_I3_O)        0.152    13.394 r  nolabel_line97/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673    15.067    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    18.824 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.824    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.472ns  (logic 5.905ns (31.965%)  route 12.567ns (68.035%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=57, routed)          5.713     7.191    sw_IBUF[0]
    SLICE_X22Y38         LUT2 (Prop_lut2_I1_O)        0.152     7.343 f  cat_OBUF[6]_inst_i_24/O
                         net (fo=16, routed)          1.534     8.876    cat_OBUF[6]_inst_i_24_n_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I0_O)        0.326     9.202 f  cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.966    10.169    nolabel_line97/cat_OBUF[6]_inst_i_2_2
    SLICE_X23Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.293 r  nolabel_line97/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.998    11.290    nolabel_line97/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.414 r  nolabel_line97/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.828    13.242    nolabel_line97/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y51          LUT4 (Prop_lut4_I1_O)        0.124    13.366 r  nolabel_line97/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.529    14.895    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    18.472 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.472    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.885ns  (logic 5.365ns (41.635%)  route 7.521ns (58.365%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=57, routed)          3.724     5.201    sw_IBUF[0]
    SLICE_X8Y47          LUT4 (Prop_lut4_I2_O)        0.148     5.349 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.797     9.146    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.739    12.885 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.885    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.479ns  (logic 5.133ns (41.131%)  route 7.346ns (58.869%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=57, routed)          4.676     6.154    sw_IBUF[0]
    SLICE_X10Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.278 r  led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.670     8.948    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    12.479 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.479    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.264ns  (logic 5.122ns (41.764%)  route 7.142ns (58.236%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=57, routed)          3.724     5.201    sw_IBUF[0]
    SLICE_X8Y47          LUT4 (Prop_lut4_I2_O)        0.124     5.325 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.419     8.744    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.264 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.264    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.487ns  (logic 1.546ns (44.344%)  route 1.941ns (55.656%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  sw_IBUF[2]_inst/O
                         net (fo=33, routed)          1.182     1.435    sw_IBUF[2]
    SLICE_X8Y47          LUT4 (Prop_lut4_I3_O)        0.045     1.480 r  led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.758     2.239    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.487 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.487    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.518ns  (logic 1.544ns (43.871%)  route 1.975ns (56.129%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=57, routed)          1.372     1.617    sw_IBUF[0]
    SLICE_X9Y44          LUT5 (Prop_lut5_I1_O)        0.045     1.662 r  led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.603     2.265    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.518 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.518    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.561ns  (logic 1.554ns (43.628%)  route 2.007ns (56.372%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  sw_IBUF[2]_inst/O
                         net (fo=33, routed)          1.264     1.517    sw_IBUF[2]
    SLICE_X8Y47          LUT4 (Prop_lut4_I3_O)        0.045     1.562 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.743     2.305    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.561 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.561    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.572ns  (logic 1.621ns (45.373%)  route 1.952ns (54.627%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  sw_IBUF[1]_inst/O
                         net (fo=57, routed)          1.277     1.524    sw_IBUF[1]
    SLICE_X8Y47          LUT4 (Prop_lut4_I1_O)        0.048     1.572 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.674     2.247    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.325     3.572 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.572    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.595ns  (logic 1.544ns (42.935%)  route 2.052ns (57.065%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=57, routed)          1.114     1.359    sw_IBUF[0]
    SLICE_X6Y50          LUT4 (Prop_lut4_I2_O)        0.045     1.404 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.938     2.342    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.595 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.595    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.606ns  (logic 1.631ns (45.221%)  route 1.976ns (54.779%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  sw_IBUF[2]_inst/O
                         net (fo=33, routed)          1.182     1.435    sw_IBUF[2]
    SLICE_X8Y47          LUT4 (Prop_lut4_I3_O)        0.049     1.484 r  led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.793     2.277    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.329     3.606 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.606    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.615ns  (logic 1.611ns (44.552%)  route 2.005ns (55.448%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=57, routed)          1.114     1.359    sw_IBUF[0]
    SLICE_X6Y50          LUT4 (Prop_lut4_I2_O)        0.048     1.407 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.891     2.298    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.317     3.615 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.615    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.624ns  (logic 1.620ns (44.697%)  route 2.004ns (55.303%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  sw_IBUF[2]_inst/O
                         net (fo=33, routed)          1.264     1.517    sw_IBUF[2]
    SLICE_X8Y47          LUT4 (Prop_lut4_I3_O)        0.043     1.560 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.740     2.300    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.324     3.624 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.624    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.701ns  (logic 1.561ns (42.185%)  route 2.140ns (57.815%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=57, routed)          1.416     1.662    sw_IBUF[0]
    SLICE_X10Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.707 r  led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.723     2.430    led_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.701 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.701    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.719ns  (logic 1.567ns (42.146%)  route 2.152ns (57.854%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  sw_IBUF[2]_inst/O
                         net (fo=33, routed)          1.465     1.718    sw_IBUF[2]
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.687     2.449    led_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.719 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.719    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line97/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.139ns  (logic 4.918ns (28.697%)  route 12.220ns (71.303%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.726     5.329    nolabel_line97/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  nolabel_line97/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  nolabel_line97/cnt_reg[13]/Q
                         net (fo=29, routed)          3.232     9.079    nolabel_line97/sel0[0]
    SLICE_X24Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.203 r  nolabel_line97/cat_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           1.017    10.220    nolabel_line97/cat_OBUF[6]_inst_i_38_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.344 r  nolabel_line97/cat_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           1.167    11.511    nolabel_line97/cat_OBUF[6]_inst_i_28_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.635 r  nolabel_line97/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.870    12.506    nolabel_line97/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.630 r  nolabel_line97/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.622    15.251    nolabel_line97/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I2_O)        0.152    15.403 r  nolabel_line97/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.312    18.715    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    22.467 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.467    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line97/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.176ns  (logic 4.631ns (28.630%)  route 11.545ns (71.370%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.726     5.329    nolabel_line97/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  nolabel_line97/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     5.847 f  nolabel_line97/cnt_reg[13]/Q
                         net (fo=29, routed)          3.232     9.079    nolabel_line97/sel0[0]
    SLICE_X24Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.203 f  nolabel_line97/cat_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           1.017    10.220    nolabel_line97/cat_OBUF[6]_inst_i_38_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.344 f  nolabel_line97/cat_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           1.167    11.511    nolabel_line97/cat_OBUF[6]_inst_i_28_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.635 f  nolabel_line97/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.870    12.506    nolabel_line97/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.630 f  nolabel_line97/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.622    15.251    nolabel_line97/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I2_O)        0.124    15.375 r  nolabel_line97/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.636    18.011    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    21.504 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.504    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line97/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.068ns  (logic 4.675ns (29.097%)  route 11.393ns (70.903%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.726     5.329    nolabel_line97/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  nolabel_line97/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  nolabel_line97/cnt_reg[13]/Q
                         net (fo=29, routed)          3.232     9.079    nolabel_line97/sel0[0]
    SLICE_X24Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.203 r  nolabel_line97/cat_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           1.017    10.220    nolabel_line97/cat_OBUF[6]_inst_i_38_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.344 r  nolabel_line97/cat_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           1.167    11.511    nolabel_line97/cat_OBUF[6]_inst_i_28_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.635 r  nolabel_line97/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.870    12.506    nolabel_line97/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.630 r  nolabel_line97/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.614    15.244    nolabel_line97/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.124    15.368 r  nolabel_line97/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.492    17.860    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    21.397 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.397    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line97/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.120ns  (logic 4.672ns (30.897%)  route 10.448ns (69.103%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.726     5.329    nolabel_line97/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  nolabel_line97/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  nolabel_line97/cnt_reg[13]/Q
                         net (fo=29, routed)          3.232     9.079    nolabel_line97/sel0[0]
    SLICE_X24Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.203 r  nolabel_line97/cat_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           1.017    10.220    nolabel_line97/cat_OBUF[6]_inst_i_38_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.344 r  nolabel_line97/cat_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           1.167    11.511    nolabel_line97/cat_OBUF[6]_inst_i_28_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.635 r  nolabel_line97/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.870    12.506    nolabel_line97/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.630 r  nolabel_line97/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.102    14.732    nolabel_line97/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y61          LUT4 (Prop_lut4_I0_O)        0.124    14.856 r  nolabel_line97/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.059    16.915    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    20.448 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.448    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line97/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.015ns  (logic 4.927ns (32.811%)  route 10.089ns (67.189%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.726     5.329    nolabel_line97/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  nolabel_line97/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  nolabel_line97/cnt_reg[13]/Q
                         net (fo=29, routed)          3.232     9.079    nolabel_line97/sel0[0]
    SLICE_X24Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.203 r  nolabel_line97/cat_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           1.017    10.220    nolabel_line97/cat_OBUF[6]_inst_i_38_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.344 r  nolabel_line97/cat_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           1.167    11.511    nolabel_line97/cat_OBUF[6]_inst_i_28_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.635 r  nolabel_line97/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.870    12.506    nolabel_line97/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.630 r  nolabel_line97/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.102    14.732    nolabel_line97/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y61          LUT4 (Prop_lut4_I0_O)        0.150    14.882 r  nolabel_line97/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.700    16.581    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    20.344 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.344    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line97/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.711ns  (logic 4.923ns (33.467%)  route 9.788ns (66.533%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.726     5.329    nolabel_line97/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  nolabel_line97/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  nolabel_line97/cnt_reg[13]/Q
                         net (fo=29, routed)          3.232     9.079    nolabel_line97/sel0[0]
    SLICE_X24Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.203 r  nolabel_line97/cat_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           1.017    10.220    nolabel_line97/cat_OBUF[6]_inst_i_38_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.344 r  nolabel_line97/cat_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           1.167    11.511    nolabel_line97/cat_OBUF[6]_inst_i_28_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.635 r  nolabel_line97/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.870    12.506    nolabel_line97/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.630 r  nolabel_line97/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.828    14.458    nolabel_line97/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y51          LUT4 (Prop_lut4_I3_O)        0.152    14.610 r  nolabel_line97/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673    16.282    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    20.040 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.040    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line97/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.359ns  (logic 4.715ns (32.837%)  route 9.644ns (67.163%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.726     5.329    nolabel_line97/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  nolabel_line97/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  nolabel_line97/cnt_reg[13]/Q
                         net (fo=29, routed)          3.232     9.079    nolabel_line97/sel0[0]
    SLICE_X24Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.203 r  nolabel_line97/cat_OBUF[6]_inst_i_38/O
                         net (fo=4, routed)           1.017    10.220    nolabel_line97/cat_OBUF[6]_inst_i_38_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.344 r  nolabel_line97/cat_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           1.167    11.511    nolabel_line97/cat_OBUF[6]_inst_i_28_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.124    11.635 r  nolabel_line97/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.870    12.506    nolabel_line97/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.630 r  nolabel_line97/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.828    14.458    nolabel_line97/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y51          LUT4 (Prop_lut4_I1_O)        0.124    14.582 r  nolabel_line97/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.529    16.111    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    19.688 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.688    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line97/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.742ns  (logic 4.388ns (40.844%)  route 6.354ns (59.156%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.726     5.329    nolabel_line97/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  nolabel_line97/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     5.847 f  nolabel_line97/cnt_reg[14]/Q
                         net (fo=22, routed)          0.707     6.553    nolabel_line97/sel0[1]
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.148     6.701 r  nolabel_line97/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.648    12.349    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.722    16.071 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.071    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_mem_reg[rd][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.624ns  (logic 4.442ns (41.808%)  route 6.182ns (58.192%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.819     5.422    clk_IBUF_BUFG
    SLICE_X10Y42         FDCE                                         r  ex_mem_reg[rd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.518     5.940 r  ex_mem_reg[rd][2]/Q
                         net (fo=7, routed)           0.987     6.927    nolabel_line225/cat_OBUF[6]_inst_i_82_0[2]
    SLICE_X17Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.051 f  nolabel_line225/led_OBUF[5]_inst_i_4/O
                         net (fo=15, routed)          0.624     7.675    nolabel_line225/id_ex_reg[rs][2]
    SLICE_X16Y39         LUT2 (Prop_lut2_I0_O)        0.124     7.799 f  nolabel_line225/led_OBUF[4]_inst_i_2/O
                         net (fo=17, routed)          1.390     9.189    nolabel_line225_n_27
    SLICE_X8Y47          LUT4 (Prop_lut4_I0_O)        0.124     9.313 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.181    12.494    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    16.046 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.046    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id_ex_reg[rt][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.480ns  (logic 4.381ns (41.800%)  route 6.099ns (58.200%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.820     5.423    clk_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  id_ex_reg[rt][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  id_ex_reg[rt][2]/Q
                         net (fo=6, routed)           0.846     6.725    nolabel_line225/led_OBUF[3]_inst_i_2_0[2]
    SLICE_X10Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.849 f  nolabel_line225/led_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.485     7.334    nolabel_line225/led_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y39          LUT2 (Prop_lut2_I0_O)        0.124     7.458 f  nolabel_line225/led_OBUF[2]_inst_i_2/O
                         net (fo=31, routed)          1.492     8.950    nolabel_line225_n_22
    SLICE_X6Y50          LUT4 (Prop_lut4_I0_O)        0.124     9.074 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.276    12.350    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    15.903 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.903    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line97/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.484ns (70.433%)  route 0.623ns (29.567%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.605     1.524    nolabel_line97/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  nolabel_line97/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  nolabel_line97/cnt_reg[15]/Q
                         net (fo=17, routed)          0.245     1.933    nolabel_line97/sel0[2]
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.045     1.978 r  nolabel_line97/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.378     2.356    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.631 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.631    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line97/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.540ns (69.487%)  route 0.676ns (30.513%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.605     1.524    nolabel_line97/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  nolabel_line97/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     1.688 f  nolabel_line97/cnt_reg[15]/Q
                         net (fo=17, routed)          0.229     1.917    nolabel_line97/sel0[2]
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.048     1.965 r  nolabel_line97/an_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.447     2.413    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.328     3.741 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.741    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line97/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.461ns (61.851%)  route 0.901ns (38.149%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.605     1.524    nolabel_line97/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  nolabel_line97/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     1.688 f  nolabel_line97/cnt_reg[15]/Q
                         net (fo=17, routed)          0.229     1.917    nolabel_line97/sel0[2]
    SLICE_X2Y51          LUT3 (Prop_lut3_I2_O)        0.045     1.962 r  nolabel_line97/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.672     2.635    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.887 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.887    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_mem_reg[mem_to_reg]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.464ns (62.697%)  route 0.871ns (37.303%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.641     1.561    clk_IBUF_BUFG
    SLICE_X12Y44         FDCE                                         r  ex_mem_reg[mem_to_reg]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.164     1.725 r  ex_mem_reg[mem_to_reg]/Q
                         net (fo=2, routed)           0.177     1.902    ex_mem_reg[mem_to_reg]__0
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.947 r  led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.694     2.641    led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.896 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.896    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id_ex_reg[rs][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.413ns  (logic 1.457ns (60.382%)  route 0.956ns (39.618%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.641     1.561    clk_IBUF_BUFG
    SLICE_X13Y44         FDCE                                         r  id_ex_reg[rs][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  id_ex_reg[rs][1]/Q
                         net (fo=3, routed)           0.233     1.934    id_ex_reg[rs][1]
    SLICE_X10Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.979 r  led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.723     2.703    led_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.974 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.974    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id_ex_reg[rt][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.462ns (60.277%)  route 0.964ns (39.723%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.640     1.560    clk_IBUF_BUFG
    SLICE_X10Y42         FDCE                                         r  id_ex_reg[rt][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.164     1.724 r  id_ex_reg[rt][0]/Q
                         net (fo=6, routed)           0.360     2.084    id_ex_reg[rt][0]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.045     2.129 r  led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.603     2.732    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.986 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.986    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_mem_reg[rd][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.461ns (60.179%)  route 0.967ns (39.821%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.640     1.560    clk_IBUF_BUFG
    SLICE_X10Y42         FDCE                                         r  ex_mem_reg[rd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.164     1.724 r  ex_mem_reg[rd][2]/Q
                         net (fo=7, routed)           0.133     1.857    ex_mem_reg[rd][2]
    SLICE_X10Y43         LUT6 (Prop_lut6_I1_O)        0.045     1.902 r  led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.834     2.736    led_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.988 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.988    led[12]
    V15                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line97/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.445ns (58.497%)  route 1.025ns (41.503%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.605     1.524    nolabel_line97/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  nolabel_line97/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  nolabel_line97/cnt_reg[13]/Q
                         net (fo=29, routed)          0.191     1.879    nolabel_line97/sel0[0]
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.045     1.924 r  nolabel_line97/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.835     2.759    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.995 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.995    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 id_ex_reg[rt][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.441ns (59.107%)  route 0.997ns (40.893%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.640     1.560    clk_IBUF_BUFG
    SLICE_X10Y42         FDCE                                         r  id_ex_reg[rt][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.164     1.724 r  id_ex_reg[rt][1]/Q
                         net (fo=6, routed)           0.213     1.937    id_ex_reg[rt][1]
    SLICE_X10Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.982 r  led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.784     2.766    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.998 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.998    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_wb_reg[rd][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.455ns (59.556%)  route 0.988ns (40.444%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.640     1.560    clk_IBUF_BUFG
    SLICE_X15Y42         FDCE                                         r  mem_wb_reg[rd][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  mem_wb_reg[rd][2]/Q
                         net (fo=32, routed)          0.302     2.003    mem_wb_reg[rd][2]
    SLICE_X13Y44         LUT6 (Prop_lut6_I4_O)        0.045     2.048 r  led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.687     2.734    led_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     4.004 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.004    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            nolabel_line97/q1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.838ns  (logic 1.486ns (38.708%)  route 2.353ns (61.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.353     3.838    nolabel_line97/D[1]
    SLICE_X3Y49          FDRE                                         r  nolabel_line97/q1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.772     5.194    nolabel_line97/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  nolabel_line97/q1_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            nolabel_line97/q1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.484ns  (logic 1.477ns (42.384%)  route 2.007ns (57.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.007     3.484    nolabel_line97/D[0]
    SLICE_X3Y49          FDRE                                         r  nolabel_line97/q1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.772     5.194    nolabel_line97/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  nolabel_line97/q1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            nolabel_line97/q1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.244ns (22.788%)  route 0.828ns (77.212%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.828     1.073    nolabel_line97/D[0]
    SLICE_X3Y49          FDRE                                         r  nolabel_line97/q1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.948     2.113    nolabel_line97/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  nolabel_line97/q1_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            nolabel_line97/q1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.254ns (20.696%)  route 0.972ns (79.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.972     1.225    nolabel_line97/D[1]
    SLICE_X3Y49          FDRE                                         r  nolabel_line97/q1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.948     2.113    nolabel_line97/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  nolabel_line97/q1_reg[1]/C





