

================================================================
== Vitis HLS Report for 'Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5'
================================================================
* Date:           Mon Jan 17 11:00:25 2022

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        PNA_HLS_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.358 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2164|     2164|  7.213 us|  7.213 us|  2164|  2164|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_372_4_VITIS_LOOP_373_5  |     2162|     2162|         4|          1|          1|  2160|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     166|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|       98|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       98|     238|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln1547_1_fu_203_p2    |         +|   0|  0|  17|          12|          12|
    |add_ln1547_fu_194_p2      |         +|   0|  0|  17|          12|          12|
    |add_ln372_1_fu_111_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln372_fu_123_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln373_fu_151_p2       |         +|   0|  0|  14|           7|           1|
    |icmp_ln1547_fu_218_p2     |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln372_fu_105_p2      |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln373_fu_129_p2      |      icmp|   0|  0|  10|           7|           7|
    |select_ln372_1_fu_143_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln372_fu_135_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln374_fu_224_p3    |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 166|         103|          86|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_dim_out_load         |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_nd_load              |   9|          2|    5|         10|
    |dim_out_fu_58                         |   9|          2|    7|         14|
    |indvar_flatten_fu_66                  |   9|          2|   12|         24|
    |nd_fu_62                              |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   50|        100|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |dim_out_fu_58                     |   7|   0|    7|          0|
    |indvar_flatten_fu_66              |  12|   0|   12|          0|
    |l_out_addr_reg_272                |  12|   0|   16|          4|
    |l_out_addr_reg_272_pp0_iter2_reg  |  12|   0|   16|          4|
    |nd_fu_62                          |   5|   0|    5|          0|
    |select_ln372_1_reg_266            |   5|   0|    5|          0|
    |select_ln372_reg_261              |   7|   0|    7|          0|
    |select_ln374_reg_278              |  31|   0|   31|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  98|   0|  106|          8|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5|  return value|
|l_out_address0  |  out|   16|   ap_memory|                                                   l_out|         array|
|l_out_ce0       |  out|    1|   ap_memory|                                                   l_out|         array|
|l_out_q0        |   in|   32|   ap_memory|                                                   l_out|         array|
|l_out_address1  |  out|   16|   ap_memory|                                                   l_out|         array|
|l_out_ce1       |  out|    1|   ap_memory|                                                   l_out|         array|
|l_out_we1       |  out|    1|   ap_memory|                                                   l_out|         array|
|l_out_d1        |  out|   32|   ap_memory|                                                   l_out|         array|
+----------------+-----+-----+------------+--------------------------------------------------------+--------------+

