// STARTING PERFORMANCE TESTS (TSC TIMER)

// EXPERIMENT 6: CACHE MISS IMPACT (Use perf stat for misses)
// TestName, Size (MB), Stride (bytes), Cycles
E6_CACHE_SEQ, 0, 4, 85299746
E6_CACHE_SEQ, 0, 4, 1401040477
E6_CACHE_SEQ, 8, 4, 24316335287
E6_CACHE_SEQ, 32, 4, 108430666432

// EXPERIMENT 7: TLB MISS IMPACT (Use perf stat for misses)
// TestName, Size (MB), Stride (bytes), Cycles
E7_TLB_PAGESTRIDE, 1, 4096, 36885566
E7_TLB_PAGESTRIDE, 2, 4096, 64731478
E7_TLB_PAGESTRIDE, 4, 4096, 126409197
E7_TLB_PAGESTRIDE, 8, 4096, 255362967
E7_TLB_PAGESTRIDE, 16, 4096, 546946845

// END OF TESTS. Use perf stat to collect miss data.

// STARTING PERFORMANCE TESTS (TSC TIMER)

// EXPERIMENT 6: CACHE MISS IMPACT (Use perf stat for misses)
// TestName, Size (MB), Stride (bytes), Cycles
E6_CACHE_SEQ, 0, 4, 105124593
E6_CACHE_SEQ, 0, 4, 1406139888
E6_CACHE_SEQ, 8, 4, 23810374856
E6_CACHE_SEQ, 32, 4, 106135136725

// EXPERIMENT 7: TLB MISS IMPACT (Use perf stat for misses)
// TestName, Size (MB), Stride (bytes), Cycles
E7_TLB_PAGESTRIDE, 1, 4096, 36134070
E7_TLB_PAGESTRIDE, 2, 4096, 70033640
E7_TLB_PAGESTRIDE, 4, 4096, 132634442
E7_TLB_PAGESTRIDE, 8, 4096, 258836166
E7_TLB_PAGESTRIDE, 16, 4096, 542786383

// END OF TESTS. Use perf stat to collect miss data.

// STARTING PERFORMANCE TESTS (TSC TIMER)

// EXPERIMENT 6: CACHE MISS IMPACT (Use perf stat for misses)
// TestName, Size (MB), Stride (bytes), Cycles
E6_CACHE_SEQ, 0, 4, 84728200
E6_CACHE_SEQ, 0, 4, 1421453327
E6_CACHE_SEQ, 8, 4, 24182041506
E6_CACHE_SEQ, 32, 4, 107874032216

// EXPERIMENT 7: TLB MISS IMPACT (Use perf stat for misses)
// TestName, Size (MB), Stride (bytes), Cycles
E7_TLB_PAGESTRIDE, 1, 4096, 35728437
E7_TLB_PAGESTRIDE, 2, 4096, 64414031
E7_TLB_PAGESTRIDE, 4, 4096, 128739675
E7_TLB_PAGESTRIDE, 8, 4096, 257233756
E7_TLB_PAGESTRIDE, 16, 4096, 542077280

// END OF TESTS. Use perf stat to collect miss data.

