// Seed: 4147916541
module module_0 (
    input  wire  id_0,
    input  tri0  id_1,
    output uwire id_2
);
  assign id_2 = id_0;
  tri id_4;
  assign id_2 = id_1;
  logic [7:0] id_5;
  assign id_4 = {-1, id_1, {1, id_5[1]} == -1, id_4};
  assign module_1.id_2 = 0;
  assign id_5 = id_5;
  parameter id_6 = 1'b0;
  logic [7:0] id_7, id_8;
  assign id_8[(1)] = 1 ? id_5 : 1;
  always force id_7 = 1;
endmodule
program module_1 (
    input wire id_0,
    output uwire id_1,
    input uwire id_2
    , id_9,
    input wand id_3,
    output supply1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    output tri0 id_7
);
  assign id_7 = id_2;
  wire [1 'b0 : $realtime] id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4
  );
  assign id_4 = id_2 < 1;
endprogram
