<?php

// nasm v.2.11.08

// generated by ./tools/nasm.parser/insns.dat.parser.php
$inst_dat_array = array( 'AAA' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'AAD' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), 1 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 11 => 1, 12 => array ( 0 => 1, ), ), ), ), 'AAM' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), 1 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 11 => 1, 12 => array ( 0 => 1, ), ), ), ), 'AAS' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'ADC' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 5 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 6 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'mem', 20 => 8, ), 11 => 1, 14 => true, ), 7 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 8 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 9 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 10 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 11 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 12 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 13 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 14 => array ( 1 => array ( 21 => 'reg_al', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 12 => array ( 0 => 1, ), ), 15 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'sbyteword', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 16 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 12 => array ( 0 => 2, ), ), 17 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'sbytedword', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 18 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => 4, ), ), 19 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 20 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'sbyteword', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 21 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 22 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'sbytedword', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 23 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 24 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 25 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'sbyteword16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 26 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'imm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 27 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'sbytedword32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 28 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'imm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 29 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'ADD' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 5 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 6 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'mem', 20 => 8, ), 11 => 1, 14 => true, ), 7 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 8 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 9 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 10 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 11 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 12 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 13 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 14 => array ( 1 => array ( 21 => 'reg_al', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 12 => array ( 0 => 1, ), ), 15 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'sbyteword', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 16 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 12 => array ( 0 => 2, ), ), 17 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'sbytedword', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 18 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => 4, ), ), 19 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 20 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'sbyteword', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 21 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 22 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'sbytedword', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 23 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 24 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 25 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'sbyteword16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 26 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'imm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 27 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'sbytedword32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 28 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'imm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 29 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'AND' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 5 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 6 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'mem', 20 => 8, ), 11 => 1, 14 => true, ), 7 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 8 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 9 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 10 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 11 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 12 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 13 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 14 => array ( 1 => array ( 21 => 'reg_al', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 12 => array ( 0 => 1, ), ), 15 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'sbyteword', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 16 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 12 => array ( 0 => 2, ), ), 17 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'sbytedword', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 18 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => 4, ), ), 19 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 20 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'sbyteword', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 21 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 22 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'sbytedword', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 23 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 24 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 25 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'sbyteword16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 26 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'imm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 27 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'sbytedword32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 28 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'imm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 29 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'ARPL' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 11 => 1, 14 => true, ), ), ), 'BB0_RESET' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'BB1_RESET' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'BOUND' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', ), 31 => 16, 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', ), 31 => 32, 11 => 1, 14 => true, ), ), ), 'BSF' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'BSR' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'BSWAP' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, ), ), ), 'BT' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), 4 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm', ), 31 => 16, 11 => 2, 14 => true, 12 => array ( 0 => 1, ), ), 5 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm', ), 31 => 32, 11 => 2, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'BTC' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), 4 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm', ), 31 => 16, 11 => 2, 14 => true, 12 => array ( 0 => 1, ), ), 5 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm', ), 31 => 32, 11 => 2, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'BTR' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), 4 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm', ), 31 => 16, 11 => 2, 14 => true, 12 => array ( 0 => 1, ), ), 5 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm', ), 31 => 32, 11 => 2, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'BTS' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), 4 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm', ), 31 => 16, 11 => 2, 14 => true, 12 => array ( 0 => 1, ), ), 5 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm', ), 31 => 32, 11 => 2, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'CALL' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 31 => 0, 11 => 1, 15 => 0, ), 1 => array ( 1 => array ( 21 => 'imm|near', ), 31 => 0, 11 => 1, 15 => 0, ), 2 => array ( 1 => array ( 21 => 'imm|far', ), 31 => 0, 11 => 1, 12 => array ( 0 => -1, 1 => 2, ), ), 3 => array ( 1 => array ( 21 => 'imm16', 20 => 16, ), 31 => 16, 11 => 1, 15 => 0, ), 4 => array ( 1 => array ( 21 => 'imm16|near', 20 => 16, ), 31 => 16, 11 => 1, 15 => 0, ), 5 => array ( 1 => array ( 21 => 'imm16|far', 20 => 16, ), 31 => 16, 11 => 1, 12 => array ( 0 => -1, 1 => 2, ), ), 6 => array ( 1 => array ( 21 => 'imm32', 20 => 32, ), 31 => 32, 11 => 1, 15 => 0, ), 7 => array ( 1 => array ( 21 => 'imm32|near', 20 => 32, ), 31 => 32, 11 => 1, 15 => 0, ), 8 => array ( 1 => array ( 21 => 'imm32|far', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => -1, 1 => 2, ), ), 9 => array ( 0 => array ( 21 => 'imm', ), 1 => array ( 21 => 'imm', ), 31 => 0, 11 => 1, 12 => array ( 0 => -1, 1 => 2, ), ), 10 => array ( 0 => array ( 21 => 'imm16', 20 => 16, ), 1 => array ( 21 => 'imm', ), 31 => 16, 11 => 1, 12 => array ( 0 => 2, 1 => 2, ), ), 11 => array ( 0 => array ( 21 => 'imm', 20 => 16, ), 1 => array ( 21 => 'imm16', 20 => 16, ), 31 => 16, 11 => 1, 12 => array ( 0 => 2, 1 => 2, ), ), 12 => array ( 0 => array ( 21 => 'imm32', 20 => 32, ), 1 => array ( 21 => 'imm', ), 31 => 32, 11 => 1, 12 => array ( 0 => 4, 1 => 2, ), ), 13 => array ( 0 => array ( 21 => 'imm', 20 => 32, ), 1 => array ( 21 => 'imm32', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => 4, 1 => 2, ), ), 14 => array ( 1 => array ( 21 => 'mem|far', ), 31 => 0, 11 => 1, 14 => true, ), 15 => array ( 1 => array ( 21 => 'mem16|far', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 16 => array ( 1 => array ( 21 => 'mem32|far', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 17 => array ( 1 => array ( 21 => 'mem|near', ), 31 => 0, 11 => 1, 14 => true, ), 18 => array ( 1 => array ( 21 => 'rm16|near', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 19 => array ( 1 => array ( 21 => 'rm32|near', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 20 => array ( 1 => array ( 21 => 'mem', ), 31 => 0, 11 => 1, 14 => true, ), 21 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 22 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), ), ), 'CBW' => array ( 0 => array ( 0 => array ( 31 => 16, 11 => 1, ), ), ), 'CDQ' => array ( 0 => array ( 0 => array ( 31 => 32, 11 => 1, ), ), ), 'CLC' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'CLD' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'CLI' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'CLTS' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'CMC' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'CMP' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 5 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 6 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'mem', 20 => 8, ), 11 => 1, 14 => true, ), 7 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 8 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 9 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 10 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 11 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 12 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 13 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 14 => array ( 1 => array ( 21 => 'reg_al', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 12 => array ( 0 => 1, ), ), 15 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'sbyteword', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 16 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 12 => array ( 0 => 2, ), ), 17 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'sbytedword', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 18 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => 4, ), ), 19 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 20 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'sbyteword', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 21 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 22 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'sbytedword', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 23 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 24 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 25 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'sbyteword16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 26 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'imm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 27 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'sbytedword32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 28 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'imm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 29 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'CMPSB' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'CMPSD' => array ( 0 => array ( 0 => array ( 31 => 32, 11 => 1, ), ), ), 'CMPSW' => array ( 0 => array ( 0 => array ( 31 => 16, 11 => 1, ), ), ), 'CMPXCHG' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 4 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), 5 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'CMPXCHG8B' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 2, 14 => true, ), ), ), 'CPUID' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'CPU_READ' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'CPU_WRITE' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'CWD' => array ( 0 => array ( 0 => array ( 31 => 16, 11 => 1, ), ), ), 'CWDE' => array ( 0 => array ( 0 => array ( 31 => 32, 11 => 1, ), ), ), 'DAA' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'DAS' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'DEC' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, ), 1 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, ), 2 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 11 => 1, 14 => true, ), 3 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), ), ), 'DIV' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), ), ), 'DMINT' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'ENTER' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 2 => array ( 21 => 'imm', ), 11 => 1, 12 => array ( 0 => 2, 1 => 1, ), ), ), ), 'EQU' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), ), 1 => array ( 0 => array ( 21 => 'imm', ), 1 => array ( 21 => 'imm', ), ), ), ), 'F2XM1' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FABS' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FADD' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem64', 20 => 64, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'fpureg|to', ), 11 => 2, ), 3 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 2 => array ( 21 => 'fpu0', ), 11 => 2, ), 1 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FADDP' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 2 => array ( 21 => 'fpu0', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FBLD' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem80', 20 => 8, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem', ), 11 => 1, 14 => true, ), ), ), 'FBSTP' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem80', 20 => 8, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem', ), 11 => 1, 14 => true, ), ), ), 'FCHS' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FCLEX' => array ( 0 => array ( 0 => array ( 33 => array ( 'wait' => true, ), 11 => 2, ), ), ), 'FCMOVB' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FCMOVBE' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FCMOVE' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FCMOVNB' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FCMOVNBE' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FCMOVNE' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FCMOVNU' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FCMOVU' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FCOM' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem64', 20 => 64, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FCOMI' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FCOMIP' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FCOMP' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem64', 20 => 64, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FCOMPP' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FCOS' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FDECSTP' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FDISI' => array ( 0 => array ( 0 => array ( 33 => array ( 'wait' => true, ), 11 => 2, ), ), ), 'FDIV' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem64', 20 => 64, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'fpureg|to', ), 11 => 2, ), 3 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 2 => array ( 21 => 'fpu0', ), 11 => 2, ), 1 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FDIVP' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 2 => array ( 21 => 'fpu0', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FDIVR' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem64', 20 => 64, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'fpureg|to', ), 11 => 2, ), 3 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 2 => array ( 21 => 'fpu0', ), 11 => 2, ), 1 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FDIVRP' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 2 => array ( 21 => 'fpu0', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FENI' => array ( 0 => array ( 0 => array ( 33 => array ( 'wait' => true, ), 11 => 2, ), ), ), 'FFREE' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FIADD' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 1, 14 => true, ), ), ), 'FICOM' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 1, 14 => true, ), ), ), 'FICOMP' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 1, 14 => true, ), ), ), 'FIDIV' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 1, 14 => true, ), ), ), 'FIDIVR' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 1, 14 => true, ), ), ), 'FILD' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem64', 20 => 64, ), 11 => 1, 14 => true, ), ), ), 'FIMUL' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 1, 14 => true, ), ), ), 'FINCSTP' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FINIT' => array ( 0 => array ( 0 => array ( 33 => array ( 'wait' => true, ), 11 => 2, ), ), ), 'FIST' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 1, 14 => true, ), ), ), 'FISTP' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem64', 20 => 64, ), 11 => 1, 14 => true, ), ), ), 'FISTTP' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem64', 20 => 64, ), 11 => 1, 14 => true, ), ), ), 'FISUB' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 1, 14 => true, ), ), ), 'FISUBR' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 1, 14 => true, ), ), ), 'FLD' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem64', 20 => 64, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem80', 20 => 8, ), 11 => 1, 14 => true, ), 3 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FLD1' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FLDCW' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 1, 14 => true, ), ), ), 'FLDENV' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 1, 14 => true, ), ), ), 'FLDL2E' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FLDL2T' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FLDLG2' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FLDLN2' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FLDPI' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FLDZ' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FMUL' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem64', 20 => 64, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'fpureg|to', ), 11 => 2, ), 3 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 2 => array ( 21 => 'fpu0', ), 11 => 2, ), 1 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FMULP' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 2 => array ( 21 => 'fpu0', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FNCLEX' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FNDISI' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FNENI' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FNINIT' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FNOP' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FNSAVE' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 1, 14 => true, ), ), ), 'FNSTCW' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 1, 14 => true, ), ), ), 'FNSTENV' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 1, 14 => true, ), ), ), 'FNSTSW' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 11 => 2, ), ), ), 'FPATAN' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FPREM' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FPREM1' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FPTAN' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FRNDINT' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FRSTOR' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 1, 14 => true, ), ), ), 'FSAVE' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 33 => array ( 'wait' => true, ), 11 => 1, 14 => true, ), ), ), 'FSCALE' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FSETPM' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FSIN' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FSINCOS' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FSQRT' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FST' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem64', 20 => 64, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FSTCW' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 33 => array ( 'wait' => true, ), 11 => 1, 14 => true, ), ), ), 'FSTENV' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 33 => array ( 'wait' => true, ), 11 => 1, 14 => true, ), ), ), 'FSTP' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem64', 20 => 64, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem80', 20 => 8, ), 11 => 1, 14 => true, ), 3 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FSTSW' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 33 => array ( 'wait' => true, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 33 => array ( 'wait' => true, ), 11 => 2, ), ), ), 'FSUB' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem64', 20 => 64, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'fpureg|to', ), 11 => 2, ), 3 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 2 => array ( 21 => 'fpu0', ), 11 => 2, ), 1 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FSUBP' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 2 => array ( 21 => 'fpu0', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FSUBR' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem64', 20 => 64, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'fpureg|to', ), 11 => 2, ), 3 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 2 => array ( 21 => 'fpu0', ), 11 => 2, ), 1 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FSUBRP' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 2 => array ( 21 => 'fpu0', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FTST' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FUCOM' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FUCOMI' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FUCOMIP' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FUCOMP' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FUCOMPP' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FXAM' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FXCH' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'fpureg', ), 2 => array ( 21 => 'fpu0', ), 11 => 2, ), 1 => array ( 1 => array ( 21 => 'fpu0', ), 2 => array ( 21 => 'fpureg', ), 11 => 2, ), ), 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FXTRACT' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FYL2X' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'FYL2XP1' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'HLT' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'ICEBP' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'IDIV' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), ), ), 'IMUL' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), 4 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 5 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'sbyteword', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 6 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'imm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 7 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 8 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 9 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'sbytedword', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 10 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'imm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 11 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), ), 3 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', 20 => 16, ), 3 => array ( 21 => 'imm8', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), 98 => array ( 0 => 'sizeMatch() return fail!!!', ), ), 1 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', 20 => 16, ), 3 => array ( 21 => 'sbyteword', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 2 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', 20 => 16, ), 3 => array ( 21 => 'imm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 3 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', 20 => 16, ), 3 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 4 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 3 => array ( 21 => 'imm8', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 5 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 3 => array ( 21 => 'sbyteword', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 6 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 3 => array ( 21 => 'imm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 7 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 3 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 8 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', 20 => 32, ), 3 => array ( 21 => 'imm8', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), 98 => array ( 0 => 'sizeMatch() return fail!!!', ), ), 9 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', 20 => 32, ), 3 => array ( 21 => 'sbytedword', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 10 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', 20 => 32, ), 3 => array ( 21 => 'imm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 11 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', 20 => 32, ), 3 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 12 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 3 => array ( 21 => 'imm8', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 13 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 3 => array ( 21 => 'sbytedword', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 14 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 3 => array ( 21 => 'imm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 15 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 3 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), ), ), 'IN' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'reg_al', 20 => 8, ), 2 => array ( 21 => 'imm', ), 11 => 1, 12 => array ( 0 => 1, ), ), 1 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'imm', ), 31 => 16, 11 => 1, 12 => array ( 0 => 1, ), ), 2 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'imm', ), 31 => 32, 11 => 1, 12 => array ( 0 => 1, ), ), 3 => array ( 1 => array ( 21 => 'reg_al', 20 => 8, ), 2 => array ( 21 => 'reg_dx', 20 => 16, ), 11 => 1, ), 4 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'reg_dx', 20 => 16, ), 31 => 16, 11 => 1, ), 5 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'reg_dx', 20 => 16, ), 31 => 32, 11 => 1, ), ), ), 'INC' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, ), 1 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, ), 2 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 11 => 1, 14 => true, ), 3 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), ), ), 'INSB' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'INSD' => array ( 0 => array ( 0 => array ( 31 => 32, 11 => 1, ), ), ), 'INSW' => array ( 0 => array ( 0 => array ( 31 => 16, 11 => 1, ), ), ), 'INT' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 11 => 1, 12 => array ( 0 => 1, ), ), ), ), 'INT01' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'INT1' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'INT03' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'INT3' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'INTO' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'INVD' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'INVLPG' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 2, 14 => true, ), ), ), 'IRET' => array ( 0 => array ( 0 => array ( 31 => 0, 11 => 1, ), ), ), 'IRETD' => array ( 0 => array ( 0 => array ( 31 => 32, 11 => 1, ), ), ), 'IRETW' => array ( 0 => array ( 0 => array ( 31 => 16, 11 => 1, ), ), ), 'JCXZ' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 32 => 16, 11 => 1, 15 => 8, ), ), ), 'JECXZ' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 32 => 32, 11 => 1, 15 => 8, ), ), ), 'JMP' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'imm|short', ), 11 => 1, 15 => 8, ), 1 => array ( 1 => array ( 21 => 'imm', ), 11 => 1, 15 => 8, ), 2 => array ( 1 => array ( 21 => 'imm', ), 31 => 0, 11 => 1, 15 => 0, ), 3 => array ( 1 => array ( 21 => 'imm|near', ), 31 => 0, 11 => 1, 15 => 0, ), 4 => array ( 1 => array ( 21 => 'imm|far', ), 31 => 0, 11 => 1, 12 => array ( 0 => -1, 1 => 2, ), ), 5 => array ( 1 => array ( 21 => 'imm16', 20 => 16, ), 31 => 16, 11 => 1, 15 => 0, ), 6 => array ( 1 => array ( 21 => 'imm16|near', 20 => 16, ), 31 => 16, 11 => 1, 15 => 0, ), 7 => array ( 1 => array ( 21 => 'imm16|far', 20 => 16, ), 31 => 16, 11 => 1, 12 => array ( 0 => -1, 1 => 2, ), ), 8 => array ( 1 => array ( 21 => 'imm32', 20 => 32, ), 31 => 32, 11 => 1, 15 => 0, ), 9 => array ( 1 => array ( 21 => 'imm32|near', 20 => 32, ), 31 => 32, 11 => 1, 15 => 0, ), 10 => array ( 1 => array ( 21 => 'imm32|far', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => -1, 1 => 2, ), ), 11 => array ( 0 => array ( 21 => 'imm', ), 1 => array ( 21 => 'imm', ), 31 => 0, 11 => 1, 12 => array ( 0 => -1, 1 => 2, ), ), 12 => array ( 0 => array ( 21 => 'imm16', 20 => 16, ), 1 => array ( 21 => 'imm', ), 31 => 16, 11 => 1, 12 => array ( 0 => 2, 1 => 2, ), ), 13 => array ( 0 => array ( 21 => 'imm', 20 => 16, ), 1 => array ( 21 => 'imm16', 20 => 16, ), 31 => 16, 11 => 1, 12 => array ( 0 => 2, 1 => 2, ), ), 14 => array ( 0 => array ( 21 => 'imm32', 20 => 32, ), 1 => array ( 21 => 'imm', ), 31 => 32, 11 => 1, 12 => array ( 0 => 4, 1 => 2, ), ), 15 => array ( 0 => array ( 21 => 'imm', 20 => 32, ), 1 => array ( 21 => 'imm32', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => 4, 1 => 2, ), ), 16 => array ( 1 => array ( 21 => 'mem|far', ), 31 => 0, 11 => 1, 14 => true, ), 17 => array ( 1 => array ( 21 => 'mem16|far', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 18 => array ( 1 => array ( 21 => 'mem32|far', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 19 => array ( 1 => array ( 21 => 'mem|near', ), 31 => 0, 11 => 1, 14 => true, ), 20 => array ( 1 => array ( 21 => 'rm16|near', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 21 => array ( 1 => array ( 21 => 'rm32|near', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 22 => array ( 1 => array ( 21 => 'mem', ), 31 => 0, 11 => 1, 14 => true, ), 23 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 24 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), ), ), 'LAHF' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'LAR' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', ), 31 => 16, 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 16, 11 => 2, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', ), 31 => 32, 11 => 2, 14 => true, ), 4 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 32, 11 => 2, 14 => true, ), 5 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'LDS' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', ), 31 => 16, 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', ), 31 => 32, 11 => 1, 14 => true, ), ), ), 'LEA' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', ), 31 => 16, 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', ), 31 => 32, 11 => 1, 14 => true, ), ), ), 'LEAVE' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'LES' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', ), 31 => 16, 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', ), 31 => 32, 11 => 1, 14 => true, ), ), ), 'LFS' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', ), 31 => 16, 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'LGDT' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 2, 14 => true, ), ), ), 'LGS' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', ), 31 => 16, 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'LIDT' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 2, 14 => true, ), ), ), 'LLDT' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 11 => 2, 14 => true, ), ), ), 'LMSW' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 11 => 2, 14 => true, ), ), ), 'LODSB' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'LODSD' => array ( 0 => array ( 0 => array ( 31 => 32, 11 => 1, ), ), ), 'LODSW' => array ( 0 => array ( 0 => array ( 31 => 16, 11 => 1, ), ), ), 'LOOP' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 32 => 0, 11 => 1, 15 => 8, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 2 => array ( 21 => 'reg_cx', 20 => 16, ), 32 => 16, 11 => 1, 15 => 8, ), 1 => array ( 1 => array ( 21 => 'imm', ), 2 => array ( 21 => 'reg_ecx', 20 => 32, ), 32 => 32, 11 => 1, 15 => 8, ), ), ), 'LOOPE' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 32 => 0, 11 => 1, 15 => 8, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 2 => array ( 21 => 'reg_cx', 20 => 16, ), 32 => 16, 11 => 1, 15 => 8, ), 1 => array ( 1 => array ( 21 => 'imm', ), 2 => array ( 21 => 'reg_ecx', 20 => 32, ), 32 => 32, 11 => 1, 15 => 8, ), ), ), 'LOOPNE' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 32 => 0, 11 => 1, 15 => 8, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 2 => array ( 21 => 'reg_cx', 20 => 16, ), 32 => 16, 11 => 1, 15 => 8, ), 1 => array ( 1 => array ( 21 => 'imm', ), 2 => array ( 21 => 'reg_ecx', 20 => 32, ), 32 => 32, 11 => 1, 15 => 8, ), ), ), 'LOOPNZ' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 32 => 0, 11 => 1, 15 => 8, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 2 => array ( 21 => 'reg_cx', 20 => 16, ), 32 => 16, 11 => 1, 15 => 8, ), 1 => array ( 1 => array ( 21 => 'imm', ), 2 => array ( 21 => 'reg_ecx', 20 => 32, ), 32 => 32, 11 => 1, 15 => 8, ), ), ), 'LOOPZ' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 32 => 0, 11 => 1, 15 => 8, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 2 => array ( 21 => 'reg_cx', 20 => 16, ), 32 => 16, 11 => 1, 15 => 8, ), 1 => array ( 1 => array ( 21 => 'imm', ), 2 => array ( 21 => 'reg_ecx', 20 => 32, ), 32 => 32, 11 => 1, 15 => 8, ), ), ), 'LSL' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', ), 31 => 16, 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 16, 11 => 2, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', ), 31 => 32, 11 => 2, 14 => true, ), 4 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 32, 11 => 2, 14 => true, ), 5 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'LSS' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', ), 31 => 16, 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'LTR' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 11 => 2, 14 => true, ), ), ), 'MONITOR' => array ( 0 => array ( 0 => array ( 11 => 3, ), ), 3 => array ( 0 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'reg_ecx', 20 => 32, ), 3 => array ( 21 => 'reg_edx', 20 => 32, ), 11 => 3, ), ), ), 'MOV' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 2 => array ( 21 => 'reg_sreg', ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg_sreg', ), 31 => 16, 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg_sreg', ), 31 => 32, 11 => 1, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg_sreg', ), 2 => array ( 21 => 'mem', ), 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'reg_sreg', ), 2 => array ( 21 => 'reg16', 20 => 16, ), 11 => 1, 14 => true, ), 5 => array ( 1 => array ( 21 => 'reg_sreg', ), 2 => array ( 21 => 'reg32', 20 => 32, ), 11 => 1, 14 => true, ), 6 => array ( 1 => array ( 21 => 'reg_sreg', ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 7 => array ( 1 => array ( 21 => 'reg_sreg', ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 8 => array ( 1 => array ( 21 => 'reg_al', 20 => 8, ), 2 => array ( 21 => 'mem_offs', 20 => 8, ), 11 => 1, 12 => array ( 0 => -2, ), ), 9 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'mem_offs', 20 => 16, ), 31 => 16, 11 => 1, 12 => array ( 0 => -2, ), ), 10 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'mem_offs', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => -2, ), ), 11 => array ( 1 => array ( 21 => 'mem_offs', 20 => 8, ), 2 => array ( 21 => 'reg_al', 20 => 8, ), 11 => 1, 12 => array ( 0 => -2, ), ), 12 => array ( 1 => array ( 21 => 'mem_offs', 20 => 16, ), 2 => array ( 21 => 'reg_ax', 20 => 16, ), 31 => 16, 11 => 1, 12 => array ( 0 => -2, ), ), 13 => array ( 1 => array ( 21 => 'mem_offs', 20 => 32, ), 2 => array ( 21 => 'reg_eax', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => -2, ), ), 14 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg_creg', ), 11 => 2, 14 => true, ), 15 => array ( 1 => array ( 21 => 'reg_creg', ), 2 => array ( 21 => 'reg32', 20 => 32, ), 11 => 2, 14 => true, ), 16 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg_dreg', ), 11 => 2, 14 => true, ), 17 => array ( 1 => array ( 21 => 'reg_dreg', ), 2 => array ( 21 => 'reg32', 20 => 32, ), 11 => 2, 14 => true, ), 18 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg_treg', ), 11 => 2, 14 => true, ), 19 => array ( 1 => array ( 21 => 'reg_treg', ), 2 => array ( 21 => 'reg32', 20 => 32, ), 11 => 2, 14 => true, ), 20 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 21 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 22 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 23 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 24 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 25 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 26 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'mem', 20 => 8, ), 11 => 1, 14 => true, ), 27 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 28 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 29 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 30 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 31 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 32 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 12 => array ( 0 => 1, ), ), 33 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 12 => array ( 0 => 2, ), ), 34 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => 4, ), ), 35 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 36 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 37 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 38 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 39 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'imm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 40 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'imm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), ), ), 'MOVSB' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'MOVSD' => array ( 0 => array ( 0 => array ( 31 => 32, 11 => 1, ), ), ), 'MOVSW' => array ( 0 => array ( 0 => array ( 31 => 16, 11 => 1, ), ), ), 'MOVSX' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', ), 31 => 16, 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 31 => 16, 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'rm8', 20 => 8, ), 31 => 32, 11 => 2, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'rm16', 20 => 16, ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'MOVZX' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', ), 31 => 16, 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 31 => 16, 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'rm8', 20 => 8, ), 31 => 32, 11 => 2, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'rm16', 20 => 16, ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'MUL' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), ), ), 'MWAIT' => array ( 0 => array ( 0 => array ( 11 => 3, ), ), 2 => array ( 0 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'reg_ecx', 20 => 32, ), 11 => 3, ), ), ), 'NEG' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), ), ), 'NOP' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), 1 => array ( 0 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'NOT' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), ), ), 'OR' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 5 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 6 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'mem', 20 => 8, ), 11 => 1, 14 => true, ), 7 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 8 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 9 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 10 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 11 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 12 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 13 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 14 => array ( 1 => array ( 21 => 'reg_al', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 12 => array ( 0 => 1, ), ), 15 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'sbyteword', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 16 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 12 => array ( 0 => 2, ), ), 17 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'sbytedword', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 18 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => 4, ), ), 19 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 20 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'sbyteword', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 21 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 22 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'sbytedword', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 23 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 24 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 25 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'sbyteword16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 26 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'imm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 27 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'sbytedword32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 28 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'imm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 29 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'OUT' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 2 => array ( 21 => 'reg_al', 20 => 8, ), 11 => 1, 12 => array ( 0 => 1, ), ), 1 => array ( 1 => array ( 21 => 'imm', ), 2 => array ( 21 => 'reg_ax', 20 => 16, ), 31 => 16, 11 => 1, 12 => array ( 0 => 1, ), ), 2 => array ( 1 => array ( 21 => 'imm', ), 2 => array ( 21 => 'reg_eax', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => 1, ), ), 3 => array ( 1 => array ( 21 => 'reg_dx', 20 => 16, ), 2 => array ( 21 => 'reg_al', 20 => 8, ), 11 => 1, ), 4 => array ( 1 => array ( 21 => 'reg_dx', 20 => 16, ), 2 => array ( 21 => 'reg_ax', 20 => 16, ), 31 => 16, 11 => 1, ), 5 => array ( 1 => array ( 21 => 'reg_dx', 20 => 16, ), 2 => array ( 21 => 'reg_eax', 20 => 32, ), 31 => 32, 11 => 1, ), ), ), 'OUTSB' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'OUTSD' => array ( 0 => array ( 0 => array ( 31 => 32, 11 => 1, ), ), ), 'OUTSW' => array ( 0 => array ( 0 => array ( 31 => 16, 11 => 1, ), ), ), 'PAUSE' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'POP' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, ), 1 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, ), 2 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 3 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'reg_es', ), 11 => 1, ), 5 => array ( 1 => array ( 21 => 'reg_ss', ), 11 => 1, ), 6 => array ( 1 => array ( 21 => 'reg_ds', ), 11 => 1, ), 7 => array ( 1 => array ( 21 => 'reg_fs', ), 11 => 2, ), 8 => array ( 1 => array ( 21 => 'reg_gs', ), 11 => 2, ), ), ), 'POPA' => array ( 0 => array ( 0 => array ( 31 => 0, 11 => 1, ), ), ), 'POPAD' => array ( 0 => array ( 0 => array ( 31 => 32, 11 => 1, ), ), ), 'POPAW' => array ( 0 => array ( 0 => array ( 31 => 16, 11 => 1, ), ), ), 'POPF' => array ( 0 => array ( 0 => array ( 31 => 0, 11 => 1, ), ), ), 'POPFD' => array ( 0 => array ( 0 => array ( 31 => 32, 11 => 1, ), ), ), 'POPFW' => array ( 0 => array ( 0 => array ( 31 => 16, 11 => 1, ), ), ), 'PUSH' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, ), 1 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, ), 2 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 3 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'reg_es', ), 11 => 1, ), 5 => array ( 1 => array ( 21 => 'reg_cs', ), 11 => 1, ), 6 => array ( 1 => array ( 21 => 'reg_ss', ), 11 => 1, ), 7 => array ( 1 => array ( 21 => 'reg_ds', ), 11 => 1, ), 8 => array ( 1 => array ( 21 => 'reg_fs', ), 11 => 2, ), 9 => array ( 1 => array ( 21 => 'reg_gs', ), 11 => 2, ), 10 => array ( 1 => array ( 21 => 'imm8', 20 => 8, ), 11 => 1, 12 => array ( 0 => 1, ), ), 11 => array ( 1 => array ( 21 => 'sbyteword16', 20 => 16, ), 31 => 16, 11 => 1, 12 => array ( 0 => 1, ), ), 12 => array ( 1 => array ( 21 => 'imm16', 20 => 16, ), 31 => 16, 11 => 1, 12 => array ( 0 => 2, ), ), 13 => array ( 1 => array ( 21 => 'sbytedword32', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => 1, ), ), 14 => array ( 1 => array ( 21 => 'imm32', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => 4, ), ), 15 => array ( 1 => array ( 21 => 'sbytedword32', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => 1, ), ), 16 => array ( 1 => array ( 21 => 'imm32', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => 4, ), ), ), ), 'PUSHA' => array ( 0 => array ( 0 => array ( 31 => 0, 11 => 1, ), ), ), 'PUSHAD' => array ( 0 => array ( 0 => array ( 31 => 32, 11 => 1, ), ), ), 'PUSHAW' => array ( 0 => array ( 0 => array ( 31 => 16, 11 => 1, ), ), ), 'PUSHF' => array ( 0 => array ( 0 => array ( 31 => 0, 11 => 1, ), ), ), 'PUSHFD' => array ( 0 => array ( 0 => array ( 31 => 32, 11 => 1, ), ), ), 'PUSHFW' => array ( 0 => array ( 0 => array ( 31 => 16, 11 => 1, ), ), ), 'RCL' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'unity', ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 3 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'unity', ), 31 => 16, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, ), 5 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 6 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'unity', ), 31 => 32, 11 => 1, 14 => true, ), 7 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, ), 8 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'RCR' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'unity', ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 3 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'unity', ), 31 => 16, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, ), 5 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 6 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'unity', ), 31 => 32, 11 => 1, 14 => true, ), 7 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, ), 8 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'RDMSR' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'RDPMC' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'RDTSC' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'RET' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), 1 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 11 => 1, 12 => array ( 0 => 2, ), ), ), ), 'RETF' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), 1 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 11 => 1, 12 => array ( 0 => 2, ), ), ), ), 'RETN' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), 1 => array ( 0 => array ( 1 => array ( 21 => 'imm', ), 11 => 1, 12 => array ( 0 => 2, ), ), ), ), 'ROL' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'unity', ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 3 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'unity', ), 31 => 16, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, ), 5 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 6 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'unity', ), 31 => 32, 11 => 1, 14 => true, ), 7 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, ), 8 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'ROR' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'unity', ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 3 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'unity', ), 31 => 16, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, ), 5 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 6 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'unity', ), 31 => 32, 11 => 1, 14 => true, ), 7 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, ), 8 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'RDM' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'SAHF' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'SAL' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'unity', ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 3 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'unity', ), 31 => 16, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, ), 5 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 6 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'unity', ), 31 => 32, 11 => 1, 14 => true, ), 7 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, ), 8 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'SAR' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'unity', ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 3 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'unity', ), 31 => 16, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, ), 5 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 6 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'unity', ), 31 => 32, 11 => 1, 14 => true, ), 7 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, ), 8 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'SBB' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 5 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 6 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'mem', 20 => 8, ), 11 => 1, 14 => true, ), 7 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 8 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 9 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 10 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 11 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 12 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 13 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 14 => array ( 1 => array ( 21 => 'reg_al', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 12 => array ( 0 => 1, ), ), 15 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'sbyteword', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 16 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 12 => array ( 0 => 2, ), ), 17 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'sbytedword', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 18 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => 4, ), ), 19 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 20 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'sbyteword', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 21 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 22 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'sbytedword', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 23 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 24 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 25 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'sbyteword16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 26 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'imm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 27 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'sbytedword32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 28 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'imm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 29 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'SCASB' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'SCASD' => array ( 0 => array ( 0 => array ( 31 => 32, 11 => 1, ), ), ), 'SCASW' => array ( 0 => array ( 0 => array ( 31 => 16, 11 => 1, ), ), ), 'SGDT' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 2, 14 => true, ), ), ), 'SHL' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'unity', ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 3 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'unity', ), 31 => 16, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, ), 5 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 6 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'unity', ), 31 => 32, 11 => 1, 14 => true, ), 7 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, ), 8 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'SHLD' => array ( 3 => array ( 0 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 3 => array ( 21 => 'imm', ), 31 => 16, 11 => 2, 14 => true, 12 => array ( 0 => 1, ), ), 1 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 3 => array ( 21 => 'imm', ), 31 => 16, 11 => 2, 14 => true, 12 => array ( 0 => 1, ), ), 2 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 3 => array ( 21 => 'imm', ), 31 => 32, 11 => 2, 14 => true, 12 => array ( 0 => 1, ), ), 3 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 3 => array ( 21 => 'imm', ), 31 => 32, 11 => 2, 14 => true, 12 => array ( 0 => 1, ), ), 4 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 3 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 16, 11 => 2, 14 => true, 98 => array ( 0 => 'sizeMatch() return fail!!!', ), ), 5 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 3 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 16, 11 => 2, 14 => true, ), 6 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 3 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 32, 11 => 2, 14 => true, 98 => array ( 0 => 'sizeMatch() return fail!!!', ), ), 7 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 3 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'SHR' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'unity', ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 3 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'unity', ), 31 => 16, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, ), 5 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 6 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'unity', ), 31 => 32, 11 => 1, 14 => true, ), 7 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, ), 8 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'SHRD' => array ( 3 => array ( 0 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 3 => array ( 21 => 'imm', ), 31 => 16, 11 => 2, 14 => true, 12 => array ( 0 => 1, ), ), 1 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 3 => array ( 21 => 'imm', ), 31 => 16, 11 => 2, 14 => true, 12 => array ( 0 => 1, ), ), 2 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 3 => array ( 21 => 'imm', ), 31 => 32, 11 => 2, 14 => true, 12 => array ( 0 => 1, ), ), 3 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 3 => array ( 21 => 'imm', ), 31 => 32, 11 => 2, 14 => true, 12 => array ( 0 => 1, ), ), 4 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 3 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 16, 11 => 2, 14 => true, 98 => array ( 0 => 'sizeMatch() return fail!!!', ), ), 5 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 3 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 16, 11 => 2, 14 => true, ), 6 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 3 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 32, 11 => 2, 14 => true, 98 => array ( 0 => 'sizeMatch() return fail!!!', ), ), 7 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 3 => array ( 21 => 'reg_cl', 20 => 8, ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'SIDT' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 2, 14 => true, ), ), ), 'SLDT' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'SMINT' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'SMINTOLD' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'SMSW' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'STC' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'STD' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'STI' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'STOSB' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'STOSD' => array ( 0 => array ( 0 => array ( 31 => 32, 11 => 1, ), ), ), 'STOSW' => array ( 0 => array ( 0 => array ( 31 => 16, 11 => 1, ), ), ), 'STR' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'SUB' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 5 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 6 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'mem', 20 => 8, ), 11 => 1, 14 => true, ), 7 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 8 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 9 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 10 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 11 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 12 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 13 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 14 => array ( 1 => array ( 21 => 'reg_al', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 12 => array ( 0 => 1, ), ), 15 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'sbyteword', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 16 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 12 => array ( 0 => 2, ), ), 17 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'sbytedword', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 18 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => 4, ), ), 19 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 20 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'sbyteword', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 21 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 22 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'sbytedword', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 23 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 24 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 25 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'sbyteword16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 26 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'imm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 27 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'sbytedword32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 28 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'imm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 29 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'SYSCALL' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'SYSENTER' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'SYSEXIT' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'SYSRET' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'TEST' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 5 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 6 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'mem', 20 => 8, ), 11 => 1, 14 => true, ), 7 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 8 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 9 => array ( 1 => array ( 21 => 'reg_al', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 12 => array ( 0 => 1, ), ), 10 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 12 => array ( 0 => 2, ), ), 11 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => 4, ), ), 12 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 13 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 14 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 15 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 16 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'imm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 17 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'imm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), ), ), 'UD2' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'UD2A' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'VERR' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 11 => 2, 14 => true, ), ), ), 'VERW' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 11 => 2, 14 => true, ), ), ), 'FWAIT' => array ( 0 => array ( 0 => array ( 33 => array ( 'wait' => true, ), ), ), ), 'WBINVD' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'WRMSR' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'XADD' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 4 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), 5 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'XCHG' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, ), 1 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'reg32na', 20 => 32, ), 31 => 32, 11 => 1, ), 2 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg_ax', 20 => 16, ), 31 => 16, 11 => 1, ), 3 => array ( 1 => array ( 21 => 'reg32na', 20 => 32, ), 2 => array ( 21 => 'reg_eax', 20 => 32, ), 31 => 32, 11 => 1, ), 4 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'reg_eax', 20 => 32, ), 31 => 32, 11 => 1, ), 5 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'mem', 20 => 8, ), 11 => 1, 14 => true, ), 6 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 7 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 8 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 9 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 10 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 11 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 12 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 13 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 14 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 15 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 16 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), ), ), 'XLATB' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'XLAT' => array ( 0 => array ( 0 => array ( 11 => 1, ), ), ), 'XOR' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 2 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 4 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 5 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 6 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'mem', 20 => 8, ), 11 => 1, 14 => true, ), 7 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 2 => array ( 21 => 'reg8', 20 => 8, ), 11 => 1, 14 => true, ), 8 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 9 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, ), 10 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 11 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, ), 12 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 13 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 14 => array ( 1 => array ( 21 => 'reg_al', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 12 => array ( 0 => 1, ), ), 15 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'sbyteword', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 16 => array ( 1 => array ( 21 => 'reg_ax', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 12 => array ( 0 => 2, ), ), 17 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'sbytedword', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 18 => array ( 1 => array ( 21 => 'reg_eax', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 12 => array ( 0 => 4, ), ), 19 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 20 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'sbyteword', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 21 => array ( 1 => array ( 21 => 'rm16', 20 => 16, ), 2 => array ( 21 => 'imm', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 22 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'sbytedword', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 23 => array ( 1 => array ( 21 => 'rm32', 20 => 32, ), 2 => array ( 21 => 'imm', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 24 => array ( 1 => array ( 21 => 'mem', 20 => 8, ), 2 => array ( 21 => 'imm8', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 25 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'sbyteword16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 26 => array ( 1 => array ( 21 => 'mem', 20 => 16, ), 2 => array ( 21 => 'imm16', 20 => 16, ), 31 => 16, 11 => 1, 14 => true, 12 => array ( 0 => 2, ), ), 27 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'sbytedword32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), 28 => array ( 1 => array ( 21 => 'mem', 20 => 32, ), 2 => array ( 21 => 'imm32', 20 => 32, ), 31 => 32, 11 => 1, 14 => true, 12 => array ( 0 => 4, ), ), 29 => array ( 1 => array ( 21 => 'rm8', 20 => 8, ), 2 => array ( 21 => 'imm', 20 => 8, ), 11 => 1, 14 => true, 12 => array ( 0 => 1, ), ), ), ), 'CMOVcc' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 2 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), 3 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'Jcc' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'imm|near', ), 31 => 0, 11 => 2, 15 => 0, ), 1 => array ( 1 => array ( 21 => 'imm16|near', 20 => 16, ), 31 => 16, 11 => 2, 15 => 0, ), 2 => array ( 1 => array ( 21 => 'imm32|near', 20 => 32, ), 31 => 32, 11 => 2, 15 => 0, ), 3 => array ( 1 => array ( 21 => 'imm|short', ), 11 => 1, 15 => 8, ), 4 => array ( 1 => array ( 21 => 'imm', ), 11 => 1, 15 => 8, ), 5 => array ( 1 => array ( 21 => 'imm', ), 11 => 2, 15 => 0, ), 6 => array ( 1 => array ( 21 => 'imm', ), 11 => 2, 15 => 0, ), 7 => array ( 1 => array ( 21 => 'imm', ), 11 => 1, 15 => 8, ), ), ), 'SETcc' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg8', 20 => 8, ), 11 => 2, 14 => true, ), ), ), 'XGETBV' => array ( 0 => array ( 0 => array ( 11 => 3, ), ), ), 'XSETBV' => array ( 0 => array ( 0 => array ( 11 => 3, ), ), ), 'XSAVE' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 2, 14 => true, ), ), ), 'XRSTOR' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 11 => 2, 14 => true, ), ), ), 'PREFETCHNTA' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem8', 20 => 8, ), 11 => 2, 14 => true, ), ), ), 'PREFETCHT0' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem8', 20 => 8, ), 11 => 2, 14 => true, ), ), ), 'PREFETCHT1' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem8', 20 => 8, ), 11 => 2, 14 => true, ), ), ), 'PREFETCHT2' => array ( 1 => array ( 0 => array ( 1 => array ( 21 => 'mem8', 20 => 8, ), 11 => 2, 14 => true, ), ), ), 'SFENCE' => array ( 0 => array ( 0 => array ( 11 => 3, ), ), ), 'MOVNTI' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'mem', ), 2 => array ( 21 => 'reg32', 20 => 32, ), 11 => 2, 14 => true, ), ), ), 'LZCNT' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'rm16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'rm32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'POPCNT' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'rm16', 20 => 16, ), 31 => 16, 11 => 2, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'rm32', 20 => 32, ), 31 => 32, 11 => 2, 14 => true, ), ), ), 'GETSEC' => array ( 0 => array ( 0 => array ( 11 => 2, ), ), ), 'MOVBE' => array ( 2 => array ( 0 => array ( 1 => array ( 21 => 'reg16', 20 => 16, ), 2 => array ( 21 => 'mem16', 20 => 16, ), 31 => 16, 11 => 3, 14 => true, ), 1 => array ( 1 => array ( 21 => 'reg32', 20 => 32, ), 2 => array ( 21 => 'mem32', 20 => 32, ), 31 => 32, 11 => 3, 14 => true, ), 2 => array ( 1 => array ( 21 => 'reg64', 20 => 64, ), 2 => array ( 21 => 'mem64', 20 => 64, ), 31 => 64, 11 => 3, 14 => true, ), 3 => array ( 1 => array ( 21 => 'mem16', 20 => 16, ), 2 => array ( 21 => 'reg16', 20 => 16, ), 31 => 16, 11 => 3, 14 => true, ), 4 => array ( 1 => array ( 21 => 'mem32', 20 => 32, ), 2 => array ( 21 => 'reg32', 20 => 32, ), 31 => 32, 11 => 3, 14 => true, ), 5 => array ( 1 => array ( 21 => 'mem64', 20 => 64, ), 2 => array ( 21 => 'reg64', 20 => 64, ), 31 => 64, 11 => 3, 14 => true, ), ), ), 'XSTORE' => array ( 0 => array ( 0 => array ( 11 => 3, ), ), ), 'XCRYPTECB' => array ( 0 => array ( 0 => array ( 33 => array ( 'mustrep' => true, ), 11 => 3, ), ), ), 'XCRYPTCBC' => array ( 0 => array ( 0 => array ( 33 => array ( 'mustrep' => true, ), 11 => 3, ), ), ), 'XCRYPTCTR' => array ( 0 => array ( 0 => array ( 33 => array ( 'mustrep' => true, ), 11 => 3, ), ), ), 'XCRYPTCFB' => array ( 0 => array ( 0 => array ( 33 => array ( 'mustrep' => true, ), 11 => 3, ), ), ), 'XCRYPTOFB' => array ( 0 => array ( 0 => array ( 33 => array ( 'mustrep' => true, ), 11 => 3, ), ), ), 'MONTMUL' => array ( 0 => array ( 0 => array ( 33 => array ( 'mustrep' => true, ), 11 => 3, ), ), ), 'XSHA1' => array ( 0 => array ( 0 => array ( 33 => array ( 'mustrep' => true, ), 11 => 3, ), ), ), 'XSHA256' => array ( 0 => array ( 0 => array ( 33 => array ( 'mustrep' => true, ), 11 => 3, ), ), ), );

// generated by ./tools/nasm.parser/regs.dat.parser.php
$regs_dat_array = array( 'AL' => array ( 'reg_al' => true, 'reg8' => true, 'reg8_rex' => true, ), 'AH' => array ( 'reg_high' => true, 'reg8' => true, ), 'AX' => array ( 'reg_ax' => true, 'reg16' => true, ), 'EAX' => array ( 'reg_eax' => true, 'reg32' => true, ), 'RAX' => array ( 'reg_rax' => true, 'reg64' => true, ), 'BL' => array ( 'reg8na' => true, 'reg8' => true, 'reg8_rex' => true, ), 'BH' => array ( 'reg_high' => true, 'reg8' => true, ), 'BX' => array ( 'reg16na' => true, 'reg16' => true, ), 'EBX' => array ( 'reg32na' => true, 'reg32' => true, ), 'RBX' => array ( 'reg64na' => true, 'reg64' => true, ), 'CL' => array ( 'reg_cl' => true, 'reg8' => true, 'reg8_rex' => true, ), 'CH' => array ( 'reg_high' => true, 'reg8' => true, ), 'CX' => array ( 'reg_cx' => true, 'reg16' => true, ), 'ECX' => array ( 'reg_ecx' => true, 'reg32' => true, ), 'RCX' => array ( 'reg_rcx' => true, 'reg64' => true, ), 'DL' => array ( 'reg_dl' => true, 'reg8' => true, 'reg8_rex' => true, ), 'DH' => array ( 'reg_high' => true, 'reg8' => true, ), 'DX' => array ( 'reg_dx' => true, 'reg16' => true, ), 'EDX' => array ( 'reg_edx' => true, 'reg32' => true, ), 'RDX' => array ( 'reg_rdx' => true, 'reg64' => true, ), 'SPL' => array ( 'reg8na' => true, 'reg8_rex' => true, ), 'SP' => array ( 'reg16na' => true, 'reg16' => true, ), 'ESP' => array ( 'reg32na' => true, 'reg32' => true, ), 'RSP' => array ( 'reg64na' => true, 'reg64' => true, ), 'BPL' => array ( 'reg8na' => true, 'reg8_rex' => true, ), 'BP' => array ( 'reg16na' => true, 'reg16' => true, ), 'EBP' => array ( 'reg32na' => true, 'reg32' => true, ), 'RBP' => array ( 'reg64na' => true, 'reg64' => true, ), 'SIL' => array ( 'reg8na' => true, 'reg8_rex' => true, ), 'SI' => array ( 'reg16na' => true, 'reg16' => true, ), 'ESI' => array ( 'reg32na' => true, 'reg32' => true, ), 'RSI' => array ( 'reg64na' => true, 'reg64' => true, ), 'DIL' => array ( 'reg8na' => true, 'reg8_rex' => true, ), 'DI' => array ( 'reg16na' => true, 'reg16' => true, ), 'EDI' => array ( 'reg32na' => true, 'reg32' => true, ), 'RDI' => array ( 'reg64na' => true, 'reg64' => true, ), 'R8B' => array ( 'reg8na' => true, 'reg8_rex' => true, ), 'R9B' => array ( 'reg8na' => true, 'reg8_rex' => true, ), 'R10B' => array ( 'reg8na' => true, 'reg8_rex' => true, ), 'R11B' => array ( 'reg8na' => true, 'reg8_rex' => true, ), 'R12B' => array ( 'reg8na' => true, 'reg8_rex' => true, ), 'R13B' => array ( 'reg8na' => true, 'reg8_rex' => true, ), 'R14B' => array ( 'reg8na' => true, 'reg8_rex' => true, ), 'R15B' => array ( 'reg8na' => true, 'reg8_rex' => true, ), 'R8W' => array ( 'reg16na' => true, 'reg16' => true, ), 'R9W' => array ( 'reg16na' => true, 'reg16' => true, ), 'R10W' => array ( 'reg16na' => true, 'reg16' => true, ), 'R11W' => array ( 'reg16na' => true, 'reg16' => true, ), 'R12W' => array ( 'reg16na' => true, 'reg16' => true, ), 'R13W' => array ( 'reg16na' => true, 'reg16' => true, ), 'R14W' => array ( 'reg16na' => true, 'reg16' => true, ), 'R15W' => array ( 'reg16na' => true, 'reg16' => true, ), 'R8D' => array ( 'reg32na' => true, 'reg32' => true, ), 'R9D' => array ( 'reg32na' => true, 'reg32' => true, ), 'R10D' => array ( 'reg32na' => true, 'reg32' => true, ), 'R11D' => array ( 'reg32na' => true, 'reg32' => true, ), 'R12D' => array ( 'reg32na' => true, 'reg32' => true, ), 'R13D' => array ( 'reg32na' => true, 'reg32' => true, ), 'R14D' => array ( 'reg32na' => true, 'reg32' => true, ), 'R15D' => array ( 'reg32na' => true, 'reg32' => true, ), 'R8' => array ( 'reg64na' => true, 'reg64' => true, ), 'R9' => array ( 'reg64na' => true, 'reg64' => true, ), 'R10' => array ( 'reg64na' => true, 'reg64' => true, ), 'R11' => array ( 'reg64na' => true, 'reg64' => true, ), 'R12' => array ( 'reg64na' => true, 'reg64' => true, ), 'R13' => array ( 'reg64na' => true, 'reg64' => true, ), 'R14' => array ( 'reg64na' => true, 'reg64' => true, ), 'R15' => array ( 'reg64na' => true, 'reg64' => true, ), 'ES' => array ( 'reg_es' => true, 'sreg' => true, ), 'CS' => array ( 'reg_cs' => true, 'sreg' => true, ), 'SS' => array ( 'reg_ss' => true, 'sreg' => true, ), 'DS' => array ( 'reg_ds' => true, 'sreg' => true, ), 'FS' => array ( 'reg_fs' => true, 'sreg' => true, ), 'GS' => array ( 'reg_gs' => true, 'sreg' => true, ), 'SEGR6' => array ( 'reg_seg67' => true, 'sreg' => true, ), 'SEGR7' => array ( 'reg_seg67' => true, 'sreg' => true, ), 'CR0' => array ( 'reg_creg' => true, 'creg' => true, ), 'CR1' => array ( 'reg_creg' => true, 'creg' => true, ), 'CR2' => array ( 'reg_creg' => true, 'creg' => true, ), 'CR3' => array ( 'reg_creg' => true, 'creg' => true, ), 'CR4' => array ( 'reg_creg' => true, 'creg' => true, ), 'CR5' => array ( 'reg_creg' => true, 'creg' => true, ), 'CR6' => array ( 'reg_creg' => true, 'creg' => true, ), 'CR7' => array ( 'reg_creg' => true, 'creg' => true, ), 'CR8' => array ( 'reg_creg' => true, 'creg' => true, ), 'CR9' => array ( 'reg_creg' => true, 'creg' => true, ), 'CR10' => array ( 'reg_creg' => true, 'creg' => true, ), 'CR11' => array ( 'reg_creg' => true, 'creg' => true, ), 'CR12' => array ( 'reg_creg' => true, 'creg' => true, ), 'CR13' => array ( 'reg_creg' => true, 'creg' => true, ), 'CR14' => array ( 'reg_creg' => true, 'creg' => true, ), 'CR15' => array ( 'reg_creg' => true, 'creg' => true, ), 'DR0' => array ( 'reg_dreg' => true, 'dreg' => true, ), 'DR1' => array ( 'reg_dreg' => true, 'dreg' => true, ), 'DR2' => array ( 'reg_dreg' => true, 'dreg' => true, ), 'DR3' => array ( 'reg_dreg' => true, 'dreg' => true, ), 'DR4' => array ( 'reg_dreg' => true, 'dreg' => true, ), 'DR5' => array ( 'reg_dreg' => true, 'dreg' => true, ), 'DR6' => array ( 'reg_dreg' => true, 'dreg' => true, ), 'DR7' => array ( 'reg_dreg' => true, 'dreg' => true, ), 'DR8' => array ( 'reg_dreg' => true, 'dreg' => true, ), 'DR9' => array ( 'reg_dreg' => true, 'dreg' => true, ), 'DR10' => array ( 'reg_dreg' => true, 'dreg' => true, ), 'DR11' => array ( 'reg_dreg' => true, 'dreg' => true, ), 'DR12' => array ( 'reg_dreg' => true, 'dreg' => true, ), 'DR13' => array ( 'reg_dreg' => true, 'dreg' => true, ), 'DR14' => array ( 'reg_dreg' => true, 'dreg' => true, ), 'DR15' => array ( 'reg_dreg' => true, 'dreg' => true, ), 'TR0' => array ( 'reg_treg' => true, 'treg' => true, ), 'TR1' => array ( 'reg_treg' => true, 'treg' => true, ), 'TR2' => array ( 'reg_treg' => true, 'treg' => true, ), 'TR3' => array ( 'reg_treg' => true, 'treg' => true, ), 'TR4' => array ( 'reg_treg' => true, 'treg' => true, ), 'TR5' => array ( 'reg_treg' => true, 'treg' => true, ), 'TR6' => array ( 'reg_treg' => true, 'treg' => true, ), 'TR7' => array ( 'reg_treg' => true, 'treg' => true, ), 'ST0' => array ( 'fpu0' => true, 'fpureg' => true, ), 'ST1' => array ( 'fpureg' => true, ), 'ST2' => array ( 'fpureg' => true, ), 'ST3' => array ( 'fpureg' => true, ), 'ST4' => array ( 'fpureg' => true, ), 'ST5' => array ( 'fpureg' => true, ), 'ST6' => array ( 'fpureg' => true, ), 'ST7' => array ( 'fpureg' => true, ), 'MM0' => array ( 'mmxreg' => true, ), 'MM1' => array ( 'mmxreg' => true, ), 'MM2' => array ( 'mmxreg' => true, ), 'MM3' => array ( 'mmxreg' => true, ), 'MM4' => array ( 'mmxreg' => true, ), 'MM5' => array ( 'mmxreg' => true, ), 'MM6' => array ( 'mmxreg' => true, ), 'MM7' => array ( 'mmxreg' => true, ), 'XMM0' => array ( 'xmm0' => true, 'xmmreg' => true, ), 'XMM1' => array ( 'xmm_l16' => true, 'xmmreg' => true, ), 'XMM2' => array ( 'xmm_l16' => true, 'xmmreg' => true, ), 'XMM3' => array ( 'xmm_l16' => true, 'xmmreg' => true, ), 'XMM4' => array ( 'xmm_l16' => true, 'xmmreg' => true, ), 'XMM5' => array ( 'xmm_l16' => true, 'xmmreg' => true, ), 'XMM6' => array ( 'xmm_l16' => true, 'xmmreg' => true, ), 'XMM7' => array ( 'xmm_l16' => true, 'xmmreg' => true, ), 'XMM8' => array ( 'xmm_l16' => true, 'xmmreg' => true, ), 'XMM9' => array ( 'xmm_l16' => true, 'xmmreg' => true, ), 'XMM10' => array ( 'xmm_l16' => true, 'xmmreg' => true, ), 'XMM11' => array ( 'xmm_l16' => true, 'xmmreg' => true, ), 'XMM12' => array ( 'xmm_l16' => true, 'xmmreg' => true, ), 'XMM13' => array ( 'xmm_l16' => true, 'xmmreg' => true, ), 'XMM14' => array ( 'xmm_l16' => true, 'xmmreg' => true, ), 'XMM15' => array ( 'xmm_l16' => true, 'xmmreg' => true, ), 'XMM16' => array ( 'xmmreg' => true, ), 'XMM17' => array ( 'xmmreg' => true, ), 'XMM18' => array ( 'xmmreg' => true, ), 'XMM19' => array ( 'xmmreg' => true, ), 'XMM20' => array ( 'xmmreg' => true, ), 'XMM21' => array ( 'xmmreg' => true, ), 'XMM22' => array ( 'xmmreg' => true, ), 'XMM23' => array ( 'xmmreg' => true, ), 'XMM24' => array ( 'xmmreg' => true, ), 'XMM25' => array ( 'xmmreg' => true, ), 'XMM26' => array ( 'xmmreg' => true, ), 'XMM27' => array ( 'xmmreg' => true, ), 'XMM28' => array ( 'xmmreg' => true, ), 'XMM29' => array ( 'xmmreg' => true, ), 'XMM30' => array ( 'xmmreg' => true, ), 'XMM31' => array ( 'xmmreg' => true, ), 'YMM0' => array ( 'ymm0' => true, 'ymmreg' => true, ), 'YMM1' => array ( 'ymm_l16' => true, 'ymmreg' => true, ), 'YMM2' => array ( 'ymm_l16' => true, 'ymmreg' => true, ), 'YMM3' => array ( 'ymm_l16' => true, 'ymmreg' => true, ), 'YMM4' => array ( 'ymm_l16' => true, 'ymmreg' => true, ), 'YMM5' => array ( 'ymm_l16' => true, 'ymmreg' => true, ), 'YMM6' => array ( 'ymm_l16' => true, 'ymmreg' => true, ), 'YMM7' => array ( 'ymm_l16' => true, 'ymmreg' => true, ), 'YMM8' => array ( 'ymm_l16' => true, 'ymmreg' => true, ), 'YMM9' => array ( 'ymm_l16' => true, 'ymmreg' => true, ), 'YMM10' => array ( 'ymm_l16' => true, 'ymmreg' => true, ), 'YMM11' => array ( 'ymm_l16' => true, 'ymmreg' => true, ), 'YMM12' => array ( 'ymm_l16' => true, 'ymmreg' => true, ), 'YMM13' => array ( 'ymm_l16' => true, 'ymmreg' => true, ), 'YMM14' => array ( 'ymm_l16' => true, 'ymmreg' => true, ), 'YMM15' => array ( 'ymm_l16' => true, 'ymmreg' => true, ), 'YMM16' => array ( 'ymmreg' => true, ), 'YMM17' => array ( 'ymmreg' => true, ), 'YMM18' => array ( 'ymmreg' => true, ), 'YMM19' => array ( 'ymmreg' => true, ), 'YMM20' => array ( 'ymmreg' => true, ), 'YMM21' => array ( 'ymmreg' => true, ), 'YMM22' => array ( 'ymmreg' => true, ), 'YMM23' => array ( 'ymmreg' => true, ), 'YMM24' => array ( 'ymmreg' => true, ), 'YMM25' => array ( 'ymmreg' => true, ), 'YMM26' => array ( 'ymmreg' => true, ), 'YMM27' => array ( 'ymmreg' => true, ), 'YMM28' => array ( 'ymmreg' => true, ), 'YMM29' => array ( 'ymmreg' => true, ), 'YMM30' => array ( 'ymmreg' => true, ), 'YMM31' => array ( 'ymmreg' => true, ), 'ZMM0' => array ( 'zmm0' => true, 'zmmreg' => true, ), 'ZMM1' => array ( 'zmm_l16' => true, 'zmmreg' => true, ), 'ZMM2' => array ( 'zmm_l16' => true, 'zmmreg' => true, ), 'ZMM3' => array ( 'zmm_l16' => true, 'zmmreg' => true, ), 'ZMM4' => array ( 'zmm_l16' => true, 'zmmreg' => true, ), 'ZMM5' => array ( 'zmm_l16' => true, 'zmmreg' => true, ), 'ZMM6' => array ( 'zmm_l16' => true, 'zmmreg' => true, ), 'ZMM7' => array ( 'zmm_l16' => true, 'zmmreg' => true, ), 'ZMM8' => array ( 'zmm_l16' => true, 'zmmreg' => true, ), 'ZMM9' => array ( 'zmm_l16' => true, 'zmmreg' => true, ), 'ZMM10' => array ( 'zmm_l16' => true, 'zmmreg' => true, ), 'ZMM11' => array ( 'zmm_l16' => true, 'zmmreg' => true, ), 'ZMM12' => array ( 'zmm_l16' => true, 'zmmreg' => true, ), 'ZMM13' => array ( 'zmm_l16' => true, 'zmmreg' => true, ), 'ZMM14' => array ( 'zmm_l16' => true, 'zmmreg' => true, ), 'ZMM15' => array ( 'zmm_l16' => true, 'zmmreg' => true, ), 'ZMM16' => array ( 'zmmreg' => true, ), 'ZMM17' => array ( 'zmmreg' => true, ), 'ZMM18' => array ( 'zmmreg' => true, ), 'ZMM19' => array ( 'zmmreg' => true, ), 'ZMM20' => array ( 'zmmreg' => true, ), 'ZMM21' => array ( 'zmmreg' => true, ), 'ZMM22' => array ( 'zmmreg' => true, ), 'ZMM23' => array ( 'zmmreg' => true, ), 'ZMM24' => array ( 'zmmreg' => true, ), 'ZMM25' => array ( 'zmmreg' => true, ), 'ZMM26' => array ( 'zmmreg' => true, ), 'ZMM27' => array ( 'zmmreg' => true, ), 'ZMM28' => array ( 'zmmreg' => true, ), 'ZMM29' => array ( 'zmmreg' => true, ), 'ZMM30' => array ( 'zmmreg' => true, ), 'ZMM31' => array ( 'zmmreg' => true, ), 'K0' => array ( 'opmask0' => true, 'opmaskreg' => true, ), 'K1' => array ( 'opmaskreg' => true, ), 'K2' => array ( 'opmaskreg' => true, ), 'K3' => array ( 'opmaskreg' => true, ), 'K4' => array ( 'opmaskreg' => true, ), 'K5' => array ( 'opmaskreg' => true, ), 'K6' => array ( 'opmaskreg' => true, ), 'K7' => array ( 'opmaskreg' => true, ), 'BND0' => array ( 'bndreg' => true, ), 'BND1' => array ( 'bndreg' => true, ), 'BND2' => array ( 'bndreg' => true, ), 'BND3' => array ( 'bndreg' => true, ), );
