{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700704734745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700704734745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 22:58:54 2023 " "Processing started: Wed Nov 22 22:58:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700704734745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1700704734745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pilha -c pilha --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off pilha -c pilha --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1700704734745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1700704735171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1700704735171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pilha.v 1 1 " "Found 1 design units, including 1 entities, in source file pilha.v" { { "Info" "ISGN_ENTITY_NAME" "1 pilha " "Found entity 1: pilha" {  } { { "pilha.v" "" { Text "C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700704742479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700704742479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pilha_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pilha_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pilha_tb " "Found entity 1: pilha_tb" {  } { { "pilha_tb.v" "" { Text "C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700704742479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700704742479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pilha " "Elaborating entity \"pilha\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1700704742525 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_dout pilha.v(50) " "Verilog HDL Always Construct warning at pilha.v(50): inferring latch(es) for variable \"next_dout\", which holds its previous value in one or more paths through the always construct" {  } { { "pilha.v" "" { Text "C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1700704742541 "|pilha"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[0\] pilha.v(55) " "Inferred latch for \"next_dout\[0\]\" at pilha.v(55)" {  } { { "pilha.v" "" { Text "C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700704742541 "|pilha"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[1\] pilha.v(55) " "Inferred latch for \"next_dout\[1\]\" at pilha.v(55)" {  } { { "pilha.v" "" { Text "C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700704742541 "|pilha"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[2\] pilha.v(55) " "Inferred latch for \"next_dout\[2\]\" at pilha.v(55)" {  } { { "pilha.v" "" { Text "C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700704742541 "|pilha"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[3\] pilha.v(55) " "Inferred latch for \"next_dout\[3\]\" at pilha.v(55)" {  } { { "pilha.v" "" { Text "C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700704742541 "|pilha"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[4\] pilha.v(55) " "Inferred latch for \"next_dout\[4\]\" at pilha.v(55)" {  } { { "pilha.v" "" { Text "C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700704742541 "|pilha"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[5\] pilha.v(55) " "Inferred latch for \"next_dout\[5\]\" at pilha.v(55)" {  } { { "pilha.v" "" { Text "C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700704742541 "|pilha"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[6\] pilha.v(55) " "Inferred latch for \"next_dout\[6\]\" at pilha.v(55)" {  } { { "pilha.v" "" { Text "C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700704742541 "|pilha"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_dout\[7\] pilha.v(55) " "Inferred latch for \"next_dout\[7\]\" at pilha.v(55)" {  } { { "pilha.v" "" { Text "C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700704742541 "|pilha"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700704742608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 22:59:02 2023 " "Processing ended: Wed Nov 22 22:59:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700704742608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700704742608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700704742608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1700704742608 ""}
