// Seed: 1507954881
module module_0;
  reg id_2, id_3;
  always id_3 <= 1;
  always #id_4 begin
    id_2 <= 1;
  end
  id_5(
      1, 1'b0, 1'b0, id_1
  );
  reg id_6 = 1'd0, id_7;
  always id_3 <= id_7;
  wire id_8, id_9;
  tri0 id_10 = 1;
  wire id_11;
  wire id_12;
  wire id_13;
  assign id_4 = 1;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri id_2,
    input wor id_3,
    input tri1 id_4,
    input wand id_5,
    input tri id_6,
    output supply0 id_7,
    input tri1 id_8
);
  assign id_7 = 1;
  assign id_7 = !id_6;
  module_0();
  wire id_10;
endmodule
