<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - Subsystem.vhd</title>
<style> .LN { font-style: italic; color: #888888 } </style>
<style> .CT { font-style: italic; color: #117755 } </style>
<style> .PP { font-style: bold;   color: #992211 } </style>
<style> .KW { font-style: bold;   color: #112266 } </style>
<style> .DT { font-style: bold;   color: #112266 } </style>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" text="#1122aa" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../../Subsystem.vhd" target="rtwreport_document_frame" id="linkToText_plain">Subsystem.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\adder\Subsystem.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2017-02-28 14:04:41</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 9.0 and HDL Coder 3.8</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" name="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- Model base rate: 0.1</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Target subsystem base rate: 0.1</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="16">   16   </a>
</span><span><a class="LN" name="17">   17   </a>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">-- </span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">-- Module: Subsystem</span>
</span><span><a class="LN" name="21">   21   </a><span class="CT">-- Source Path: adder/Subsystem</span>
</span><span><a class="LN" name="22">   22   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" name="23">   23   </a><span class="CT">-- </span>
</span><span><a class="LN" name="24">   24   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="25">   25   </a>LIBRARY IEEE;
</span><span><a class="LN" name="26">   26   </a>USE IEEE.std_logic_1164.ALL;
</span><span><a class="LN" name="27">   27   </a>USE IEEE.numeric_std.ALL;
</span><span><a class="LN" name="28">   28   </a>
</span><span><a class="LN" name="29">   29   </a>ENTITY Subsystem IS
</span><span><a class="LN" name="30">   30   </a>  PORT( In1                               :   IN    std_logic_vector(15 DOWNTO 0);  <span class="CT">-- int16</span>
</span><span><a class="LN" name="31">   31   </a>        In2                               :   IN    std_logic_vector(15 DOWNTO 0);  <span class="CT">-- int16</span>
</span><span><a class="LN" name="32">   32   </a>        Out1                              :   OUT   std_logic_vector(15 DOWNTO 0)  <span class="CT">-- int16</span>
</span><span><a class="LN" name="33">   33   </a>        );
</span><span><a class="LN" name="34">   34   </a>END Subsystem;
</span><span><a class="LN" name="35">   35   </a>
</span><span><a class="LN" name="36">   36   </a>
</span><span><a class="LN" name="37">   37   </a>ARCHITECTURE rtl OF Subsystem IS
</span><span><a class="LN" name="38">   38   </a>
</span><span><a class="LN" name="39">   39   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="40">   40   </a>  SIGNAL In1_signed                       : <span class="DT">signed</span>(15 DOWNTO 0);  <span class="CT">-- int16</span>
</span><span><a class="LN" name="41">   41   </a>  SIGNAL In2_signed                       : <span class="DT">signed</span>(15 DOWNTO 0);  <span class="CT">-- int16</span>
</span><span><a class="LN" name="42">   42   </a>  SIGNAL Sum_out1                         : <span class="DT">signed</span>(15 DOWNTO 0);  <span class="CT">-- int16</span>
</span><span><a class="LN" name="43">   43   </a>
</span><span><a class="LN" name="44">   44   </a>BEGIN
</span><span><a class="LN" name="45">   45   </a>  In1_signed &lt;= <span class="DT">signed</span>(In1);
</span><span><a class="LN" name="46">   46   </a>
</span><span><a class="LN" name="47">   47   </a>  In2_signed &lt;= <span class="DT">signed</span>(In2);
</span><span><a class="LN" name="48">   48   </a>
</span><span><a class="LN" name="49">   49   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('adder:12')" name="code2model"><font color="#117755"><i>&lt;S1&gt;/Sum</i></font></a></span>
</span><span><a class="LN" name="50">   50   </a>  Sum_out1 &lt;= In1_signed + In2_signed;
</span><span><a class="LN" name="51">   51   </a>
</span><span><a class="LN" name="52">   52   </a>  Out1 &lt;= std_logic_vector(Sum_out1);
</span><span><a class="LN" name="53">   53   </a>
</span><span><a class="LN" name="54">   54   </a>END rtl;
</span><span><a class="LN" name="55">   55   </a>
</span><span><a class="LN" name="56">   56   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>