// Seed: 1946357855
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input wire id_2,
    input wor id_3,
    input wire id_4
);
  parameter id_6 = -1;
  assign module_1.id_23 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd60
) (
    input tri0 id_0,
    input tri0 id_1,
    input wand _id_2,
    input supply0 id_3,
    input wor id_4[id_2  &&  1 : -1],
    input wor id_5,
    input tri0 id_6,
    input wand id_7,
    input tri1 id_8,
    output tri1 id_9,
    input wor id_10,
    input wand id_11,
    input supply0 id_12,
    output wor id_13,
    input wand id_14,
    input wor id_15,
    output logic id_16,
    input supply0 id_17,
    input tri id_18,
    input tri0 id_19,
    input supply0 id_20,
    input supply1 id_21,
    input supply0 id_22,
    input supply0 id_23,
    input wand id_24,
    input uwire id_25,
    input supply0 id_26
);
  initial id_16 <= id_15;
  logic id_28;
  ;
  assign id_16 = -1 * -1;
  module_0 modCall_1 (
      id_21,
      id_11,
      id_26,
      id_11,
      id_12
  );
endmodule
