

================================================================
== Vivado HLS Report for 'operator_double_div5'
================================================================
* Date:           Fri Aug 24 15:44:35 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       operator_double_div5
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.691|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   37|   37|   37|   37|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   36|   36|         2|          -|          -|    18|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1954|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|       6|       6|
|Multiplexer      |        -|      -|       -|      39|
|Register         |        -|      -|     219|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     225|    1999|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |r0_U   |operator_double_dbkb  |        0|  1|   1|    64|    1|     1|           64|
    |r1_U   |operator_double_dcud  |        0|  1|   1|    64|    1|     1|           64|
    |r2_U   |operator_double_ddEe  |        0|  1|   1|    64|    1|     1|           64|
    |q0_U   |operator_double_deOg  |        0|  1|   1|    64|    1|     1|           64|
    |q1_U   |operator_double_dfYi  |        0|  1|   1|    64|    1|     1|           64|
    |q2_U   |operator_double_dg8j  |        0|  1|   1|    64|    1|     1|           64|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                      |        0|  6|   6|   384|    6|     6|          384|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |i_fu_558_p2                  |     +    |      0|  0|   15|           2|           6|
    |shift_V_1_fu_322_p2          |     +    |      0|  0|   18|           2|          11|
    |tmp_25_fu_637_p2             |     +    |      0|  0|   15|           2|           6|
    |xf_V_8_fu_432_p2             |     +    |      0|  0|   63|           2|          56|
    |Lo_assign_fu_466_p2          |     -    |      0|  0|   15|           8|           8|
    |new_exp_V_fu_282_p2          |     -    |      0|  0|   18|          11|          11|
    |shift_V_fu_316_p2            |     -    |      0|  0|   18|           1|          11|
    |tmp_17_fu_495_p2             |     -    |      0|  0|   15|           5|           6|
    |tmp_26_fu_642_p2             |     -    |      0|  0|   15|           5|           6|
    |tmp_30_fu_665_p2             |     -    |      0|  0|   15|           5|           6|
    |p_demorgan_fu_718_p2         |    and   |      0|  0|   56|          56|          56|
    |sel_tmp3_fu_340_p2           |    and   |      0|  0|    6|           1|           1|
    |sel_tmp7_fu_368_p2           |    and   |      0|  0|    6|           1|           1|
    |tmp_40_fu_730_p2             |    and   |      0|  0|   56|          56|          56|
    |tmp_41_fu_736_p2             |    and   |      0|  0|   56|          56|          56|
    |icmp4_fu_310_p2              |   icmp   |      0|  0|   13|          10|           1|
    |icmp_fu_262_p2               |   icmp   |      0|  0|    8|           2|           1|
    |tmp_14_fu_476_p2             |   icmp   |      0|  0|   11|           8|           3|
    |tmp_1_fu_276_p2              |   icmp   |      0|  0|   13|          11|          11|
    |tmp_23_fu_548_p2             |   icmp   |      0|  0|   11|           8|           3|
    |tmp_2_fu_568_p2              |   icmp   |      0|  0|   13|          11|           2|
    |tmp_3_fu_288_p2              |   icmp   |      0|  0|   13|          11|           1|
    |tmp_4_fu_294_p2              |   icmp   |      0|  0|   13|          11|          11|
    |r_V_1_fu_390_p2              |   lshr   |      0|  0|  158|          52|          52|
    |tmp_21_fu_520_p2             |   lshr   |      0|  0|  166|          56|          56|
    |tmp_38_fu_712_p2             |   lshr   |      0|  0|  166|           2|          56|
    |p_Result_5_fu_742_p2         |    or    |      0|  0|   56|          56|          56|
    |sel_tmp2_demorgan_fu_328_p2  |    or    |      0|  0|    6|           1|           1|
    |tmp_6_fu_581_p2              |    or    |      0|  0|    6|           1|           1|
    |p_Repl2_2_fu_586_p3          |  select  |      0|  0|   11|           1|          11|
    |p_Repl2_s_fu_593_p3          |  select  |      0|  0|   52|           1|          52|
    |p_s_fu_573_p3                |  select  |      0|  0|    2|           1|           2|
    |shift_V_2_fu_346_p3          |  select  |      0|  0|   11|           1|          11|
    |shift_V_3_fu_354_p3          |  select  |      0|  0|   11|           1|           1|
    |shift_V_4_fu_374_p3          |  select  |      0|  0|   11|           1|          11|
    |shift_V_cast_cast_fu_268_p3  |  select  |      0|  0|    2|           1|           2|
    |tmp_18_fu_501_p3             |  select  |      0|  0|   56|           1|          56|
    |tmp_19_fu_508_p3             |  select  |      0|  0|    6|           1|           6|
    |tmp_27_fu_647_p3             |  select  |      0|  0|    6|           1|           6|
    |tmp_28_fu_653_p3             |  select  |      0|  0|    6|           1|           6|
    |tmp_29_fu_659_p3             |  select  |      0|  0|    6|           1|           6|
    |tmp_36_fu_699_p3             |  select  |      0|  0|   56|           1|          56|
    |xf_V_5_fu_424_p3             |  select  |      0|  0|   56|           1|          56|
    |xf_V_7_fu_406_p3             |  select  |      0|  0|   56|           1|          56|
    |r_V_2_fu_400_p2              |    shl   |      0|  0|  166|          56|          56|
    |tmp_34_fu_683_p2             |    shl   |      0|  0|  166|          56|          56|
    |tmp_37_fu_706_p2             |    shl   |      0|  0|  166|           2|          56|
    |sel_tmp2_fu_334_p2           |    xor   |      0|  0|    6|           1|           2|
    |sel_tmp6_fu_362_p2           |    xor   |      0|  0|    6|           1|           2|
    |tmp_39_fu_724_p2             |    xor   |      0|  0|   56|          56|           2|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |Total                        |          |      0|  0| 1954|         640|        1064|
    +-----------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  21|          4|    1|          4|
    |i_i_i_reg_211      |   9|          2|    6|         12|
    |p_Repl2_1_reg_188  |   9|          2|    3|          6|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  39|          8|   10|         22|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   3|   0|    3|          0|
    |i_i_i_reg_211         |   6|   0|    6|          0|
    |i_reg_833             |   6|   0|    6|          0|
    |new_exp_V_1_reg_753   |  11|   0|   11|          0|
    |new_exp_V_reg_768     |  11|   0|   11|          0|
    |new_mant_V_1_reg_758  |  52|   0|   52|          0|
    |p_Repl2_1_reg_188     |   3|   0|    3|          0|
    |p_Repl2_3_reg_748     |   1|   0|    1|          0|
    |p_Val2_3_reg_199      |  56|   0|   56|          0|
    |tmp_13_reg_782        |   6|   0|    6|          0|
    |tmp_1_reg_763         |   1|   0|    1|          0|
    |tmp_23_reg_817        |   1|   0|    1|          0|
    |tmp_24_reg_825        |   6|   0|    6|          0|
    |xf_V_8_reg_773        |  56|   0|   56|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 219|   0|  219|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div5 | return value |
|in_r       |  in |   64|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

