Martin Alt , Christian Ferdinand , Florian Martin , Reinhard Wilhelm, Cache Behavior Prediction by Abstract Interpretation, Proceedings of the Third International Symposium on Static Analysis, p.52-66, September 24-26, 1996
Diego Andrade , Manuel Arenaz , Basilio B. Fraguela , Juan Touriño , Ramón Doallo, Automated and accurate cache behavior analysis for codes with irregular access patterns: Research Articles, Concurrency and Computation: Practice & Experience, v.19 n.18, p.2407-2423, December 2007[doi>10.1002/cpe.v19:18]
D. Andrade , B. B. Fraguela , R. Doallo, Analytical modeling of codes with arbitrary data-dependent conditional structures, Journal of Systems Architecture: the EUROMICRO Journal, v.52 n.7, p.394-410, July 2006[doi>10.1016/j.sysarc.2005.04.004]
Diego Andrade , Basilio B. Fraguela , Ramón Doallo, Precise automatable analytical modeling of the cache behavior of codes with indirections, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.3, p.16-es, September 2007[doi>10.1145/1275937.1275940]
Diego Andrade , Basilio B. Fraguela , Ramón Doallo, Static Prediction of Worst-Case Data Cache Performance in the Absence of Base Address Information, Proceedings of the 2009 15th IEEE Symposium on Real-Time and Embedded Technology and Applications, p.45-54, April 13-16, 2009[doi>10.1109/RTAS.2009.23]
Barret, R., Berry, M., Chan, T., Demmel, J., Donato, J., Dongarra, J., Eijkhout, V., Pozo, R., Romine, C., and van der Vorst, H. 1994. Templates for the Solution of Linear Systems: Building Blocks for Iterative Methods. SIAM Press.
Laurent David , Isabelle Puaut, Static Determination of Probabilistic Execution Times, Proceedings of the 16th Euromicro Conference on Real-Time Systems, p.223-230, June 30-July 02, 2004[doi>10.1109/ECRTS.2004.34]
Fraguela, B. B., Andrade, D., and Doallo, R. 2010. Address-independent estimation of the worst-case memory performance. IEEE Trans. Ind. Inf. 6, 4, 664--677.
Basilio B. Fraguela , Ramón Doallo , Emilio L. Zapata, Probabilistic Miss Equations: Evaluating Memory Hierarchy Performance, IEEE Transactions on Computers, v.52 n.3, p.321-336, March 2003[doi>10.1109/TC.2003.1183947]
Somnath Ghosh , Margaret Martonosi , Sharad Malik, Cache miss equations: a compiler framework for analyzing and tuning memory behavior, ACM Transactions on Programming Languages and Systems (TOPLAS), v.21 n.4, p.703-746, July 1999[doi>10.1145/325478.325479]
Christopher A. Healy , Robert D. Arnold , Frank Mueller , Marion G. Harmon , David B. Walley, Bounding Pipeline and Instruction Cache Performance, IEEE Transactions on Computers, v.48 n.1, p.53-70, January 1999[doi>10.1109/12.743411]
Hill, M. 1985. Dineroiii documentation, unpublished unix-style. Tech. rep.
IBM. 1996. PowerPC 604e RISC Microprocessor Technical Summary. Tech. rep.
IDT. 2001. 79RC64574/RC64575 Data Sheet. Tech. rep. http://smartdata.usbid.com/datasheets/usbid/2000/2000-q1/rc64574_ma_75096.pdf
Thomas Lundqvist , Per Stenström, A Method to Improve the Estimated Worst-Case Performance of Data Caching, Proceedings of the Sixth International Conference on Real-Time Computing Systems and Applications, p.255, December 13-15, 1999
MIPS. 2001. MIPS32 4Kp- Embedded, MIPS Processor Core. Tech. rep. www.mips.com.
Harini Ramaprasad , Frank Mueller, Bounding Worst-Case Data Cache Behavior by Analytically Deriving Cache Reference Patterns, Proceedings of the 11th IEEE Real Time on Embedded Technology and Applications Symposium, p.148-157, March 07-10, 2005[doi>10.1109/RTAS.2005.12]
Harini Ramaprasad , Frank Mueller, Bounding Preemption Delay within Data Cache Reference Patterns for Real-Time Tasks, Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium, p.71-80, April 04-07, 2006[doi>10.1109/RTAS.2006.14]
Sun Microelectronics. 1997. MicroSPARC-IIep User's Manual. Tech. rep.
Xavier Vera , Björn Lisper , Jingling Xue, Data cache locking for tight timing calculations, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.1, p.1-38, December 2007[doi>10.1145/1324969.1324973]
Randall T. White , Christopher A. Healy , David B. Whalley , Frank Mueller , Marion G. Harmon, Timing Analysis for Data Caches and Set-Associative Caches, Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium (RTAS '97), p.192, June 09-11, 1997
Jingling Xue , Xavier Vera, Efficient and Accurate Analytical Modeling of Whole-Program Data Cache Behavior, IEEE Transactions on Computers, v.53 n.5, p.547-566, May 2004[doi>10.1109/TC.2004.1275296]
Jun Yan , Wei Zhang, WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches, Proceedings of the 2008 IEEE Real-Time and Embedded Technology and Applications Symposium, p.80-89, April 22-24, 2008[doi>10.1109/RTAS.2008.6]
Zivojnović, Martinez, J., Schläger, C., and Meyr, H. 1994. DSPSTONE: A DSP-oriented benchmarking methodology. In Proceedings of theInternational Conference on Signal Processing Applications and Technology.
