

================================================================
== Vivado HLS Report for 'B_IO_L2_in'
================================================================
* Date:           Sat Sep 14 23:31:24 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.113 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max  |   Type  |
    +---------+---------+----------+----------+------+-------+---------+
    |     1643|    33580| 8.215 us | 0.168 ms |  1643|  33580|   none  |
    +---------+---------+----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_B_IO_L2_in_intra_trans_fu_105  |B_IO_L2_in_intra_trans  |        1|      514| 5.000 ns | 2.570 us |    1|  514|   none  |
        |grp_B_IO_L2_in_inter_trans_fu_113  |B_IO_L2_in_inter_trans  |       23|       23| 0.115 us | 0.115 us |   23|   23|   none  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+------------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+------------+-----------+-----------+------+----------+
        |- Loop 1         |     1640|    33064| 410 ~ 8266 |          -|          -|     4|    no    |
        | + Loop 1.1      |      408|     8264| 102 ~ 2066 |          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |      100|     2064|  25 ~ 516  |          -|          -|     4|    no    |
        +-----------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       45|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|       74|      443|    -|
|Memory               |       30|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      203|    -|
|Register             |        -|      -|       32|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       30|      0|      106|      691|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        2|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+----+-----+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-----------------------------------+------------------------+---------+-------+----+-----+-----+
    |grp_B_IO_L2_in_inter_trans_fu_113  |B_IO_L2_in_inter_trans  |        0|      0|  27|  187|    0|
    |grp_B_IO_L2_in_intra_trans_fu_105  |B_IO_L2_in_intra_trans  |        0|      0|  47|  256|    0|
    +-----------------------------------+------------------------+---------+-------+----+-----+-----+
    |Total                              |                        |        0|      0|  74|  443|    0|
    +-----------------------------------+------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_B_ping_V_U  |A_IO_L2_in_local_A_ping_V  |       15|  0|   0|    0|     8|  512|     1|         4096|
    |local_B_pong_V_U  |A_IO_L2_in_local_A_ping_V  |       15|  0|   0|    0|     8|  512|     1|         4096|
    +------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                           |       30|  0|   0|    0|    16| 1024|     2|         8192|
    +------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |c0_V_fu_137_p2                   |     +    |      0|  0|   4|           3|           1|
    |c1_V_fu_149_p2                   |     +    |      0|  0|   4|           3|           1|
    |c2_V_fu_161_p2                   |     +    |      0|  0|   4|           3|           1|
    |icmp_ln518_fu_131_p2             |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln519_fu_143_p2             |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln520_fu_155_p2             |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |xor_ln566_fu_167_p2              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  45|          21|          19|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  38|          7|    1|          7|
    |ap_done                                           |   9|          2|    1|          2|
    |arb_2_reg_93                                      |   9|          2|    1|          2|
    |fifo_B_in_V_V_read                                |   9|          2|    1|          2|
    |fifo_B_local_out_V_V_write                        |   9|          2|    1|          2|
    |fifo_B_out_V_V_write                              |   9|          2|    1|          2|
    |grp_B_IO_L2_in_intra_trans_fu_105_intra_trans_en  |  15|          3|    1|          3|
    |grp_B_IO_L2_in_intra_trans_fu_105_local_B_V_q0    |  15|          3|  512|       1536|
    |local_B_ping_V_ce0                                |   9|          2|    1|          2|
    |local_B_ping_V_ce1                                |   9|          2|    1|          2|
    |local_B_ping_V_we1                                |   9|          2|    1|          2|
    |local_B_pong_V_ce0                                |   9|          2|    1|          2|
    |local_B_pong_V_ce1                                |   9|          2|    1|          2|
    |local_B_pong_V_we1                                |   9|          2|    1|          2|
    |p_016_0_reg_60                                    |   9|          2|    3|          6|
    |p_047_0_reg_71                                    |   9|          2|    3|          6|
    |p_060_0_reg_82                                    |   9|          2|    3|          6|
    |real_start                                        |   9|          2|    1|          2|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 203|         43|  535|       1588|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                       |  6|   0|    6|          0|
    |ap_done_reg                                     |  1|   0|    1|          0|
    |arb_2_reg_93                                    |  1|   0|    1|          0|
    |c0_V_reg_188                                    |  3|   0|    3|          0|
    |c1_V_reg_201                                    |  3|   0|    3|          0|
    |c2_V_reg_209                                    |  3|   0|    3|          0|
    |grp_B_IO_L2_in_inter_trans_fu_113_ap_start_reg  |  1|   0|    1|          0|
    |grp_B_IO_L2_in_intra_trans_fu_105_ap_start_reg  |  1|   0|    1|          0|
    |intra_trans_en_0_fu_48                          |  1|   0|    1|          0|
    |intra_trans_en_0_load_2_reg_214                 |  1|   0|    1|          0|
    |intra_trans_en_0_load_reg_193                   |  1|   0|    1|          0|
    |p_016_0_reg_60                                  |  3|   0|    3|          0|
    |p_047_0_reg_71                                  |  3|   0|    3|          0|
    |p_060_0_reg_82                                  |  3|   0|    3|          0|
    |start_once_reg                                  |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           | 32|   0|   32|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      B_IO_L2_in      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      B_IO_L2_in      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      B_IO_L2_in      | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |      B_IO_L2_in      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      B_IO_L2_in      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |      B_IO_L2_in      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      B_IO_L2_in      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      B_IO_L2_in      | return value |
|start_out                    | out |    1| ap_ctrl_hs |      B_IO_L2_in      | return value |
|start_write                  | out |    1| ap_ctrl_hs |      B_IO_L2_in      | return value |
|fifo_B_in_V_V_dout           |  in |  512|   ap_fifo  |     fifo_B_in_V_V    |    pointer   |
|fifo_B_in_V_V_empty_n        |  in |    1|   ap_fifo  |     fifo_B_in_V_V    |    pointer   |
|fifo_B_in_V_V_read           | out |    1|   ap_fifo  |     fifo_B_in_V_V    |    pointer   |
|fifo_B_out_V_V_din           | out |  512|   ap_fifo  |    fifo_B_out_V_V    |    pointer   |
|fifo_B_out_V_V_full_n        |  in |    1|   ap_fifo  |    fifo_B_out_V_V    |    pointer   |
|fifo_B_out_V_V_write         | out |    1|   ap_fifo  |    fifo_B_out_V_V    |    pointer   |
|fifo_B_local_out_V_V_din     | out |   64|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
|fifo_B_local_out_V_V_full_n  |  in |    1|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
|fifo_B_local_out_V_V_write   | out |    1|   ap_fifo  | fifo_B_local_out_V_V |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%intra_trans_en_0 = alloca i1"   --->   Operation 7 'alloca' 'intra_trans_en_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_B_local_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %fifo_B_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %fifo_B_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i64* %fifo_B_local_out_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i512* %fifo_B_out_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i512* %fifo_B_in_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.15ns)   --->   "%local_B_ping_V = alloca [8 x i512], align 8" [src/kernel_kernel.cpp:505]   --->   Operation 14 'alloca' 'local_B_ping_V' <Predicate = true> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 15 [1/1] (1.15ns)   --->   "%local_B_pong_V = alloca [8 x i512], align 8" [src/kernel_kernel.cpp:507]   --->   Operation 15 'alloca' 'local_B_pong_V' <Predicate = true> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8 x i512]* %local_B_ping_V, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:506]   --->   Operation 16 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8 x i512]* %local_B_pong_V, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:508]   --->   Operation 17 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.60ns)   --->   "store i1 false, i1* %intra_trans_en_0" [src/kernel_kernel.cpp:518]   --->   Operation 18 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 19 [1/1] (0.60ns)   --->   "br label %.loopexit" [src/kernel_kernel.cpp:518]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.61>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_016_0 = phi i3 [ 0, %0 ], [ %c0_V, %.loopexit.loopexit ]"   --->   Operation 20 'phi' 'p_016_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.49ns)   --->   "%icmp_ln518 = icmp eq i3 %p_016_0, -4" [src/kernel_kernel.cpp:518]   --->   Operation 21 'icmp' 'icmp_ln518' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.26ns)   --->   "%c0_V = add i3 %p_016_0, 1" [src/kernel_kernel.cpp:518]   --->   Operation 23 'add' 'c0_V' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln518, label %5, label %.preheader125.preheader" [src/kernel_kernel.cpp:518]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.60ns)   --->   "br label %.preheader125" [src/kernel_kernel.cpp:519]   --->   Operation 25 'br' <Predicate = (!icmp_ln518)> <Delay = 0.60>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%intra_trans_en_0_load = load i1* %intra_trans_en_0" [src/kernel_kernel.cpp:573]   --->   Operation 26 'load' 'intra_trans_en_0_load' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (0.61ns)   --->   "call fastcc void @B_IO_L2_in_intra_trans([8 x i512]* %local_B_ping_V, i64* %fifo_B_local_out_V_V, i1 %intra_trans_en_0_load)" [src/kernel_kernel.cpp:573]   --->   Operation 27 'call' <Predicate = (icmp_ln518)> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.60>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_047_0 = phi i3 [ %c1_V, %.preheader125.loopexit ], [ 0, %.preheader125.preheader ]"   --->   Operation 28 'phi' 'p_047_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.49ns)   --->   "%icmp_ln519 = icmp eq i3 %p_047_0, -4" [src/kernel_kernel.cpp:519]   --->   Operation 29 'icmp' 'icmp_ln519' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 30 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.26ns)   --->   "%c1_V = add i3 %p_047_0, 1" [src/kernel_kernel.cpp:519]   --->   Operation 31 'add' 'c1_V' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln519, label %.loopexit.loopexit, label %.preheader.preheader" [src/kernel_kernel.cpp:519]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_kernel.cpp:520]   --->   Operation 33 'br' <Predicate = (!icmp_ln519)> <Delay = 0.60>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 34 'br' <Predicate = (icmp_ln519)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.61>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%p_060_0 = phi i3 [ %c2_V, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 35 'phi' 'p_060_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%arb_2 = phi i1 [ %xor_ln566, %4 ], [ false, %.preheader.preheader ]" [src/kernel_kernel.cpp:566]   --->   Operation 36 'phi' 'arb_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.49ns)   --->   "%icmp_ln520 = icmp eq i3 %p_060_0, -4" [src/kernel_kernel.cpp:520]   --->   Operation 37 'icmp' 'icmp_ln520' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 38 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.26ns)   --->   "%c2_V = add i3 %p_060_0, 1" [src/kernel_kernel.cpp:520]   --->   Operation 39 'add' 'c2_V' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln520, label %.preheader125.loopexit, label %1" [src/kernel_kernel.cpp:520]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%intra_trans_en_0_load_2 = load i1* %intra_trans_en_0" [src/kernel_kernel.cpp:555]   --->   Operation 41 'load' 'intra_trans_en_0_load_2' <Predicate = (!icmp_ln520)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %arb_2, label %3, label %2" [src/kernel_kernel.cpp:524]   --->   Operation 42 'br' <Predicate = (!icmp_ln520)> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (0.60ns)   --->   "call fastcc void @B_IO_L2_in_inter_trans([8 x i512]* %local_B_pong_V, i512* %fifo_B_in_V_V, i512* %fifo_B_out_V_V)" [src/kernel_kernel.cpp:529]   --->   Operation 43 'call' <Predicate = (!icmp_ln520 & !arb_2)> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 44 [2/2] (0.61ns)   --->   "call fastcc void @B_IO_L2_in_intra_trans([8 x i512]* %local_B_ping_V, i64* %fifo_B_local_out_V_V, i1 %intra_trans_en_0_load_2)" [src/kernel_kernel.cpp:535]   --->   Operation 44 'call' <Predicate = (!icmp_ln520 & !arb_2)> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 45 [2/2] (0.60ns)   --->   "call fastcc void @B_IO_L2_in_inter_trans([8 x i512]* %local_B_ping_V, i512* %fifo_B_in_V_V, i512* %fifo_B_out_V_V)" [src/kernel_kernel.cpp:549]   --->   Operation 45 'call' <Predicate = (!icmp_ln520 & arb_2)> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 46 [2/2] (0.61ns)   --->   "call fastcc void @B_IO_L2_in_intra_trans([8 x i512]* %local_B_pong_V, i64* %fifo_B_local_out_V_V, i1 %intra_trans_en_0_load_2)" [src/kernel_kernel.cpp:555]   --->   Operation 46 'call' <Predicate = (!icmp_ln520 & arb_2)> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader125"   --->   Operation 47 'br' <Predicate = (icmp_ln520)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.60>
ST_5 : Operation 48 [1/2] (0.00ns)   --->   "call fastcc void @B_IO_L2_in_inter_trans([8 x i512]* %local_B_pong_V, i512* %fifo_B_in_V_V, i512* %fifo_B_out_V_V)" [src/kernel_kernel.cpp:529]   --->   Operation 48 'call' <Predicate = (!arb_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 49 [1/2] (0.00ns)   --->   "call fastcc void @B_IO_L2_in_intra_trans([8 x i512]* %local_B_ping_V, i64* %fifo_B_local_out_V_V, i1 %intra_trans_en_0_load_2)" [src/kernel_kernel.cpp:535]   --->   Operation 49 'call' <Predicate = (!arb_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br label %4" [src/kernel_kernel.cpp:544]   --->   Operation 50 'br' <Predicate = (!arb_2)> <Delay = 0.00>
ST_5 : Operation 51 [1/2] (0.00ns)   --->   "call fastcc void @B_IO_L2_in_inter_trans([8 x i512]* %local_B_ping_V, i512* %fifo_B_in_V_V, i512* %fifo_B_out_V_V)" [src/kernel_kernel.cpp:549]   --->   Operation 51 'call' <Predicate = (arb_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 52 [1/2] (0.00ns)   --->   "call fastcc void @B_IO_L2_in_intra_trans([8 x i512]* %local_B_pong_V, i64* %fifo_B_local_out_V_V, i1 %intra_trans_en_0_load_2)" [src/kernel_kernel.cpp:555]   --->   Operation 52 'call' <Predicate = (arb_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 53 'br' <Predicate = (arb_2)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.12ns)   --->   "%xor_ln566 = xor i1 %arb_2, true" [src/kernel_kernel.cpp:566]   --->   Operation 54 'xor' 'xor_ln566' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.60ns)   --->   "store i1 true, i1* %intra_trans_en_0" [src/kernel_kernel.cpp:520]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.60>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_kernel.cpp:520]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 57 [1/2] (0.00ns)   --->   "call fastcc void @B_IO_L2_in_intra_trans([8 x i512]* %local_B_ping_V, i64* %fifo_B_local_out_V_V, i1 %intra_trans_en_0_load)" [src/kernel_kernel.cpp:573]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:594]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_B_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_local_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
intra_trans_en_0        (alloca           ) [ 0111110]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specinterface_ln0       (specinterface    ) [ 0000000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
specmemcore_ln0         (specmemcore      ) [ 0000000]
local_B_ping_V          (alloca           ) [ 0011111]
local_B_pong_V          (alloca           ) [ 0011110]
specmemcore_ln506       (specmemcore      ) [ 0000000]
specmemcore_ln508       (specmemcore      ) [ 0000000]
store_ln518             (store            ) [ 0000000]
br_ln518                (br               ) [ 0111110]
p_016_0                 (phi              ) [ 0010000]
icmp_ln518              (icmp             ) [ 0011110]
empty                   (speclooptripcount) [ 0000000]
c0_V                    (add              ) [ 0111110]
br_ln518                (br               ) [ 0000000]
br_ln519                (br               ) [ 0011110]
intra_trans_en_0_load   (load             ) [ 0000001]
p_047_0                 (phi              ) [ 0001000]
icmp_ln519              (icmp             ) [ 0011110]
empty_117               (speclooptripcount) [ 0000000]
c1_V                    (add              ) [ 0011110]
br_ln519                (br               ) [ 0000000]
br_ln520                (br               ) [ 0011110]
br_ln0                  (br               ) [ 0111110]
p_060_0                 (phi              ) [ 0000100]
arb_2                   (phi              ) [ 0000110]
icmp_ln520              (icmp             ) [ 0011110]
empty_118               (speclooptripcount) [ 0000000]
c2_V                    (add              ) [ 0011110]
br_ln520                (br               ) [ 0000000]
intra_trans_en_0_load_2 (load             ) [ 0000010]
br_ln524                (br               ) [ 0000000]
br_ln0                  (br               ) [ 0011110]
call_ln529              (call             ) [ 0000000]
call_ln535              (call             ) [ 0000000]
br_ln544                (br               ) [ 0000000]
call_ln549              (call             ) [ 0000000]
call_ln555              (call             ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
xor_ln566               (xor              ) [ 0011110]
store_ln520             (store            ) [ 0000000]
br_ln520                (br               ) [ 0011110]
call_ln573              (call             ) [ 0000000]
ret_ln594               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_B_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_B_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_B_local_out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_local_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_intra_trans"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_inter_trans"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="intra_trans_en_0_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="intra_trans_en_0/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="local_B_ping_V_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_ping_V/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="local_B_pong_V_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_pong_V/1 "/>
</bind>
</comp>

<comp id="60" class="1005" name="p_016_0_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="3" slack="1"/>
<pin id="62" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_016_0 (phireg) "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_016_0_phi_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="1"/>
<pin id="66" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="3" slack="0"/>
<pin id="68" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_016_0/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="p_047_0_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="3" slack="1"/>
<pin id="73" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_047_0 (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="p_047_0_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="0"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="1" slack="1"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_047_0/3 "/>
</bind>
</comp>

<comp id="82" class="1005" name="p_060_0_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="3" slack="1"/>
<pin id="84" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_060_0 (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_060_0_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="1" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_060_0/4 "/>
</bind>
</comp>

<comp id="93" class="1005" name="arb_2_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb_2 (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="arb_2_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="1" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arb_2/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_B_IO_L2_in_intra_trans_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="64" slack="0"/>
<pin id="109" dir="0" index="3" bw="1" slack="0"/>
<pin id="110" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln573/2 call_ln535/4 call_ln555/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_B_IO_L2_in_inter_trans_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="512" slack="0"/>
<pin id="117" dir="0" index="3" bw="512" slack="0"/>
<pin id="118" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln529/4 call_ln549/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="intra_trans_en_0_load/2 intra_trans_en_0_load_2/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln518_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln518/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln518_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="0" index="1" bw="3" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln518/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="c0_V_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln519_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln519/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="c1_V_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln520_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln520/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="c2_V_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="xor_ln566_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln566/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln520_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="4"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln520/5 "/>
</bind>
</comp>

<comp id="178" class="1005" name="intra_trans_en_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="intra_trans_en_0 "/>
</bind>
</comp>

<comp id="188" class="1005" name="c0_V_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c0_V "/>
</bind>
</comp>

<comp id="193" class="1005" name="intra_trans_en_0_load_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en_0_load "/>
</bind>
</comp>

<comp id="201" class="1005" name="c1_V_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c1_V "/>
</bind>
</comp>

<comp id="209" class="1005" name="c2_V_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c2_V "/>
</bind>
</comp>

<comp id="214" class="1005" name="intra_trans_en_0_load_2_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en_0_load_2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="xor_ln566_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln566 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="26" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="60" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="85"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="104"><net_src comp="97" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="111"><net_src comp="42" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="125"><net_src comp="122" pin="1"/><net_sink comp="105" pin=3"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="64" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="64" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="75" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="75" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="86" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="86" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="93" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="46" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="48" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="191"><net_src comp="137" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="196"><net_src comp="122" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="105" pin=3"/></net>

<net id="204"><net_src comp="149" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="212"><net_src comp="161" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="217"><net_src comp="122" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="105" pin=3"/></net>

<net id="222"><net_src comp="167" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="97" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_B_out_V_V | {4 5 }
	Port: fifo_B_local_out_V_V | {2 4 5 6 }
 - Input state : 
	Port: B_IO_L2_in : fifo_B_in_V_V | {4 5 }
  - Chain level:
	State 1
		specmemcore_ln506 : 1
		specmemcore_ln508 : 1
		store_ln518 : 1
	State 2
		icmp_ln518 : 1
		c0_V : 1
		br_ln518 : 2
		call_ln573 : 1
	State 3
		icmp_ln519 : 1
		c1_V : 1
		br_ln519 : 2
	State 4
		icmp_ln520 : 1
		c2_V : 1
		br_ln520 : 2
		br_ln524 : 1
		call_ln535 : 1
		call_ln555 : 1
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   call   | grp_B_IO_L2_in_intra_trans_fu_105 |  0.603  |    68   |   147   |
|          | grp_B_IO_L2_in_inter_trans_fu_113 |  0.603  |    24   |    58   |
|----------|-----------------------------------|---------|---------|---------|
|          |         icmp_ln518_fu_131         |    0    |    0    |    9    |
|   icmp   |         icmp_ln519_fu_143         |    0    |    0    |    9    |
|          |         icmp_ln520_fu_155         |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|
|          |            c0_V_fu_137            |    0    |    0    |    4    |
|    add   |            c1_V_fu_149            |    0    |    0    |    4    |
|          |            c2_V_fu_161            |    0    |    0    |    4    |
|----------|-----------------------------------|---------|---------|---------|
|    xor   |          xor_ln566_fu_167         |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |  1.206  |    92   |   246   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|local_B_ping_V|   15   |    0   |    0   |    0   |
|local_B_pong_V|   15   |    0   |    0   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |   30   |    0   |    0   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|          arb_2_reg_93         |    1   |
|          c0_V_reg_188         |    3   |
|          c1_V_reg_201         |    3   |
|          c2_V_reg_209         |    3   |
|intra_trans_en_0_load_2_reg_214|    1   |
| intra_trans_en_0_load_reg_193 |    1   |
|    intra_trans_en_0_reg_178   |    1   |
|         p_016_0_reg_60        |    3   |
|         p_047_0_reg_71        |    3   |
|         p_060_0_reg_82        |    3   |
|       xor_ln566_reg_219       |    1   |
+-------------------------------+--------+
|             Total             |   23   |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|            arb_2_reg_93           |  p0  |   2  |   1  |    2   ||    9    |
| grp_B_IO_L2_in_intra_trans_fu_105 |  p3  |   3  |   1  |    3   ||    15   |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |    5   || 1.22025 ||    24   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   92   |   246  |    -   |
|   Memory  |   30   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   24   |    -   |
|  Register |    -   |    -   |   23   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   30   |    2   |   115  |   270  |    0   |
+-----------+--------+--------+--------+--------+--------+
