{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566085991850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566085991861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 17 16:53:11 2019 " "Processing started: Sat Aug 17 16:53:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566085991861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566085991861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566085991861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1566085992663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566085992663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userinput.sv 2 2 " "Found 2 design units, including 2 entities, in source file userinput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 userInput " "Found entity 1: userInput" {  } { { "userInput.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/userInput.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008899 ""} { "Info" "ISGN_ENTITY_NAME" "2 userInput_testbench " "Found entity 2: userInput_testbench" {  } { { "userInput.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/userInput.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566086008899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008903 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566086008903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meta.sv 2 2 " "Found 2 design units, including 2 entities, in source file meta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 meta " "Found entity 1: meta" {  } { { "meta.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/meta.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008906 ""} { "Info" "ISGN_ENTITY_NAME" "2 meta_testbench " "Found entity 2: meta_testbench" {  } { { "meta.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/meta.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566086008906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/clock_divider.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566086008910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_matrix_driver " "Found entity 1: led_matrix_driver" {  } { { "led_matrix_driver.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/led_matrix_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566086008918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greenlight.sv 2 2 " "Found 2 design units, including 2 entities, in source file greenlight.sv" { { "Info" "ISGN_ENTITY_NAME" "1 greenLight " "Found entity 1: greenLight" {  } { { "greenLight.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/greenLight.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008922 ""} { "Info" "ISGN_ENTITY_NAME" "2 greenLight_testbench " "Found entity 2: greenLight_testbench" {  } { { "greenLight.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/greenLight.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566086008922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greenpattern.sv 2 2 " "Found 2 design units, including 2 entities, in source file greenpattern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 greenPattern " "Found entity 1: greenPattern" {  } { { "greenPattern.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/greenPattern.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008929 ""} { "Info" "ISGN_ENTITY_NAME" "2 greenPattern_testbench " "Found entity 2: greenPattern_testbench" {  } { { "greenPattern.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/greenPattern.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566086008929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_3bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file lfsr_3bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_3bit " "Found entity 1: LFSR_3bit" {  } { { "LFSR_3bit.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/LFSR_3bit.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008936 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSR_3bit_testbench " "Found entity 2: LFSR_3bit_testbench" {  } { { "LFSR_3bit.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/LFSR_3bit.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566086008936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexCount.sv(35) " "Verilog HDL warning at hexCount.sv(35): extended using \"x\" or \"z\"" {  } { { "hexCount.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/hexCount.sv" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1566086008940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexcount.sv 2 2 " "Found 2 design units, including 2 entities, in source file hexcount.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexCount " "Found entity 1: hexCount" {  } { { "hexCount.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/hexCount.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008941 ""} { "Info" "ISGN_ENTITY_NAME" "2 hexCount_testbench " "Found entity 2: hexCount_testbench" {  } { { "hexCount.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/hexCount.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566086008941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplight.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplight.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topLight " "Found entity 1: topLight" {  } { { "topLight.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/topLight.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008945 ""} { "Info" "ISGN_ENTITY_NAME" "2 topLight_testbench " "Found entity 2: topLight_testbench" {  } { { "topLight.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/topLight.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566086008945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 hexDisplay.sv(15) " "Verilog HDL Declaration information at hexDisplay.sv(15): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "hexDisplay.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/hexDisplay.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566086008948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 hexDisplay.sv(15) " "Verilog HDL Declaration information at hexDisplay.sv(15): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "hexDisplay.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/hexDisplay.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566086008949 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 hexDisplay.sv(15) " "Verilog HDL Declaration information at hexDisplay.sv(15): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "hexDisplay.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/hexDisplay.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566086008950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 hexDisplay.sv(15) " "Verilog HDL Declaration information at hexDisplay.sv(15): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "hexDisplay.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/hexDisplay.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566086008950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 hexDisplay.sv(15) " "Verilog HDL Declaration information at hexDisplay.sv(15): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "hexDisplay.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/hexDisplay.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566086008950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 hexDisplay.sv(15) " "Verilog HDL Declaration information at hexDisplay.sv(15): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "hexDisplay.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/hexDisplay.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566086008951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplay.sv 2 2 " "Found 2 design units, including 2 entities, in source file hexdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexDisplay " "Found entity 1: hexDisplay" {  } { { "hexDisplay.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/hexDisplay.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008952 ""} { "Info" "ISGN_ENTITY_NAME" "2 hexDisplay_testbench " "Found entity 2: hexDisplay_testbench" {  } { { "hexDisplay.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/hexDisplay.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566086008952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamecontrol.sv 2 2 " "Found 2 design units, including 2 entities, in source file gamecontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameControl " "Found entity 1: gameControl" {  } { { "gameControl.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/gameControl.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008956 ""} { "Info" "ISGN_ENTITY_NAME" "2 gameControl_testbench " "Found entity 2: gameControl_testbench" {  } { { "gameControl.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/gameControl.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566086008956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "realclock.sv 2 2 " "Found 2 design units, including 2 entities, in source file realclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 realClock " "Found entity 1: realClock" {  } { { "realClock.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/realClock.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008959 ""} { "Info" "ISGN_ENTITY_NAME" "2 realClock_testbench " "Found entity 2: realClock_testbench" {  } { { "realClock.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/realClock.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566086008959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "centerlight.sv 2 2 " "Found 2 design units, including 2 entities, in source file centerlight.sv" { { "Info" "ISGN_ENTITY_NAME" "1 centerLight " "Found entity 1: centerLight" {  } { { "centerLight.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/centerLight.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008962 ""} { "Info" "ISGN_ENTITY_NAME" "2 centerLight_testbench " "Found entity 2: centerLight_testbench" {  } { { "centerLight.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/centerLight.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566086008962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normallight.sv 2 2 " "Found 2 design units, including 2 entities, in source file normallight.sv" { { "Info" "ISGN_ENTITY_NAME" "1 normalLight " "Found entity 1: normalLight" {  } { { "normalLight.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/normalLight.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008968 ""} { "Info" "ISGN_ENTITY_NAME" "2 normalLight_testbench " "Found entity 2: normalLight_testbench" {  } { { "normalLight.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/normalLight.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566086008968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "redmovement.sv 2 2 " "Found 2 design units, including 2 entities, in source file redmovement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 redMovement " "Found entity 1: redMovement" {  } { { "redMovement.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/redMovement.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008974 ""} { "Info" "ISGN_ENTITY_NAME" "2 redMovement_testbench " "Found entity 2: redMovement_testbench" {  } { { "redMovement.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/redMovement.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566086008974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greenshifting.sv 2 2 " "Found 2 design units, including 2 entities, in source file greenshifting.sv" { { "Info" "ISGN_ENTITY_NAME" "1 greenShifting " "Found entity 1: greenShifting" {  } { { "greenShifting.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/greenShifting.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008977 ""} { "Info" "ISGN_ENTITY_NAME" "2 greenShifting_testbench " "Found entity 2: greenShifting_testbench" {  } { { "greenShifting.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/greenShifting.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566086008977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566086008977 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1566086009105 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red_array\[7\]\[7..5\] 0 DE1_SoC.sv(34) " "Net \"red_array\[7\]\[7..5\]\" at DE1_SoC.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1566086009116 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red_array\[7\]\[3..0\] 0 DE1_SoC.sv(34) " "Net \"red_array\[7\]\[3..0\]\" at DE1_SoC.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1566086009116 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red_array\[6\]\[7..5\] 0 DE1_SoC.sv(34) " "Net \"red_array\[6\]\[7..5\]\" at DE1_SoC.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1566086009117 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red_array\[6\]\[3..0\] 0 DE1_SoC.sv(34) " "Net \"red_array\[6\]\[3..0\]\" at DE1_SoC.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1566086009117 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red_array\[5\]\[7..5\] 0 DE1_SoC.sv(34) " "Net \"red_array\[5\]\[7..5\]\" at DE1_SoC.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1566086009117 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red_array\[5\]\[3..0\] 0 DE1_SoC.sv(34) " "Net \"red_array\[5\]\[3..0\]\" at DE1_SoC.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1566086009117 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red_array\[4\]\[7..5\] 0 DE1_SoC.sv(34) " "Net \"red_array\[4\]\[7..5\]\" at DE1_SoC.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1566086009117 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red_array\[4\]\[3..0\] 0 DE1_SoC.sv(34) " "Net \"red_array\[4\]\[3..0\]\" at DE1_SoC.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1566086009117 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red_array\[3\]\[7..5\] 0 DE1_SoC.sv(34) " "Net \"red_array\[3\]\[7..5\]\" at DE1_SoC.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1566086009117 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red_array\[3\]\[3..0\] 0 DE1_SoC.sv(34) " "Net \"red_array\[3\]\[3..0\]\" at DE1_SoC.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1566086009121 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red_array\[2\]\[7..5\] 0 DE1_SoC.sv(34) " "Net \"red_array\[2\]\[7..5\]\" at DE1_SoC.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1566086009123 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red_array\[2\]\[3..0\] 0 DE1_SoC.sv(34) " "Net \"red_array\[2\]\[3..0\]\" at DE1_SoC.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1566086009123 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red_array\[1\]\[7..5\] 0 DE1_SoC.sv(34) " "Net \"red_array\[1\]\[7..5\]\" at DE1_SoC.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1566086009123 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red_array\[1\]\[3..0\] 0 DE1_SoC.sv(34) " "Net \"red_array\[1\]\[3..0\]\" at DE1_SoC.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1566086009123 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red_array\[0\]\[7..5\] 0 DE1_SoC.sv(34) " "Net \"red_array\[0\]\[7..5\]\" at DE1_SoC.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1566086009123 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "red_array\[0\]\[3..0\] 0 DE1_SoC.sv(34) " "Net \"red_array\[0\]\[3..0\]\" at DE1_SoC.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1566086009124 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] DE1_SoC.sv(14) " "Output port \"LEDR\[9..2\]\" at DE1_SoC.sv(14) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1566086009124 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0\[11..0\] DE1_SoC.sv(17) " "Output port \"GPIO_0\[11..0\]\" at DE1_SoC.sv(17) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1566086009124 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cdiv " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cdiv\"" {  } { { "DE1_SoC.sv" "cdiv" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566086009171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_matrix_driver led_matrix_driver:matrix " "Elaborating entity \"led_matrix_driver\" for hierarchy \"led_matrix_driver:matrix\"" {  } { { "DE1_SoC.sv" "matrix" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566086009198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "realClock realClock:realCycle " "Elaborating entity \"realClock\" for hierarchy \"realClock:realCycle\"" {  } { { "DE1_SoC.sv" "realCycle" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566086009203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meta meta:antiMeta1 " "Elaborating entity \"meta\" for hierarchy \"meta:antiMeta1\"" {  } { { "DE1_SoC.sv" "antiMeta1" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566086009206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userInput userInput:antiHold " "Elaborating entity \"userInput\" for hierarchy \"userInput:antiHold\"" {  } { { "DE1_SoC.sv" "antiHold" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566086009209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDisplay hexDisplay:score " "Elaborating entity \"hexDisplay\" for hierarchy \"hexDisplay:score\"" {  } { { "DE1_SoC.sv" "score" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566086009211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexCount hexDisplay:score\|hexCount:hex0 " "Elaborating entity \"hexCount\" for hierarchy \"hexDisplay:score\|hexCount:hex0\"" {  } { { "hexDisplay.sv" "hex0" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/hexDisplay.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566086009213 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hexCount.sv(63) " "Verilog HDL assignment warning at hexCount.sv(63): truncated value with size 32 to match size of target (4)" {  } { { "hexCount.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/hexCount.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1566086009216 "|DE1_SoC|hexDisplay:score|hexCount:hex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "redMovement redMovement:move " "Elaborating entity \"redMovement\" for hierarchy \"redMovement:move\"" {  } { { "DE1_SoC.sv" "move" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566086009223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topLight redMovement:move\|topLight:L8 " "Elaborating entity \"topLight\" for hierarchy \"redMovement:move\|topLight:L8\"" {  } { { "redMovement.sv" "L8" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/redMovement.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566086009228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "normalLight redMovement:move\|normalLight:L7 " "Elaborating entity \"normalLight\" for hierarchy \"redMovement:move\|normalLight:L7\"" {  } { { "redMovement.sv" "L7" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/redMovement.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566086009231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "centerLight redMovement:move\|centerLight:L5 " "Elaborating entity \"centerLight\" for hierarchy \"redMovement:move\|centerLight:L5\"" {  } { { "redMovement.sv" "L5" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/redMovement.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566086009235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "greenPattern greenPattern:generatePattern " "Elaborating entity \"greenPattern\" for hierarchy \"greenPattern:generatePattern\"" {  } { { "DE1_SoC.sv" "generatePattern" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566086009240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_3bit greenPattern:generatePattern\|LFSR_3bit:random " "Elaborating entity \"LFSR_3bit\" for hierarchy \"greenPattern:generatePattern\|LFSR_3bit:random\"" {  } { { "greenPattern.sv" "random" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/greenPattern.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566086009250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "greenShifting greenShifting:shiftRow8 " "Elaborating entity \"greenShifting\" for hierarchy \"greenShifting:shiftRow8\"" {  } { { "DE1_SoC.sv" "shiftRow8" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566086009254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameControl gameControl:passing " "Elaborating entity \"gameControl\" for hierarchy \"gameControl:passing\"" {  } { { "DE1_SoC.sv" "passing" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566086009262 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[0\] GND " "Pin \"GPIO_0\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|GPIO_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[1\] GND " "Pin \"GPIO_0\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|GPIO_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[2\] GND " "Pin \"GPIO_0\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|GPIO_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[3\] GND " "Pin \"GPIO_0\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|GPIO_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[4\] GND " "Pin \"GPIO_0\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|GPIO_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[5\] GND " "Pin \"GPIO_0\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|GPIO_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[6\] GND " "Pin \"GPIO_0\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|GPIO_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[7\] GND " "Pin \"GPIO_0\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|GPIO_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[8\] GND " "Pin \"GPIO_0\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|GPIO_0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[9\] GND " "Pin \"GPIO_0\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|GPIO_0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[10\] GND " "Pin \"GPIO_0\[10\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|GPIO_0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[11\] GND " "Pin \"GPIO_0\[11\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|GPIO_0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[20\] GND " "Pin \"GPIO_0\[20\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|GPIO_0[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[21\] GND " "Pin \"GPIO_0\[21\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|GPIO_0[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[22\] GND " "Pin \"GPIO_0\[22\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|GPIO_0[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[23\] GND " "Pin \"GPIO_0\[23\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|GPIO_0[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[25\] GND " "Pin \"GPIO_0\[25\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|GPIO_0[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[26\] GND " "Pin \"GPIO_0\[26\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|GPIO_0[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[27\] GND " "Pin \"GPIO_0\[27\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566086011736 "|DE1_SoC|GPIO_0[27]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1566086011736 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1566086011903 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1566086012323 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566086012381 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1566086012589 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566086012589 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566086012726 "|DE1_SoC|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566086012726 "|DE1_SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566086012726 "|DE1_SoC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566086012726 "|DE1_SoC|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566086012726 "|DE1_SoC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566086012726 "|DE1_SoC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566086012726 "|DE1_SoC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566086012726 "|DE1_SoC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566086012726 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566086012726 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566086012726 "|DE1_SoC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/USER/Desktop/UW/courses/19 SU/EE 271/Lab 6/Lab 6/DE1_SoC.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566086012726 "|DE1_SoC|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1566086012726 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "432 " "Implemented 432 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1566086012728 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1566086012728 ""} { "Info" "ICUT_CUT_TM_LCELLS" "329 " "Implemented 329 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1566086012728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1566086012728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566086012778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 17 16:53:32 2019 " "Processing ended: Sat Aug 17 16:53:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566086012778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566086012778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566086012778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566086012778 ""}
