
---------- Begin Simulation Statistics ----------
final_tick                               1036009295000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70074                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701556                       # Number of bytes of host memory used
host_op_rate                                    70304                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15781.24                       # Real time elapsed on the host
host_tick_rate                               65648158                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105861767                       # Number of instructions simulated
sim_ops                                    1109487156                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.036009                       # Number of seconds simulated
sim_ticks                                1036009295000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.263415                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139494789                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           163604507                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10968927                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        223051646                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21989734                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22118357                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          128623                       # Number of indirect misses.
system.cpu0.branchPred.lookups              286802318                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1862746                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811487                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7581631                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260690184                       # Number of branches committed
system.cpu0.commit.bw_lim_events             34732920                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441464                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      103959164                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050778395                       # Number of instructions committed
system.cpu0.commit.committedOps            1052592412                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1857906946                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.566547                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.383776                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1366173115     73.53%     73.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    293305181     15.79%     89.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68807403      3.70%     93.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     62722558      3.38%     96.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19779404      1.06%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3467505      0.19%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3245770      0.17%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5673090      0.31%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     34732920      1.87%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1857906946                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857817                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015968872                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326224742                       # Number of loads committed
system.cpu0.commit.membars                    3625375                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625384      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583927175     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030383      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328036217     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127162147     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052592412                       # Class of committed instruction
system.cpu0.commit.refs                     455198399                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050778395                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052592412                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.967991                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.967991                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            339055105                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3395654                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           138348798                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1175356764                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               701363426                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                820857757                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7595677                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11883058                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6699539                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  286802318                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                204578927                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1167255342                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4383124                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          112                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1193398672                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21965958                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138691                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         697333008                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         161484523                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.577100                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1875571504                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.637254                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881875                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1018340674     54.29%     54.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               639879045     34.12%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               130897737      6.98%     95.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                65552335      3.50%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11958715      0.64%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6639892      0.35%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  379780      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816558      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  106768      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1875571504                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      192350826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7684750                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               273417083                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.554978                       # Inst execution rate
system.cpu0.iew.exec_refs                   514269268                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 142769025                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              286602110                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            370377273                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816725                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3374304                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           144219040                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1156537628                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            371500243                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5501449                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1147651028                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1797349                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2632361                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7595677                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6279401                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       103078                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20663023                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        41620                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14201                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7332510                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     44152531                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     15245383                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14201                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1158905                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6525845                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                487192140                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1135017779                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.850493                       # average fanout of values written-back
system.cpu0.iew.wb_producers                414353552                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.548869                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1135165672                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1399251331                       # number of integer regfile reads
system.cpu0.int_regfile_writes              726926588                       # number of integer regfile writes
system.cpu0.ipc                              0.508132                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.508132                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626875      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            623223496     54.05%     54.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035654      0.70%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811564      0.16%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           375085236     32.53%     87.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          141369585     12.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1153152478                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     71                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                139                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                71                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2200433                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001908                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 416728     18.94%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1574109     71.54%     90.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               209593      9.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1151725965                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4184204124                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1135017712                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1260495923                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1151095273                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1153152478                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442355                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      103945212                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           127371                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           891                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21521871                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1875571504                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.614827                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.819525                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1041137930     55.51%     55.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          580311315     30.94%     86.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          206119929     10.99%     97.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           36990390      1.97%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7033903      0.38%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2896263      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             695565      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             249854      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             136355      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1875571504                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.557638                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16621404                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3169277                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           370377273                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          144219040                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1526                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2067922330                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4097063                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              306097608                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670629933                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12416737                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               710236684                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8484228                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                28138                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1425049480                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1167433748                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          750835346                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                817755432                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12330663                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7595677                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             33576395                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                80205408                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1425049423                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        309708                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4773                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26192721                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4771                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2979706414                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2330788963                       # The number of ROB writes
system.cpu0.timesIdled                       21666183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1482                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.325763                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9551100                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10019432                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1887604                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18666455                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            319252                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         443735                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          124483                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20326963                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4739                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811197                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1105811                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12203695                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1312800                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434267                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22015305                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55083372                       # Number of instructions committed
system.cpu1.commit.committedOps              56894744                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    325098351                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175008                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.832709                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    302051750     92.91%     92.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11283384      3.47%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3595121      1.11%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3658918      1.13%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1010727      0.31%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       353003      0.11%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1694495      0.52%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       138153      0.04%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1312800      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    325098351                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502672                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52980474                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16126922                       # Number of loads committed
system.cpu1.commit.membars                    3622517                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622517      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32015732     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938119     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3318235      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56894744                       # Class of committed instruction
system.cpu1.commit.refs                      21256366                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55083372                       # Number of Instructions Simulated
system.cpu1.committedOps                     56894744                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.972054                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.972054                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            284928616                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               788247                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8612865                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86362272                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10490912                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27304079                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1106415                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1138261                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4788931                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20326963                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9206499                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    316251461                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                84936                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      99939454                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3776416                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.061791                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10479254                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9870352                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.303803                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         328618953                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.316240                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.825619                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               270728220     82.38%     82.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30377972      9.24%     91.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16643199      5.06%     96.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6577351      2.00%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1837847      0.56%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1559437      0.47%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  890921      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      99      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3907      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           328618953                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         341920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1170803                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14770566                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.196147                       # Inst execution rate
system.cpu1.iew.exec_refs                    22548712                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5232444                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              246707183                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22432752                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2719777                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2102827                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7117298                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78903582                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17316268                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           767069                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64524699                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2094840                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1498016                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1106415                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5240178                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        18837                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          356192                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10136                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          653                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2740                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6305830                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1987854                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           653                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       203208                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        967595                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37874147                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64101625                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.843785                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31957639                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.194861                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64118432                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80603169                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42586092                       # number of integer regfile writes
system.cpu1.ipc                              0.167447                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167447                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622630      5.55%      5.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38974921     59.69%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19259126     29.50%     94.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3434946      5.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65291768                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1935029                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029637                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 347436     17.96%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1433157     74.06%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               154433      7.98%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63604152                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         461253996                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64101613                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100912936                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70745414                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65291768                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8158168                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22008837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           116505                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2723901                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14532711                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    328618953                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.198685                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.661269                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          288708237     87.86%     87.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26418580      8.04%     95.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7019110      2.14%     98.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2938247      0.89%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2501950      0.76%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             410554      0.12%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             444133      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             130277      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              47865      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      328618953                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.198479                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16116955                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1937140                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22432752                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7117298                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    113                       # number of misc regfile reads
system.cpu1.numCycles                       328960873                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1743048438                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              264365187                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37999736                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10458594                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12922619                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1450528                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                19261                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102473620                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83243120                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56017935                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27957830                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8928466                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1106415                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22246492                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18018199                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102473608                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         20410                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               614                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22929363                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           608                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   402695249                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161346178                       # The number of ROB writes
system.cpu1.timesIdled                          14838                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2959182                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                10872                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3202242                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10219482                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6148807                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12259093                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       170057                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        39470                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64213207                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4426578                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128408556                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4466048                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3651791                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2804467                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3305711                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              386                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            279                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2496280                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2496273                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3651791                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           179                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18407157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18407157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    572961984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               572961984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              559                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6148915                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6148915    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6148915                       # Request fanout histogram
system.membus.respLayer1.occupancy        32330496495                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         25190107296                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1036009295000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1036009295000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    292647857.142857                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   411315111.274871                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       163000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1027697500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1033960760000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2048535000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    176334313                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       176334313                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    176334313                       # number of overall hits
system.cpu0.icache.overall_hits::total      176334313                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28244614                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28244614                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28244614                       # number of overall misses
system.cpu0.icache.overall_misses::total     28244614                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 392916738495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 392916738495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 392916738495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 392916738495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    204578927                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    204578927                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    204578927                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    204578927                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138062                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138062                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138062                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138062                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13911.209355                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13911.209355                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13911.209355                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13911.209355                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3739                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    74.780000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26433100                       # number of writebacks
system.cpu0.icache.writebacks::total         26433100                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1811480                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1811480                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1811480                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1811480                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26433134                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26433134                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26433134                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26433134                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 349644193497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 349644193497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 349644193497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 349644193497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129208                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129208                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129208                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129208                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13227.496728                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13227.496728                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13227.496728                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13227.496728                       # average overall mshr miss latency
system.cpu0.icache.replacements              26433100                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    176334313                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      176334313                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28244614                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28244614                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 392916738495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 392916738495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    204578927                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    204578927                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138062                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138062                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13911.209355                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13911.209355                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1811480                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1811480                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26433134                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26433134                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 349644193497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 349644193497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129208                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129208                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13227.496728                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13227.496728                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999941                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          202767253                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26433100                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.670960                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999941                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        435590986                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       435590986                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    420749490                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       420749490                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    420749490                       # number of overall hits
system.cpu0.dcache.overall_hits::total      420749490                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     49528135                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      49528135                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     49528135                       # number of overall misses
system.cpu0.dcache.overall_misses::total     49528135                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1190116195445                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1190116195445                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1190116195445                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1190116195445                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    470277625                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    470277625                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    470277625                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    470277625                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.105317                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.105317                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.105317                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.105317                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24029.093675                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24029.093675                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24029.093675                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24029.093675                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5437776                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       274182                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           125168                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3789                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.443820                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.362629                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     35954089                       # number of writebacks
system.cpu0.dcache.writebacks::total         35954089                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14324352                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14324352                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14324352                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14324352                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35203783                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35203783                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35203783                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35203783                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 616424768451                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 616424768451                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 616424768451                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 616424768451                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074857                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074857                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074857                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074857                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17510.185438                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17510.185438                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17510.185438                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17510.185438                       # average overall mshr miss latency
system.cpu0.dcache.replacements              35954089                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    304124072                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      304124072                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38994494                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38994494                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 776185098500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 776185098500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    343118566                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    343118566                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113647                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113647                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19904.992189                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19904.992189                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8470244                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8470244                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     30524250                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     30524250                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 461932677500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 461932677500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088961                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088961                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15133.301473                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15133.301473                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    116625418                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     116625418                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10533641                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10533641                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 413931096945                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 413931096945                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127159059                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127159059                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.082838                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.082838                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39296.108245                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39296.108245                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5854108                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5854108                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4679533                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4679533                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 154492090951                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 154492090951                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036801                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036801                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33014.424933                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33014.424933                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1758                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1758                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1408                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1408                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    102314000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    102314000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.444725                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.444725                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 72666.193182                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 72666.193182                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1393                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1393                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1123500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1123500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004738                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004738                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        74900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        74900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2972                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2972                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       550500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       550500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3111                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3111                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044680                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044680                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  3960.431655                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3960.431655                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       413500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       413500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044359                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044359                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  2996.376812                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  2996.376812                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1051782                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1051782                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       759705                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       759705                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65678261000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65678261000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811487                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811487                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419382                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419382                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86452.321625                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86452.321625                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       759705                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       759705                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64918556000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64918556000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419382                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419382                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85452.321625                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85452.321625                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987987                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          457769021                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35963179                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.728825                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987987                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999625                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999625                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        980153989                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       980153989                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26151604                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33761991                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17200                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              341592                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60272387                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26151604                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33761991                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17200                       # number of overall hits
system.l2.overall_hits::.cpu1.data             341592                       # number of overall hits
system.l2.overall_hits::total                60272387                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            281529                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2191132                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2294                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1446660                       # number of demand (read+write) misses
system.l2.demand_misses::total                3921615                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           281529                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2191132                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2294                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1446660                       # number of overall misses
system.l2.overall_misses::total               3921615                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  23154343500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 206617216996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    199173500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 144931713999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     374902447995                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  23154343500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 206617216996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    199173500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 144931713999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    374902447995                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26433133                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        35953123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19494                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1788252                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64194002                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26433133                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       35953123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19494                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1788252                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64194002                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.010651                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.060944                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.117677                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.808980                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061090                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.010651                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.060944                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.117677                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.808980                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061090                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82244.967659                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94297.019530                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86823.670445                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100183.674118                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95598.993781                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82244.967659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94297.019530                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86823.670445                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100183.674118                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95598.993781                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3304                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        53                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      62.339623                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1898851                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2804467                       # number of writebacks
system.l2.writebacks::total                   2804467                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          68993                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          32235                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              101257                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         68993                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         32235                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             101257                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       281506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2122139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1414425                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3820358                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       281506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2122139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1414425                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2348318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6168676                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  20338500500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 180218401496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    175999500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 127743180999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 328476082495                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  20338500500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 180218401496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    175999500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 127743180999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 190822344297                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 519298426792                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.010650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.059025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.117369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.790954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059513                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.010650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.059025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.117369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.790954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.096094                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72248.905885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84922.995853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76922.858392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90314.566696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85980.445418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72248.905885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84922.995853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76922.858392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90314.566696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81259.158384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84183.125648                       # average overall mshr miss latency
system.l2.replacements                       10535172                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8736433                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8736433                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8736433                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8736433                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55290315                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55290315                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     55290315                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55290315                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2348318                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2348318                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 190822344297                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 190822344297                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81259.158384                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81259.158384                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 86                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       211500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       211500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           98                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.860000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2517.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2459.302326                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1691500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1731500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.860000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20136.904762                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20133.720930                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.960000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.960000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       486000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       486000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.960000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20250                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3958682                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           135620                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4094302                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1470635                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1102463                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2573098                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 139242604998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 110514829999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  249757434997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5429317                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1238083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6667400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.270869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.890460                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.385922                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94681.960512                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100243.572799                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97064.874714                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        51542                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        26827                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            78369                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1419093                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1075636                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2494729                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 120745534998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  96986890499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 217732425497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.261376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.868792                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.374168                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85086.414349                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90167.017931                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87276.984994                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26151604                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17200                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26168804                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       281529                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2294                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           283823                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  23154343500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    199173500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  23353517000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26433133                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19494                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26452627                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.010651                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.117677                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010729                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82244.967659                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86823.670445                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82281.975034                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       281506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2288                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       283794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  20338500500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    175999500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  20514500000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.010650                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.117369                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010728                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72248.905885                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76922.858392                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72286.588159                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29803309                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       205972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          30009281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       720497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       344197                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1064694                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  67374611998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  34416884000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 101791495998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     30523806                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       550169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      31073975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023604                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.625620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034263                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93511.301224                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99991.818639                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95606.339472                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        17451                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5408                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        22859                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       703046                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       338789                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1041835                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  59472866498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  30756290500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  90229156998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023033                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.615791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.033528                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84593.136862                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90783.025718                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86605.995189                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           69                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                70                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          270                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             283                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6356000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       179000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6535000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          339                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           353                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.796460                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.928571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.801700                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23540.740741                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13769.230769                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23091.872792                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          103                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          107                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          167                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          176                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3258497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       177500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3435997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.492625                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.642857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.498584                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19511.958084                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19722.222222                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19522.710227                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999895                       # Cycle average of tags in use
system.l2.tags.total_refs                   130440702                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10535346                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.381245                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.159589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.379026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.847019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.012597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.659852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.941812                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.486869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.037172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.200735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.025935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.249091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.187500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1036305234                       # Number of tag accesses
system.l2.tags.data_accesses               1036305234                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      18016320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     135879680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        146432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      90560000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    148873664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          393476096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     18016320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       146432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18162752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    179485888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       179485888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         281505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2123120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1415000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2326151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6148064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2804467                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2804467                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         17390114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        131156816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           141342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         87412343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    143699159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             379799774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     17390114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       141342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17531457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      173247372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            173247372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      173247372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        17390114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       131156816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          141342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        87412343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    143699159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            553047146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2717131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    281505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2022676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1394128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2322470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007043972750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       166760                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       166760                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13413581                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2556105                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6148064                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2804467                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6148064                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2804467                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 124997                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 87336                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            278940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            284584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            308737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            728652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            427196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            540755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            387353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            395495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            426513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            391325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           340135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           303581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           343046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           285014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           286530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           295211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            185025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            209562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            202969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            219276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            229228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            219595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           173973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           154643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           179444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           138502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146094                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 175616426590                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                30115335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            288548932840                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29157.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47907.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3959361                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1597110                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6148064                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2804467                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2366879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1349193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  639881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  505449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  429359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  209972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  153682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  120373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   86355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   53433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  38679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  29765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  20501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   9654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 139905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 162556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 175867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 177330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 178759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 179014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 182053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 192231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 180744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 178430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 173959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 170208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 169603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 170974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3183700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    175.698142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.817857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.240315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1927593     60.55%     60.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       572440     17.98%     78.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       284592      8.94%     87.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       154385      4.85%     92.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        56281      1.77%     94.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        33013      1.04%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20266      0.64%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15519      0.49%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       119611      3.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3183700                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       166760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.118170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.375077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    341.459421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       166759    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        166760                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       166760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.293560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.273735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.844428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           145861     87.47%     87.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2455      1.47%     88.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11984      7.19%     96.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4253      2.55%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1550      0.93%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              455      0.27%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              140      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               45      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        166760                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              385476288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7999808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               173895296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               393476096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            179485888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       372.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    379.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    173.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1036009135500                       # Total gap between requests
system.mem_ctrls.avgGap                     115722.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     18016320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    129451264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       146432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     89224192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    148638080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    173895296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17390114.246030967683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 124951836.460115939379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 141342.361218873062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86122964.755832627416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 143471762.963284999132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167851096.355269670486                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       281505                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2123120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1415000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2326151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2804467                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   8743483921                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  93173142431                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     80496771                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  69168674279                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 117383135438                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24687551659870                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31059.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43885.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35182.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48882.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50462.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8802938.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11010072780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5851981080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19073474700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7209785700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     81781539840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     185806525200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     241358916480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       552092295780                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.902840                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 625419793287                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34594560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 375994941713                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11721616620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6230160420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         23931223680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6973549380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     81781539840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     341781818250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     110011301280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       582431209470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.187243                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 282395123414                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34594560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 719019611586                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     10129536250                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46772285099.567917                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        46500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 347783253500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   164869177500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 871140117500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9184210                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9184210                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9184210                       # number of overall hits
system.cpu1.icache.overall_hits::total        9184210                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        22289                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         22289                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        22289                       # number of overall misses
system.cpu1.icache.overall_misses::total        22289                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    505874999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    505874999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    505874999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    505874999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9206499                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9206499                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9206499                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9206499                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002421                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002421                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002421                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002421                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22696.172955                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22696.172955                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22696.172955                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22696.172955                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          275                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   137.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19462                       # number of writebacks
system.cpu1.icache.writebacks::total            19462                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2795                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2795                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2795                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2795                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19494                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19494                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19494                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19494                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    423621500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    423621500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    423621500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    423621500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002117                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002117                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21730.865907                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21730.865907                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21730.865907                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21730.865907                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19462                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9184210                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9184210                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        22289                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        22289                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    505874999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    505874999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9206499                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9206499                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002421                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002421                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22696.172955                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22696.172955                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2795                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2795                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19494                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19494                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    423621500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    423621500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002117                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002117                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21730.865907                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21730.865907                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.393346                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8841980                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19462                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           454.320214                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        388858500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.393346                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.949792                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.949792                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18432492                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18432492                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16287426                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16287426                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16287426                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16287426                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3913254                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3913254                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3913254                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3913254                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 348546443897                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 348546443897                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 348546443897                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 348546443897                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20200680                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20200680                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20200680                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20200680                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193719                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193719                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193719                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193719                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89068.188238                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89068.188238                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89068.188238                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89068.188238                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1085066                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       208945                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19481                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2666                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.698681                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.373968                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1787782                       # number of writebacks
system.cpu1.dcache.writebacks::total          1787782                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2823440                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2823440                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2823440                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2823440                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1089814                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1089814                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1089814                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1089814                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  91171642588                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  91171642588                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  91171642588                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  91171642588                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053949                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053949                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053949                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053949                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83657.984379                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83657.984379                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83657.984379                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83657.984379                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1787782                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14502157                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14502157                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2380716                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2380716                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 178398057000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 178398057000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16882873                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16882873                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.141014                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.141014                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74934.623449                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74934.623449                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1830030                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1830030                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       550686                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       550686                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  37904805000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  37904805000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032618                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032618                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 68831.975028                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68831.975028                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1785269                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1785269                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1532538                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1532538                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 170148386897                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 170148386897                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3317807                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3317807                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.461913                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.461913                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 111023.926909                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111023.926909                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       993410                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       993410                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       539128                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       539128                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  53266837588                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  53266837588                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162495                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162495                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98801.838502                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98801.838502                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          289                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          289                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3832000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3832000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.359202                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.359202                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23654.320988                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23654.320988                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          161                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002217                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002217                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          297                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          297                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          143                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1273500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1273500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.325000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.325000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8905.594406                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8905.594406                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          143                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1130500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1130500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.325000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.325000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7905.594406                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7905.594406                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103299                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103299                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707898                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707898                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  61937549000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  61937549000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390845                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390845                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87495.019056                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87495.019056                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707898                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707898                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61229651000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61229651000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390845                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390845                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86495.019056                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86495.019056                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.721520                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19187974                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1797581                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.674331                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        388870000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.721520                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.928797                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.928797                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45823145                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45823145                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1036009295000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          57527534                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11540900                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55457984                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7730705                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3990764                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             397                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           280                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            677                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6685558                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6685558                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26452627                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     31074908                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          353                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          353                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79299365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    107871284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5373923                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192603022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3383438848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4602061184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2493184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    228865664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8216858880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14545582                       # Total snoops (count)
system.tol2bus.snoopTraffic                 180707904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         78740068                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059618                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.238885                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               74085244     94.09%     94.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4615354      5.86%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  39470      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           78740068                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128398702984                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       53947098676                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39682582099                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2697212118                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29262956                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4437676773500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57786                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703408                       # Number of bytes of host memory used
host_op_rate                                    57849                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 64005.05                       # Real time elapsed on the host
host_tick_rate                               53146858                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3698617786                       # Number of instructions simulated
sim_ops                                    3702645684                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.401667                       # Number of seconds simulated
sim_ticks                                3401667478500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.436497                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              213254248                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           221134379                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12847192                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        247947147                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            329690                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         340231                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10541                       # Number of indirect misses.
system.cpu0.branchPred.lookups              248957060                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8773                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        200882                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12835598                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 171909229                       # Number of branches committed
system.cpu0.commit.bw_lim_events             38785317                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         609663                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      230682128                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1295059822                       # Number of instructions committed
system.cpu0.commit.committedOps            1295260789                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6748611154                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.191930                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.040746                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   6414662780     95.05%     95.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    132384517      1.96%     97.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     25897334      0.38%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9647380      0.14%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8052314      0.12%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7339383      0.11%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     79944146      1.18%     98.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     31897983      0.47%     99.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     38785317      0.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6748611154                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 426059109                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              682136                       # Number of function calls committed.
system.cpu0.commit.int_insts               1075898726                       # Number of committed integer instructions.
system.cpu0.commit.loads                    353771806                       # Number of loads committed
system.cpu0.commit.membars                     398373                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       399384      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       671036345     51.81%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12663      0.00%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     169358871     13.08%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      37182871      2.87%     67.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     12401296      0.96%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12377649      0.96%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12401683      0.96%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      197036417     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        714875      0.06%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    156936271     12.12%     98.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25399474      1.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1295260789                       # Class of committed instruction
system.cpu0.commit.refs                     380087037                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1295059822                       # Number of Instructions Simulated
system.cpu0.committedOps                   1295260789                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.252916                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.252916                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           6294292142                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                11661                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           183913027                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1641476121                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                92172465                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                276756370                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13726378                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                17574                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            108906824                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  248957060                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 48363276                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6718594865                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               387156                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          167                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1889428001                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 139                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          314                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27476034                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.036596                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          53520677                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         213583938                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.277741                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6785854179                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.278480                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.809200                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              5612133886     82.70%     82.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               889263781     13.10%     95.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                41627931      0.61%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               177409182      2.61%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9768810      0.14%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  739729      0.01%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                42185590      0.62%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12712495      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   12775      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6785854179                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                457152749                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               409724826                       # number of floating regfile writes
system.cpu0.idleCycles                       16985679                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13549967                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               188730651                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.358858                       # Inst execution rate
system.cpu0.iew.exec_refs                  1465804229                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  26763798                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2879422638                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            415810616                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            290949                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10947739                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            31082877                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1522872334                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           1439040431                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11628221                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2441255357                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              22410449                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1937069850                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13726378                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1984750302                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    105932349                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          394636                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          173                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      1014708                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62038810                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4767646                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       1014708                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4026192                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9523775                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1179293109                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1368910975                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.826984                       # average fanout of values written-back
system.cpu0.iew.wb_producers                975256705                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.201226                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1371043711                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2554133541                       # number of integer regfile reads
system.cpu0.int_regfile_writes              746253400                       # number of integer regfile writes
system.cpu0.ipc                              0.190370                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.190370                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           402306      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            731718042     29.83%     29.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13530      0.00%     29.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1997      0.00%     29.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          171265832      6.98%     36.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                996      0.00%     36.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           41305066      1.68%     38.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          12920345      0.53%     39.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     39.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12377649      0.50%     39.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          12761076      0.52%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           880833670     35.91%     75.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             724034      0.03%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      562689041     22.94%     98.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      25869993      1.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2452883577                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              966910345                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1806882275                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    435362945                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         587726441                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  336779577                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.137299                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               10972817      3.26%      3.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 7747      0.00%      3.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                56090      0.02%      3.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               65186      0.02%      3.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             59333798     17.62%     20.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               40007      0.01%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             198076710     58.81%     79.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9703      0.00%     79.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         68217519     20.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1822350503                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10228594805                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    933548030                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1163771185                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1522025399                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2452883577                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             846935                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      227611548                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          7076169                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        237272                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    215868014                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6785854179                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.361470                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.130702                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5917729867     87.21%     87.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          293975028      4.33%     91.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          143255509      2.11%     93.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           88938797      1.31%     94.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          191860333      2.83%     97.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          102275219      1.51%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           22302855      0.33%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           11185985      0.16%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           14330586      0.21%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6785854179                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.360568                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16935667                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10880616                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           415810616                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           31082877                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              458993437                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             243723364                       # number of misc regfile writes
system.cpu0.numCycles                      6802839858                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      495241                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             5117424512                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1097284933                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             311084961                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               139622644                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            1024485583                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              7449783                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2243742188                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1576369889                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1338874569                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                312873843                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1878860                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13726378                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           1201730101                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               241589641                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        572313617                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1671428571                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        476701                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11205                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                698236879                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11200                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  8235698853                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3089171146                       # The number of ROB writes
system.cpu0.timesIdled                         160830                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2870                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.371863                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              213553689                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           226289577                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12768816                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        247988439                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            299998                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         304270                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4272                       # Number of indirect misses.
system.cpu1.branchPred.lookups              248913952                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2838                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        198865                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12761797                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 172231834                       # Number of branches committed
system.cpu1.commit.bw_lim_events             38666356                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         607473                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      229410459                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1297696197                       # Number of instructions committed
system.cpu1.commit.committedOps            1297897739                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6744595396                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.192435                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.042965                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   6411233636     95.06%     95.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    131559119      1.95%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     25702646      0.38%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9468668      0.14%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8089949      0.12%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7284052      0.11%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     79720370      1.18%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     32870600      0.49%     99.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     38666356      0.57%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6744595396                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 427032018                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              620314                       # Number of function calls committed.
system.cpu1.commit.int_insts               1078131387                       # Number of committed integer instructions.
system.cpu1.commit.loads                    354679550                       # Number of loads committed
system.cpu1.commit.membars                     398920                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       398920      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       672713046     51.83%     51.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     169918905     13.09%     64.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      37086368      2.86%     67.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     12353904      0.95%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12377600      0.95%     69.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12353904      0.95%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      197288422     15.20%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        463685      0.04%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    157589993     12.14%     98.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     25351344      1.95%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1297897739                       # Class of committed instruction
system.cpu1.commit.refs                     380693444                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1297696197                       # Number of Instructions Simulated
system.cpu1.committedOps                   1297897739                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.228590                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.228590                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           6293118496                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7029                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           184305695                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1642339533                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                89217893                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                276579902                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13643839                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13392                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            109063590                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  248913952                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 47903791                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6717728282                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               362599                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1889260982                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               27301716                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.036685                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          50244580                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         213853687                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.278442                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6781623720                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.278630                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.808619                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              5606964231     82.68%     82.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               890293871     13.13%     95.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                41458308      0.61%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               177889002      2.62%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 9671463      0.14%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  732400      0.01%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                41968625      0.62%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12642240      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3580      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6781623720                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                457928286                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               410672455                       # number of floating regfile writes
system.cpu1.idleCycles                        3497954                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            13473582                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               188937243                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.359582                       # Inst execution rate
system.cpu1.iew.exec_refs                  1462756988                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26457205                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2882278717                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            416379103                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            286978                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         10926714                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            30742276                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1524238838                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           1436299783                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         11538669                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2439806998                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              22638052                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1933303962                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13643839                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1981274316                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    105633620                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          387144                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      1005404                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     61699553                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4728382                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       1005404                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4004479                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9469103                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1180898633                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1370944118                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.827847                       # average fanout of values written-back
system.cpu1.iew.wb_producers                977602992                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.202052                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1373057926                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2553036868                       # number of integer regfile reads
system.cpu1.int_regfile_writes              747385638                       # number of integer regfile writes
system.cpu1.ipc                              0.191256                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.191256                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           401115      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            732964428     29.90%     29.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 979      0.00%     29.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          171808608      7.01%     36.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           41177192      1.68%     38.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          12867916      0.52%     39.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     39.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12377600      0.50%     39.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          12710551      0.52%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     40.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           878701222     35.85%     76.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             469854      0.02%     76.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      562047697     22.93%     98.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      25817833      1.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2451345667                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              966427694                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1806022523                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    436256910                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         587828008                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  336068534                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.137096                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               11059943      3.29%      3.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 7197      0.00%      3.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                62137      0.02%      3.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               64235      0.02%      3.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             59356600     17.66%     20.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               39678      0.01%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             197388189     58.73%     79.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  105      0.00%     79.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         68090449     20.26%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1820585392                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10221417735                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    934687208                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1163756306                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1523397979                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2451345667                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             840859                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      226341099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          7056670                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        233386                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    214932254                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6781623720                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.361469                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.130737                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5913728175     87.20%     87.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          294108532      4.34%     91.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          143345438      2.11%     93.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           89118070      1.31%     94.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          191455700      2.82%     97.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          101908099      1.50%     99.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           22303959      0.33%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           11240976      0.17%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           14414771      0.21%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6781623720                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.361282                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16846899                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10842095                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           416379103                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           30742276                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              459797726                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             244090681                       # number of misc regfile writes
system.cpu1.numCycles                      6785121674                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    18088471                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             5116173215                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1099867237                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             310574055                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               136682203                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            1024534769                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              7492177                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           2245532542                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1577481538                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1340180865                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                312824647                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1905167                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13643839                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           1201976580                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               240313628                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        572517832                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1673014710                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        323236                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11334                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                698833000                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11326                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  8233188228                       # The number of ROB reads
system.cpu1.rob.rob_writes                 3091686704                       # The number of ROB writes
system.cpu1.timesIdled                          35006                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        200019719                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2286129                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           213080826                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             679427354                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    384292514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     763595206                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     10324436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4613992                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    252717703                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    219390110                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    505321209                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      224004102                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          381843570                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4977334                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2441                       # Transaction distribution
system.membus.trans_dist::CleanEvict        374326623                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           281081                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5055                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2159101                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2155347                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     381843571                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1147594123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1147594123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  24894636288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             24894636288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           225139                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         384288808                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               384288808    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           384288808                       # Request fanout histogram
system.membus.respLayer1.occupancy       1975118540089                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             58.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        886864895166                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3401667478500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3401667478500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1078                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          539                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    459907.235622                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   218281.514210                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          539    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1147500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            539                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3401419588500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    247890000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     48202750                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        48202750                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     48202750                       # number of overall hits
system.cpu0.icache.overall_hits::total       48202750                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       160524                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        160524                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       160524                       # number of overall misses
system.cpu0.icache.overall_misses::total       160524                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12271024998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12271024998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12271024998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12271024998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     48363274                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     48363274                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     48363274                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     48363274                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003319                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003319                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003319                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003319                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76443.553599                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76443.553599                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76443.553599                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76443.553599                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3990                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    68.793103                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       147879                       # number of writebacks
system.cpu0.icache.writebacks::total           147879                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        12645                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12645                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        12645                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12645                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       147879                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       147879                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       147879                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       147879                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11331692499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11331692499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11331692499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11331692499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003058                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003058                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003058                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003058                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76628.138539                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76628.138539                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76628.138539                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76628.138539                       # average overall mshr miss latency
system.cpu0.icache.replacements                147879                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     48202750                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       48202750                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       160524                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       160524                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12271024998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12271024998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     48363274                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     48363274                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003319                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003319                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76443.553599                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76443.553599                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        12645                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12645                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       147879                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       147879                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11331692499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11331692499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76628.138539                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76628.138539                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           48350821                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           147911                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           326.891313                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         96874427                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        96874427                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    179654019                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       179654019                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    179654019                       # number of overall hits
system.cpu0.dcache.overall_hits::total      179654019                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    224585994                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     224585994                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    224585994                       # number of overall misses
system.cpu0.dcache.overall_misses::total    224585994                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 18494676732913                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 18494676732913                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 18494676732913                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 18494676732913                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    404240013                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    404240013                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    404240013                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    404240013                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.555576                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.555576                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.555576                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.555576                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82350.089618                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82350.089618                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82350.089618                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82350.089618                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   5251150071                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       709852                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        107162831                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          12279                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.001599                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    57.810245                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    126068852                       # number of writebacks
system.cpu0.dcache.writebacks::total        126068852                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     98356673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     98356673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     98356673                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     98356673                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    126229321                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    126229321                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    126229321                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    126229321                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 12158499673583                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 12158499673583                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 12158499673583                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 12158499673583                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.312263                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.312263                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.312263                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.312263                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 96320.724672                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96320.724672                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 96320.724672                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96320.724672                       # average overall mshr miss latency
system.cpu0.dcache.replacements             126068743                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    161788536                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      161788536                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    216343655                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    216343655                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 18086349258000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 18086349258000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    378132191                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    378132191                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.572138                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.572138                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83600.091059                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83600.091059                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     91718845                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     91718845                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    124624810                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    124624810                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 12055965503000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 12055965503000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.329580                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.329580                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 96738.085322                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96738.085322                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     17865483                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      17865483                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8242339                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8242339                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 408327474913                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 408327474913                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     26107822                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26107822                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.315704                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.315704                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49540.242753                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49540.242753                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6637828                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6637828                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1604511                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1604511                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 102534170583                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 102534170583                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061457                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061457                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 63903.688154                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63903.688154                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5370                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5370                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1740                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1740                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     71705500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     71705500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.244726                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.244726                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41210.057471                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41210.057471                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1666                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1666                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           74                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           74                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1022000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1022000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010408                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010408                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13810.810811                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13810.810811                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4164                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4164                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2329                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2329                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9918500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9918500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6493                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6493                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.358694                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.358694                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4258.694719                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4258.694719                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2329                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2329                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7590500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7590500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.358694                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.358694                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3259.124088                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3259.124088                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         4838                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           4838                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       196044                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       196044                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   6059457000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   6059457000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       200882                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       200882                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.975916                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.975916                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 30908.658260                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 30908.658260                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       196044                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       196044                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   5863413000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   5863413000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.975916                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.975916                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 29908.658260                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 29908.658260                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.977910                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          306179576                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        126299115                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.424242                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.977910                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999310                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999310                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        935208079                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       935208079                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9805                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13911920                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4762                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            14051417                       # number of demand (read+write) hits
system.l2.demand_hits::total                 27977904                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9805                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13911920                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4762                       # number of overall hits
system.l2.overall_hits::.cpu1.data           14051417                       # number of overall hits
system.l2.overall_hits::total                27977904                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            138075                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         112155475                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             29963                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         111914034                       # number of demand (read+write) misses
system.l2.demand_misses::total              224237547                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           138075                       # number of overall misses
system.l2.overall_misses::.cpu0.data        112155475                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            29963                       # number of overall misses
system.l2.overall_misses::.cpu1.data        111914034                       # number of overall misses
system.l2.overall_misses::total             224237547                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10983890999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 11753846958050                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2479092496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 11726889622208                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     23494199563753                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10983890999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 11753846958050                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2479092496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 11726889622208                       # number of overall miss cycles
system.l2.overall_miss_latency::total    23494199563753                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          147880                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       126067395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34725                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       125965451                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252215451                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         147880                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      126067395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34725                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      125965451                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252215451                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.933696                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.889647                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.862865                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.888450                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.889071                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.933696                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.889647                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.862865                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.888450                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.889071                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79550.179243                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104799.582526                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82738.460635                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104784.799574                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104773.709301                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79550.179243                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104799.582526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82738.460635                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104784.799574                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104773.709301                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           14967607                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    550191                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.204384                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 162980684                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4977326                       # number of writebacks
system.l2.writebacks::total                   4977326                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            673                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        4246527                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        4308046                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             8555309                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           673                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       4246527                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       4308046                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            8555309                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       137402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    107908948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        29900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    107605988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         215682238                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       137402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    107908948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        29900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    107605988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    173740237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        389422475                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9577255500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 10426505256923                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2177272997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 10399386233266                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 20837646018686                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9577255500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 10426505256923                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2177272997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 10399386233266                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 14807836870258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 35645482888944                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.929145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.855962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.861051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.854250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.855151                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.929145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.855962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.861051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.854250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.544007                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69702.446107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96623.175836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72818.494883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96643.192694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96612.712349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69702.446107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96623.175836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72818.494883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96643.192694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85229.749458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91534.221000                       # average overall mshr miss latency
system.l2.replacements                      597803649                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6727328                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6727328                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            9                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              9                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      6727337                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6727337                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            9                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            9                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    235539181                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        235539181                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         2441                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           2441                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    235541622                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    235541622                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000010                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000010                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         2441                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         2441                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000010                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000010                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    173740237                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      173740237                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 14807836870258                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 14807836870258                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85229.749458                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85229.749458                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9601                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            9229                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                18830                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         32976                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         31980                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              64956                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    258346000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    249486000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    507832000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        42577                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        41209                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            83786                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.774503                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.776044                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.775261                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7834.364386                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7801.313321                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7818.092247                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         2762                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         2701                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            5463                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        30214                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        29279                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         59493                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    722013198                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    700410621                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1422423819                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.709632                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.710500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.710059                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23896.643874                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 23921.944773                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23909.095507                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          139                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              157                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        57500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        57500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          142                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            161                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.947368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.978873                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.975155                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   413.669065                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   366.242038                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          138                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          156                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       363000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2782000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3145000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.947368                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.971831                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.968944                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20159.420290                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20160.256410                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           489392                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           490450                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                979842                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1098004                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1073456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2171460                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  96474364450                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  94937482983                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  191411847433                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1587396                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1563906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3151302                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.691701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.686394                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.689068                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87863.399815                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 88440.963563                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88148.917057                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         8182                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         8493                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            16675                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1089822                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1064963                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2154785                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  84967372951                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  83658306483                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 168625679434                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.686547                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.680964                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.683776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77964.450113                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78555.129599                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78256.382625                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9805                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14567                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       138075                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        29963                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           168038                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10983890999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2479092496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13462983495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       147880                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34725                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         182605                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.933696                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.862865                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.920227                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79550.179243                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82738.460635                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80118.684434                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          673                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           736                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       137402                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        29900                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       167302                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9577255500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2177272997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11754528497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.929145                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.861051                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.916196                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69702.446107                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72818.494883                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70259.342369                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     13422528                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     13560967                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26983495                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    111057471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    110840578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       221898049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 11657372593600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 11631952139225                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 23289324732825                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    124479999                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    124401545                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     248881544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.892171                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.890990                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.891581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104967.027329                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104943.084465                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104955.067599                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      4238345                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      4299553                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      8537898                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    106819126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    106541025                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    213360151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 10341537883972                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 10315727926783                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 20657265810755                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.858123                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.856428                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.857276                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96813.541462                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96823.997392                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96818.762613                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   654273903                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 597803713                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.094463                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.118589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.023440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.304998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       10.267186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.279721                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.361228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.161016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.160425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.316871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4554400689                       # Number of tag accesses
system.l2.tags.data_accesses               4554400689                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8793664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    6908163776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1913600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    6888860928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  10768198720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        24575930688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8793664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1913600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10707264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    318549376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       318549376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         137401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      107940059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          29900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      107638452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    168253105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           383998917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4977334                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4977334                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2585104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2030816892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           562548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2025142367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3165564767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7224671677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2585104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       562548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3147652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       93645066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93645066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       93645066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2585104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2030816892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          562548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2025142367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3165564767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7318316744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3312061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    137402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 107069952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     29900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 106780786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 166156852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003713690250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       206504                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       206504                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           562303464                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3122768                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   383998918                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4979775                       # Number of write requests accepted
system.mem_ctrls.readBursts                 383998918                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4979775                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                3824026                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1667714                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          15686100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          12745893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          12540752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          10541231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          11135039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9865426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           9324372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          33939711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          45878321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          48172571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         33886250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         38858736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         34567780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         24724864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         20517939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         17789907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            169077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            207823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            247514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            255703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            212217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            251915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           258445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           212433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           208957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168911                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 14199866431450                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1900874460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            21328145656450                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37350.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56100.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                317469765                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3048835                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             383998918                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4979775                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10145257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                21214748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                32377044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                38820553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                40471385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                39931441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                37434060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                33543045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                28762557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                24284425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               22140210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               21593683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               11726120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                7212678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                4917301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                3163815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1796502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 589276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  43851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 125268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 172800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 197264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 208909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 214573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 217227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 218231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 219496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 220445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 225053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 215642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 213435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 212614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 211244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 210553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 210097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     62968342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    389.769893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   228.053518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.007227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     20440093     32.46%     32.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     11248552     17.86%     50.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      6860524     10.90%     61.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      4369395      6.94%     68.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2988259      4.75%     72.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      2257635      3.59%     76.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1775400      2.82%     79.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1457180      2.31%     81.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     11571304     18.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     62968342                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       206504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1841.004741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    334.289328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4334.145141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       168032     81.37%     81.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        13455      6.52%     87.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         6431      3.11%     91.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         4247      2.06%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         3093      1.50%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         2859      1.38%     95.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         2353      1.14%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         1709      0.83%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431         1019      0.49%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          757      0.37%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          578      0.28%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          547      0.26%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          273      0.13%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          265      0.13%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          198      0.10%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          185      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          149      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          120      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          116      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           87      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           27      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        206504                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       206504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.038687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.036166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.300570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           202213     97.92%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1767      0.86%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1764      0.85%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              485      0.23%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              186      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               51      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               27      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        206504                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            24331193088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               244737664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               211971392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             24575930752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            318705600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7152.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        62.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7224.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     93.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        56.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    55.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3401667614500                       # Total gap between requests
system.mem_ctrls.avgGap                       8745.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8793728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   6852476928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1913600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   6833970304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  10634038528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    211971392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2585122.753937631845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2014446435.846713066101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 562547.636444412754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2009005979.330322265625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3126125229.820872306824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 62313966.118014261127                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       137402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    107940059                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        29900                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    107638452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    168253105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4979775                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3899649753                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5933859221109                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    936220548                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5919168486432                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 9470282078608                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 84442006712386                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28381.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54973.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31311.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54991.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56285.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16956992.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         290303767740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         154300104255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1887790067520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8720338860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     268524537840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1543586703930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6377824320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       4159603344465                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1222.813038                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3795455387                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 113589060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3284282963113                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         159290208420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          84664753635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        826658654220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8568577800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     268524537840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1528960208100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18694873440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2895361813455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        851.159566                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  35496522978                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 113589060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3252581895522                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2456                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1229                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7410297.396257                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9287389.217013                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1229    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     67046500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1229                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3392560223000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9107255500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     47866675                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        47866675                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     47866675                       # number of overall hits
system.cpu1.icache.overall_hits::total       47866675                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37116                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37116                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37116                       # number of overall misses
system.cpu1.icache.overall_misses::total        37116                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2769176000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2769176000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2769176000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2769176000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     47903791                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     47903791                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     47903791                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     47903791                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000775                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000775                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000775                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000775                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74608.686281                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74608.686281                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74608.686281                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74608.686281                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          166                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    27.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34725                       # number of writebacks
system.cpu1.icache.writebacks::total            34725                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2391                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2391                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2391                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2391                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34725                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34725                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34725                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34725                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2587453500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2587453500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2587453500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2587453500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000725                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000725                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000725                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000725                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74512.699784                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74512.699784                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74512.699784                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74512.699784                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34725                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     47866675                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       47866675                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37116                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37116                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2769176000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2769176000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     47903791                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     47903791                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000775                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000775                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74608.686281                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74608.686281                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2391                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2391                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34725                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34725                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2587453500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2587453500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000725                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000725                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74512.699784                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74512.699784                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           48263124                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            34757                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1388.587162                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         95842307                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        95842307                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    178492942                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       178492942                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    178492942                       # number of overall hits
system.cpu1.dcache.overall_hits::total      178492942                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    226141922                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     226141922                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    226141922                       # number of overall misses
system.cpu1.dcache.overall_misses::total    226141922                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 18565765149314                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 18565765149314                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 18565765149314                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 18565765149314                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    404634864                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    404634864                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    404634864                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    404634864                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.558879                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.558879                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.558879                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.558879                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82097.848047                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82097.848047                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82097.848047                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82097.848047                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   5234043700                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       687928                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        106869734                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          12288                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.975921                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    55.983724                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    125955936                       # number of writebacks
system.cpu1.dcache.writebacks::total        125955936                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    100017622                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    100017622                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    100017622                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    100017622                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    126124300                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    126124300                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    126124300                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    126124300                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 12132579565175                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 12132579565175                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 12132579565175                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 12132579565175                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.311699                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.311699                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.311699                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.311699                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96195.416468                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96195.416468                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96195.416468                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96195.416468                       # average overall mshr miss latency
system.cpu1.dcache.replacements             125955853                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    160983151                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      160983151                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    217844177                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    217844177                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 18154994344500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 18154994344500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    378827328                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    378827328                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.575049                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.575049                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83339.360246                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83339.360246                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     93295511                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     93295511                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    124548666                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    124548666                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 12031797580000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 12031797580000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.328774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.328774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96603.183048                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96603.183048                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     17509791                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17509791                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8297745                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8297745                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 410770804814                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 410770804814                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25807536                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25807536                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.321524                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.321524                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 49503.907967                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49503.907967                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6722111                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6722111                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1575634                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1575634                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 100781985175                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 100781985175                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.061053                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.061053                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 63962.814445                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 63962.814445                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6986                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6986                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1543                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1543                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     71944500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     71944500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.180912                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.180912                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46626.377187                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46626.377187                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1387                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1387                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          156                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          156                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1455500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1455500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.018291                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.018291                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9330.128205                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9330.128205                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4663                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4663                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2732                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2732                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     14947000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14947000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7395                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7395                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.369439                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.369439                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5471.083455                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5471.083455                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2731                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2731                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12216000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12216000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.369304                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.369304                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4473.086781                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4473.086781                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         4007                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           4007                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       194858                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       194858                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   6025788000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   6025788000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       198865                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       198865                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979851                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979851                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 30923.995936                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 30923.995936                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       194858                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       194858                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   5830930000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   5830930000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979851                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979851                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 29923.995936                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 29923.995936                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.964263                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          304912256                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        126193798                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.416222                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.964263                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998883                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998883                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        935893076                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       935893076                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3401667478500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         249355874                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11704663                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    245479692                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       592826642                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        291838003                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          300273                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5059                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         305332                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3319774                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3319774                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        182605                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249173270                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       443638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    378630647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       104175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    378309209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             757487669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     18928512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  16136715456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4444800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  16122966592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32283055360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       890323816                       # Total snoops (count)
system.tol2bus.snoopTraffic                 348018304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1142646970                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.209455                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.416725                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              907927447     79.46%     79.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1              230105531     20.14%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4613992      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1142646970                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       504942074368                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      189739937572                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         222181273                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      189582285606                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          52138398                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           391722                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
