--------------- Build Started: 10/05/2021 01:13:34 Project: SampleMicroSeconds, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\subra\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Projects\NS\Neural-Stimulator-Firmware\new\PSOC6\TIMER\SampleMicroSeconds.cydsn\SampleMicroSeconds.cyprj -d CYBLE-416045-02 -s D:\Projects\NS\Neural-Stimulator-Firmware\new\PSOC6\TIMER\SampleMicroSeconds.cydsn\Generated_Source\PSoC6 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0065: information: Analog terminal "vRef_1.vout" on TopDesign is unconnected.
 * D:\Projects\NS\Neural-Stimulator-Firmware\new\PSOC6\TIMER\SampleMicroSeconds.cydsn\TopDesign\TopDesign.cysch (Signal: Net_65)
 * D:\Projects\NS\Neural-Stimulator-Firmware\new\PSOC6\TIMER\SampleMicroSeconds.cydsn\TopDesign\TopDesign.cysch (Shape_11.2)
 * D:\Projects\NS\Neural-Stimulator-Firmware\new\PSOC6\TIMER\SampleMicroSeconds.cydsn\TopDesign\TopDesign.cysch (Shape_12)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: \UART:rx(0)\, \UART:tx(0)\, VDAC_Out(0)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: TCPWM[3].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: TCPWM[19].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[6].uart_cts. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[6].spi_select[0]. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[8].spi_select[0]. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: TCPWM[3].line. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: TCPWM[19].line. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[6].uart_rts. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[6].spi_clk. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[8].spi_clk. (App=cydsfit)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 10/05/2021 01:13:55 ---------------
