Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Fri Feb 05 11:21:05 2016
| Host         : Joseph-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RAT_wrapper_timing_summary_routed.rpt -rpx RAT_wrapper_timing_summary_routed.rpx
| Design       : RAT_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.655        0.000                      0                  173        0.151        0.000                      0                  173        3.750        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.655        0.000                      0                  173        0.151        0.000                      0                  173        3.750        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 CPU/progRom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/regFile/REG_reg_0_31_6_6/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 4.041ns (51.224%)  route 3.848ns (48.776%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.611     5.132    CPU/progRom/CLK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.586 f  CPU/progRom/ram_1024_x_18/DOADO[13]
                         net (fo=4, routed)           1.034     8.619    CPU/control/OPCODE_HI_5[0]
    SLICE_X7Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.743 r  CPU/control/REG_reg_0_31_0_0_i_16/O
                         net (fo=19, routed)          0.686     9.429    CPU/progRom/PS_reg[0]
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.124     9.553 r  CPU/progRom/r_LEDS[7]_i_5/O
                         net (fo=8, routed)           0.786    10.339    CPU/regFile/DX_OE
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124    10.463 r  CPU/regFile/r_LEDS[1]_i_1/O
                         net (fo=4, routed)           0.458    10.920    CPU/regFile/A[1]
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  CPU/regFile/REG_reg_0_31_0_0_i_14/O
                         net (fo=1, routed)           0.000    11.044    CPU/aluMod/S[1]
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.594 r  CPU/aluMod/REG_reg_0_31_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.594    CPU/aluMod/REG_reg_0_31_0_0_i_5_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.833 r  CPU/aluMod/REG_reg_0_31_4_4_i_3/O[2]
                         net (fo=1, routed)           0.421    12.255    CPU/progRom/data0[6]
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.302    12.557 r  CPU/progRom/REG_reg_0_31_6_6_i_1/O
                         net (fo=2, routed)           0.464    13.021    CPU/regFile/REG_reg_0_31_6_6/D
    SLICE_X6Y5           RAMD32                                       r  CPU/regFile/REG_reg_0_31_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    CPU/regFile/REG_reg_0_31_6_6/WCLK
    SLICE_X6Y5           RAMD32                                       r  CPU/regFile/REG_reg_0_31_6_6/DP/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y5           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    14.676    CPU/regFile/REG_reg_0_31_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                         -13.021    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 CPU/progRom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/regFile/REG_reg_0_31_2_2/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 3.832ns (48.875%)  route 4.008ns (51.125%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.611     5.132    CPU/progRom/CLK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.586 f  CPU/progRom/ram_1024_x_18/DOADO[13]
                         net (fo=4, routed)           1.034     8.619    CPU/control/OPCODE_HI_5[0]
    SLICE_X7Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.743 r  CPU/control/REG_reg_0_31_0_0_i_16/O
                         net (fo=19, routed)          0.686     9.429    CPU/progRom/PS_reg[0]
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.124     9.553 r  CPU/progRom/r_LEDS[7]_i_5/O
                         net (fo=8, routed)           0.786    10.339    CPU/regFile/DX_OE
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124    10.463 r  CPU/regFile/r_LEDS[1]_i_1/O
                         net (fo=4, routed)           0.458    10.920    CPU/regFile/A[1]
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  CPU/regFile/REG_reg_0_31_0_0_i_14/O
                         net (fo=1, routed)           0.000    11.044    CPU/aluMod/S[1]
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.624 r  CPU/aluMod/REG_reg_0_31_0_0_i_5/O[2]
                         net (fo=1, routed)           0.509    12.133    CPU/progRom/data0[2]
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.302    12.435 r  CPU/progRom/REG_reg_0_31_2_2_i_1/O
                         net (fo=2, routed)           0.537    12.972    CPU/regFile/REG_reg_0_31_2_2/D
    SLICE_X6Y4           RAMD32                                       r  CPU/regFile/REG_reg_0_31_2_2/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    CPU/regFile/REG_reg_0_31_2_2/WCLK
    SLICE_X6Y4           RAMD32                                       r  CPU/regFile/REG_reg_0_31_2_2/DP/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y4           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    14.676    CPU/regFile/REG_reg_0_31_2_2/DP
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                         -12.972    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 CPU/progRom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/regFile/REG_reg_0_31_5_5/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.927ns  (logic 4.137ns (52.187%)  route 3.790ns (47.813%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.611     5.132    CPU/progRom/CLK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.586 f  CPU/progRom/ram_1024_x_18/DOADO[13]
                         net (fo=4, routed)           1.034     8.619    CPU/control/OPCODE_HI_5[0]
    SLICE_X7Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.743 r  CPU/control/REG_reg_0_31_0_0_i_16/O
                         net (fo=19, routed)          0.686     9.429    CPU/progRom/PS_reg[0]
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.124     9.553 r  CPU/progRom/r_LEDS[7]_i_5/O
                         net (fo=8, routed)           0.786    10.339    CPU/regFile/DX_OE
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124    10.463 r  CPU/regFile/r_LEDS[1]_i_1/O
                         net (fo=4, routed)           0.458    10.920    CPU/regFile/A[1]
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  CPU/regFile/REG_reg_0_31_0_0_i_14/O
                         net (fo=1, routed)           0.000    11.044    CPU/aluMod/S[1]
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.594 r  CPU/aluMod/REG_reg_0_31_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.594    CPU/aluMod/REG_reg_0_31_0_0_i_5_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.928 r  CPU/aluMod/REG_reg_0_31_4_4_i_3/O[1]
                         net (fo=1, routed)           0.505    12.434    CPU/progRom/data0[5]
    SLICE_X4Y5           LUT5 (Prop_lut5_I1_O)        0.303    12.737 r  CPU/progRom/REG_reg_0_31_5_5_i_1/O
                         net (fo=2, routed)           0.322    13.059    CPU/regFile/REG_reg_0_31_5_5/D
    SLICE_X6Y5           RAMD32                                       r  CPU/regFile/REG_reg_0_31_5_5/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    CPU/regFile/REG_reg_0_31_5_5/WCLK
    SLICE_X6Y5           RAMD32                                       r  CPU/regFile/REG_reg_0_31_5_5/DP/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y5           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    14.845    CPU/regFile/REG_reg_0_31_5_5/DP
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 CPU/progRom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/regFile/REG_reg_0_31_7_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 4.119ns (52.284%)  route 3.759ns (47.716%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.611     5.132    CPU/progRom/CLK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.586 f  CPU/progRom/ram_1024_x_18/DOADO[13]
                         net (fo=4, routed)           1.034     8.619    CPU/control/OPCODE_HI_5[0]
    SLICE_X7Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.743 r  CPU/control/REG_reg_0_31_0_0_i_16/O
                         net (fo=19, routed)          0.686     9.429    CPU/progRom/PS_reg[0]
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.124     9.553 r  CPU/progRom/r_LEDS[7]_i_5/O
                         net (fo=8, routed)           0.786    10.339    CPU/regFile/DX_OE
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124    10.463 r  CPU/regFile/r_LEDS[1]_i_1/O
                         net (fo=4, routed)           0.458    10.920    CPU/regFile/A[1]
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  CPU/regFile/REG_reg_0_31_0_0_i_14/O
                         net (fo=1, routed)           0.000    11.044    CPU/aluMod/S[1]
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.594 r  CPU/aluMod/REG_reg_0_31_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.594    CPU/aluMod/REG_reg_0_31_0_0_i_5_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.907 r  CPU/aluMod/REG_reg_0_31_4_4_i_3/O[3]
                         net (fo=1, routed)           0.314    12.221    CPU/progRom/data0[7]
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.306    12.527 r  CPU/progRom/REG_reg_0_31_7_7_i_1/O
                         net (fo=2, routed)           0.483    13.010    CPU/regFile/REG_reg_0_31_7_7/D
    SLICE_X6Y5           RAMD32                                       r  CPU/regFile/REG_reg_0_31_7_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    CPU/regFile/REG_reg_0_31_7_7/WCLK
    SLICE_X6Y5           RAMD32                                       r  CPU/regFile/REG_reg_0_31_7_7/DP/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y5           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.825    CPU/regFile/REG_reg_0_31_7_7/DP
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 CPU/progRom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/regFile/REG_reg_0_31_6_6/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 4.041ns (51.224%)  route 3.848ns (48.776%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.611     5.132    CPU/progRom/CLK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.586 f  CPU/progRom/ram_1024_x_18/DOADO[13]
                         net (fo=4, routed)           1.034     8.619    CPU/control/OPCODE_HI_5[0]
    SLICE_X7Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.743 r  CPU/control/REG_reg_0_31_0_0_i_16/O
                         net (fo=19, routed)          0.686     9.429    CPU/progRom/PS_reg[0]
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.124     9.553 r  CPU/progRom/r_LEDS[7]_i_5/O
                         net (fo=8, routed)           0.786    10.339    CPU/regFile/DX_OE
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124    10.463 r  CPU/regFile/r_LEDS[1]_i_1/O
                         net (fo=4, routed)           0.458    10.920    CPU/regFile/A[1]
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  CPU/regFile/REG_reg_0_31_0_0_i_14/O
                         net (fo=1, routed)           0.000    11.044    CPU/aluMod/S[1]
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.594 r  CPU/aluMod/REG_reg_0_31_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.594    CPU/aluMod/REG_reg_0_31_0_0_i_5_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.833 r  CPU/aluMod/REG_reg_0_31_4_4_i_3/O[2]
                         net (fo=1, routed)           0.421    12.255    CPU/progRom/data0[6]
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.302    12.557 r  CPU/progRom/REG_reg_0_31_6_6_i_1/O
                         net (fo=2, routed)           0.464    13.021    CPU/regFile/REG_reg_0_31_6_6/D
    SLICE_X6Y5           RAMD32                                       r  CPU/regFile/REG_reg_0_31_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    CPU/regFile/REG_reg_0_31_6_6/WCLK
    SLICE_X6Y5           RAMD32                                       r  CPU/regFile/REG_reg_0_31_6_6/SP/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y5           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.898    CPU/regFile/REG_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -13.021    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 CPU/progRom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/regFile/REG_reg_0_31_2_2/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 3.832ns (48.875%)  route 4.008ns (51.125%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.611     5.132    CPU/progRom/CLK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.586 f  CPU/progRom/ram_1024_x_18/DOADO[13]
                         net (fo=4, routed)           1.034     8.619    CPU/control/OPCODE_HI_5[0]
    SLICE_X7Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.743 r  CPU/control/REG_reg_0_31_0_0_i_16/O
                         net (fo=19, routed)          0.686     9.429    CPU/progRom/PS_reg[0]
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.124     9.553 r  CPU/progRom/r_LEDS[7]_i_5/O
                         net (fo=8, routed)           0.786    10.339    CPU/regFile/DX_OE
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124    10.463 r  CPU/regFile/r_LEDS[1]_i_1/O
                         net (fo=4, routed)           0.458    10.920    CPU/regFile/A[1]
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  CPU/regFile/REG_reg_0_31_0_0_i_14/O
                         net (fo=1, routed)           0.000    11.044    CPU/aluMod/S[1]
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.624 r  CPU/aluMod/REG_reg_0_31_0_0_i_5/O[2]
                         net (fo=1, routed)           0.509    12.133    CPU/progRom/data0[2]
    SLICE_X4Y4           LUT6 (Prop_lut6_I4_O)        0.302    12.435 r  CPU/progRom/REG_reg_0_31_2_2_i_1/O
                         net (fo=2, routed)           0.537    12.972    CPU/regFile/REG_reg_0_31_2_2/D
    SLICE_X6Y4           RAMD32                                       r  CPU/regFile/REG_reg_0_31_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    CPU/regFile/REG_reg_0_31_2_2/WCLK
    SLICE_X6Y4           RAMD32                                       r  CPU/regFile/REG_reg_0_31_2_2/SP/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y4           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.898    CPU/regFile/REG_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -12.972    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 CPU/progRom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/regFile/REG_reg_0_31_7_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 4.119ns (53.172%)  route 3.628ns (46.828%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.611     5.132    CPU/progRom/CLK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.586 f  CPU/progRom/ram_1024_x_18/DOADO[13]
                         net (fo=4, routed)           1.034     8.619    CPU/control/OPCODE_HI_5[0]
    SLICE_X7Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.743 r  CPU/control/REG_reg_0_31_0_0_i_16/O
                         net (fo=19, routed)          0.686     9.429    CPU/progRom/PS_reg[0]
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.124     9.553 r  CPU/progRom/r_LEDS[7]_i_5/O
                         net (fo=8, routed)           0.786    10.339    CPU/regFile/DX_OE
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124    10.463 r  CPU/regFile/r_LEDS[1]_i_1/O
                         net (fo=4, routed)           0.458    10.920    CPU/regFile/A[1]
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  CPU/regFile/REG_reg_0_31_0_0_i_14/O
                         net (fo=1, routed)           0.000    11.044    CPU/aluMod/S[1]
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.594 r  CPU/aluMod/REG_reg_0_31_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.594    CPU/aluMod/REG_reg_0_31_0_0_i_5_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.907 r  CPU/aluMod/REG_reg_0_31_4_4_i_3/O[3]
                         net (fo=1, routed)           0.314    12.221    CPU/progRom/data0[7]
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.306    12.527 r  CPU/progRom/REG_reg_0_31_7_7_i_1/O
                         net (fo=2, routed)           0.351    12.878    CPU/regFile/REG_reg_0_31_7_7/D
    SLICE_X6Y5           RAMD32                                       r  CPU/regFile/REG_reg_0_31_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    CPU/regFile/REG_reg_0_31_7_7/WCLK
    SLICE_X6Y5           RAMD32                                       r  CPU/regFile/REG_reg_0_31_7_7/SP/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y5           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.855    CPU/regFile/REG_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -12.878    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 CPU/progRom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/regFile/REG_reg_0_31_5_5/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.927ns  (logic 4.137ns (52.187%)  route 3.790ns (47.813%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.611     5.132    CPU/progRom/CLK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.586 f  CPU/progRom/ram_1024_x_18/DOADO[13]
                         net (fo=4, routed)           1.034     8.619    CPU/control/OPCODE_HI_5[0]
    SLICE_X7Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.743 r  CPU/control/REG_reg_0_31_0_0_i_16/O
                         net (fo=19, routed)          0.686     9.429    CPU/progRom/PS_reg[0]
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.124     9.553 r  CPU/progRom/r_LEDS[7]_i_5/O
                         net (fo=8, routed)           0.786    10.339    CPU/regFile/DX_OE
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124    10.463 r  CPU/regFile/r_LEDS[1]_i_1/O
                         net (fo=4, routed)           0.458    10.920    CPU/regFile/A[1]
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  CPU/regFile/REG_reg_0_31_0_0_i_14/O
                         net (fo=1, routed)           0.000    11.044    CPU/aluMod/S[1]
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.594 r  CPU/aluMod/REG_reg_0_31_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.594    CPU/aluMod/REG_reg_0_31_0_0_i_5_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.928 r  CPU/aluMod/REG_reg_0_31_4_4_i_3/O[1]
                         net (fo=1, routed)           0.505    12.434    CPU/progRom/data0[5]
    SLICE_X4Y5           LUT5 (Prop_lut5_I1_O)        0.303    12.737 r  CPU/progRom/REG_reg_0_31_5_5_i_1/O
                         net (fo=2, routed)           0.322    13.059    CPU/regFile/REG_reg_0_31_5_5/D
    SLICE_X6Y5           RAMD32                                       r  CPU/regFile/REG_reg_0_31_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    CPU/regFile/REG_reg_0_31_5_5/WCLK
    SLICE_X6Y5           RAMD32                                       r  CPU/regFile/REG_reg_0_31_5_5/SP/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y5           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.011    15.072    CPU/regFile/REG_reg_0_31_5_5/SP
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 CPU/progRom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/regFile/REG_reg_0_31_3_3/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.692ns  (logic 3.896ns (50.649%)  route 3.796ns (49.351%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.611     5.132    CPU/progRom/CLK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.586 f  CPU/progRom/ram_1024_x_18/DOADO[13]
                         net (fo=4, routed)           1.034     8.619    CPU/control/OPCODE_HI_5[0]
    SLICE_X7Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.743 r  CPU/control/REG_reg_0_31_0_0_i_16/O
                         net (fo=19, routed)          0.686     9.429    CPU/progRom/PS_reg[0]
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.124     9.553 r  CPU/progRom/r_LEDS[7]_i_5/O
                         net (fo=8, routed)           0.786    10.339    CPU/regFile/DX_OE
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124    10.463 r  CPU/regFile/r_LEDS[1]_i_1/O
                         net (fo=4, routed)           0.458    10.920    CPU/regFile/A[1]
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  CPU/regFile/REG_reg_0_31_0_0_i_14/O
                         net (fo=1, routed)           0.000    11.044    CPU/aluMod/S[1]
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.684 r  CPU/aluMod/REG_reg_0_31_0_0_i_5/O[3]
                         net (fo=1, routed)           0.306    11.990    CPU/progRom/data0[3]
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.306    12.296 r  CPU/progRom/REG_reg_0_31_3_3_i_1/O
                         net (fo=2, routed)           0.528    12.824    CPU/regFile/REG_reg_0_31_3_3/D
    SLICE_X6Y4           RAMD32                                       r  CPU/regFile/REG_reg_0_31_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    CPU/regFile/REG_reg_0_31_3_3/WCLK
    SLICE_X6Y4           RAMD32                                       r  CPU/regFile/REG_reg_0_31_3_3/SP/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y4           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.855    CPU/regFile/REG_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 CPU/progRom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/regFile/REG_reg_0_31_4_4/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.613ns  (logic 4.021ns (52.815%)  route 3.592ns (47.185%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.611     5.132    CPU/progRom/CLK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.586 f  CPU/progRom/ram_1024_x_18/DOADO[13]
                         net (fo=4, routed)           1.034     8.619    CPU/control/OPCODE_HI_5[0]
    SLICE_X7Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.743 r  CPU/control/REG_reg_0_31_0_0_i_16/O
                         net (fo=19, routed)          0.686     9.429    CPU/progRom/PS_reg[0]
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.124     9.553 r  CPU/progRom/r_LEDS[7]_i_5/O
                         net (fo=8, routed)           0.786    10.339    CPU/regFile/DX_OE
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124    10.463 r  CPU/regFile/r_LEDS[1]_i_1/O
                         net (fo=4, routed)           0.458    10.920    CPU/regFile/A[1]
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  CPU/regFile/REG_reg_0_31_0_0_i_14/O
                         net (fo=1, routed)           0.000    11.044    CPU/aluMod/S[1]
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.594 r  CPU/aluMod/REG_reg_0_31_0_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.594    CPU/aluMod/REG_reg_0_31_0_0_i_5_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.816 r  CPU/aluMod/REG_reg_0_31_4_4_i_3/O[0]
                         net (fo=1, routed)           0.299    12.115    CPU/progRom/data0[4]
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.299    12.414 r  CPU/progRom/REG_reg_0_31_4_4_i_1/O
                         net (fo=2, routed)           0.331    12.745    CPU/regFile/REG_reg_0_31_4_4/D
    SLICE_X6Y5           RAMD32                                       r  CPU/regFile/REG_reg_0_31_4_4/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.517    14.858    CPU/regFile/REG_reg_0_31_4_4/WCLK
    SLICE_X6Y5           RAMD32                                       r  CPU/regFile/REG_reg_0_31_4_4/DP/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y5           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.834    CPU/regFile/REG_reg_0_31_4_4/DP
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -12.745    
  -------------------------------------------------------------------
                         slack                                  2.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 CPU/pc/counter/pcCountSig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/progRom/ram_1024_x_18/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.878%)  route 0.228ns (58.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.566     1.449    CPU/pc/counter/CLK_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  CPU/pc/counter/pcCountSig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  CPU/pc/counter/pcCountSig_reg[5]/Q
                         net (fo=3, routed)           0.228     1.841    CPU/progRom/Q[5]
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.877     2.005    CPU/progRom/CLK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.690    CPU/progRom/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 CPU/pc/counter/pcCountSig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/progRom/ram_1024_x_18/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.928%)  route 0.251ns (64.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.566     1.449    CPU/pc/counter/CLK_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  CPU/pc/counter/pcCountSig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  CPU/pc/counter/pcCountSig_reg[2]/Q
                         net (fo=6, routed)           0.251     1.842    CPU/progRom/Q[2]
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.877     2.005    CPU/progRom/CLK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.690    CPU/progRom/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CPU/pc/counter/pcCountSig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/progRom/ram_1024_x_18/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.539%)  route 0.231ns (58.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.566     1.449    CPU/pc/counter/CLK_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  CPU/pc/counter/pcCountSig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  CPU/pc/counter/pcCountSig_reg[8]/Q
                         net (fo=3, routed)           0.231     1.844    CPU/progRom/Q[8]
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.877     2.005    CPU/progRom/CLK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.690    CPU/progRom/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 CPU/pc/counter/pcCountSig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/progRom/ram_1024_x_18/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.247%)  route 0.234ns (58.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.566     1.449    CPU/pc/counter/CLK_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  CPU/pc/counter/pcCountSig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  CPU/pc/counter/pcCountSig_reg[0]/Q
                         net (fo=8, routed)           0.234     1.847    CPU/progRom/Q[0]
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.877     2.005    CPU/progRom/CLK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.690    CPU/progRom/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 CPU/pc/counter/pcCountSig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/progRom/ram_1024_x_18/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.652%)  route 0.239ns (59.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.566     1.449    CPU/pc/counter/CLK_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  CPU/pc/counter/pcCountSig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  CPU/pc/counter/pcCountSig_reg[3]/Q
                         net (fo=5, routed)           0.239     1.853    CPU/progRom/Q[3]
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.877     2.005    CPU/progRom/CLK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.690    CPU/progRom/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 CPU/pc/counter/pcCountSig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/progRom/ram_1024_x_18/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.225%)  route 0.244ns (59.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.566     1.449    CPU/pc/counter/CLK_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  CPU/pc/counter/pcCountSig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  CPU/pc/counter/pcCountSig_reg[4]/Q
                         net (fo=4, routed)           0.244     1.857    CPU/progRom/Q[4]
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.877     2.005    CPU/progRom/CLK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.690    CPU/progRom/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 CPU/pc/counter/pcCountSig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc/counter/pcCountSig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.566     1.449    CPU/pc/counter/CLK_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  CPU/pc/counter/pcCountSig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  CPU/pc/counter/pcCountSig_reg[6]/Q
                         net (fo=5, routed)           0.121     1.712    CPU/pc/counter/Q[6]
    SLICE_X8Y4           LUT6 (Prop_lut6_I4_O)        0.045     1.757 r  CPU/pc/counter/ountSig[8]_i_1/O
                         net (fo=1, routed)           0.000     1.757    CPU/pc/counter/p_0_in[8]
    SLICE_X8Y4           FDRE                                         r  CPU/pc/counter/pcCountSig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.836     1.963    CPU/pc/counter/CLK_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  CPU/pc/counter/pcCountSig_reg[8]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y4           FDRE (Hold_fdre_C_D)         0.120     1.582    CPU/pc/counter/pcCountSig_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CPU/pc/counter/pcCountSig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc/counter/pcCountSig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.566     1.449    CPU/pc/counter/CLK_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  CPU/pc/counter/pcCountSig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  CPU/pc/counter/pcCountSig_reg[2]/Q
                         net (fo=6, routed)           0.137     1.727    CPU/pc/counter/Q[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.045     1.772 r  CPU/pc/counter/ountSig[3]_i_1/O
                         net (fo=1, routed)           0.000     1.772    CPU/pc/counter/p_0_in[3]
    SLICE_X8Y5           FDRE                                         r  CPU/pc/counter/pcCountSig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.836     1.963    CPU/pc/counter/CLK_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  CPU/pc/counter/pcCountSig_reg[3]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.121     1.583    CPU/pc/counter/pcCountSig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CPU/pc/counter/pcCountSig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/progRom/ram_1024_x_18/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.340%)  route 0.295ns (67.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.566     1.449    CPU/pc/counter/CLK_IBUF_BUFG
    SLICE_X9Y4           FDRE                                         r  CPU/pc/counter/pcCountSig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  CPU/pc/counter/pcCountSig_reg[6]/Q
                         net (fo=5, routed)           0.295     1.885    CPU/progRom/Q[6]
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.877     2.005    CPU/progRom/CLK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.690    CPU/progRom/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CPU/pc/counter/pcCountSig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/progRom/ram_1024_x_18/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.045%)  route 0.241ns (61.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.566     1.449    CPU/pc/counter/CLK_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  CPU/pc/counter/pcCountSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.148     1.597 r  CPU/pc/counter/pcCountSig_reg[1]/Q
                         net (fo=7, routed)           0.241     1.838    CPU/progRom/Q[1]
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.877     2.005    CPU/progRom/CLK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  CPU/progRom/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.129     1.636    CPU/progRom/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    CPU/progRom/ram_1024_x_18/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y7     CPU/control/PS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y7     CPU/control/PS_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y6     CPU/pc/counter/pcCountSig_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y6     CPU/pc/counter/pcCountSig_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y5     CPU/pc/counter/pcCountSig_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y5     CPU/pc/counter/pcCountSig_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y5     CPU/pc/counter/pcCountSig_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y4     CPU/pc/counter/pcCountSig_reg[6]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y4     CPU/regFile/REG_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y4     CPU/regFile/REG_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y4     CPU/regFile/REG_reg_0_31_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y4     CPU/regFile/REG_reg_0_31_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y4     CPU/regFile/REG_reg_0_31_2_2/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y4     CPU/regFile/REG_reg_0_31_2_2/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y4     CPU/regFile/REG_reg_0_31_3_3/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y4     CPU/regFile/REG_reg_0_31_3_3/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y5     CPU/regFile/REG_reg_0_31_4_4/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y5     CPU/regFile/REG_reg_0_31_4_4/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y4     CPU/regFile/REG_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y4     CPU/regFile/REG_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y4     CPU/regFile/REG_reg_0_31_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y4     CPU/regFile/REG_reg_0_31_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y4     CPU/regFile/REG_reg_0_31_2_2/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y4     CPU/regFile/REG_reg_0_31_2_2/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y4     CPU/regFile/REG_reg_0_31_3_3/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y4     CPU/regFile/REG_reg_0_31_3_3/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y5     CPU/regFile/REG_reg_0_31_4_4/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y5     CPU/regFile/REG_reg_0_31_4_4/SP/CLK



