<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libTriton: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libTriton<span id="projectnumber">&#160;version 1.0 build 1599</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacetriton.html">triton</a></li><li class="navelem"><a class="el" href="namespacetriton_1_1arch.html">arch</a></li><li class="navelem"><a class="el" href="namespacetriton_1_1arch_1_1riscv.html">riscv</a></li><li class="navelem"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">riscv32Cpu</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">triton::arch::riscv::riscv32Cpu Member List</div></div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html#a47668b056ab583f12d5b12b012d6b4da">capstoneGroupToTritonGroup</a>(triton::uint32 id) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html#a5311b318852cc4c9ab2ac2583f85fcb4">capstoneInstructionToTritonInstruction</a>(triton::uint32 id) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html#ab8ea2325e43f241e555c452cc1307fb3">capstoneRegisterToTritonRegister32</a>(triton::uint32 id) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html#aed4707f70812bc2cf5ae8ea03017220a">capstoneRegisterToTritonRegister64</a>(triton::uint32 id) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6d48bcd6acf35db3b6984ad7611144f1">clear</a>(void)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ae8eb23ec25c469d08d88b7a316b3f316">clearConcreteMemoryValue</a>(const triton::arch::MemoryAccess &amp;mem)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ace3d7684565433471f6c477d19a405f1">clearConcreteMemoryValue</a>(triton::uint64 baseAddr, triton::usize size=1)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a443a494e1f85a07d060fcc240ea85693">disassembly</a>(triton::arch::Instruction &amp;inst)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a28e31f90e0ead734512886b3a328a6c6">f0</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ae17d3e9c5985e197f09a6cf3af09a392">f1</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aa340439f421d0601f50068667092f680">f10</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a26bcc8c686efd7dbece761e69fc6f99c">f11</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4bb04964da77fbdb9c32e98ce8875ef3">f12</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#adb24673b9c93e6eff5ca7ad234456cb5">f13</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aeb437809e8f8124713cf1c068a983cda">f14</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aa95e8694d12c2acd8a4bcb27223f6248">f15</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9dc5571aa28555297c93449e29c70d48">f16</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a620e60f18414b61aa76504f9682b5168">f17</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab3c58e314395b1efa50f3aa9b92d7c36">f18</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#af0bf1637555e4e5f089917939ddc16ab">f19</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a50450dfa63fa496afaec87af03f7daea">f2</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4547e7fb86fa1f434995114cc147ea37">f20</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a91998a23d04a8c172497279d05754ce8">f21</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9d46593235b6c3875222f0234aad3847">f22</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a474ed2e94241078733fd1f464e10f34f">f23</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6e1ac37b4e682174154d7632a6bb7af8">f24</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a03c6e3c596f5b42f144974a24515ef5b">f25</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6fcb7a5d15fab33de5997cbd6fdfb2ed">f26</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#af1999cbd1a07f3fa3d817509f0f6ae68">f27</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#adc7c78c5422bcb4cfc3ad531d7ac3eb9">f28</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aa399c9857f96185bc11ce09a151d9eb4">f29</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4c0f36cc13a5b2e31d7f3efe4ec789e6">f3</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#afe0c8b82fe859e07962f5aa9e9388200">f30</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab2c7c80ca6f922239845aa93bada82f2">f31</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9bf6c0c9df06211ed5ad1f1a72325175">f4</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ad5fe37625392a935b19793f0fb7d30b6">f5</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a37ccbe90a458d6b5b56f74133da35286">f6</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#afc7da2216c5b272202deff14688f583c">f7</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aee7ef8a25d43a29af55d8c9779e06c25">f8</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aeaaa75144591b7ab2a3d5315903981f4">f9</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a2b6229a7f2557a00b2b40f36df11dd3b">getAllRegisters</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ac9eb0930a5159e2f8ca66ca5dfd99055">getConcreteMemory</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a74020e1134175b692652cf4e4dfe0f39">getConcreteMemoryAreaValue</a>(triton::uint64 baseAddr, triton::usize size, bool execCallbacks=true) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aede6c01c7b9046665d72ad1e99c203ea">getConcreteMemoryValue</a>(const triton::arch::MemoryAccess &amp;mem, bool execCallbacks=true) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ad6d7a111eb8c044d06799e0a5f3ea6f1">getConcreteMemoryValue</a>(triton::uint64 addr, bool execCallbacks=true) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a2df41c23b66eb6ff5587bdada2d3b68e">getConcreteRegisterValue</a>(const triton::arch::Register &amp;reg, bool execCallbacks=true) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a98ab608eb789f0ea78749ab8a5546a28">getEndianness</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html#a92904c6e14c738aa92248ff1b98085b8">getMemoryOperandSpecialSize</a>(triton::uint32 id) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#abb68bf663b875c376dbc33f7871f18e4">getParentRegister</a>(const triton::arch::Register &amp;reg) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6d37c28f72cd53f888969bf329f66c40">getParentRegister</a>(triton::arch::register_e id) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a641744b86ca8503ad885fee8a4a8284b">getParentRegisters</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ac03890a845b42b02eeb076720f92b5fb">getProgramCounter</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a350b44ca4da2bc5bdd69b27a133c9110">getRegister</a>(triton::arch::register_e id) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a08ff89dc9c9219ecd2cec26de0592879">getRegister</a>(const std::string &amp;name) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6fef14b974c436dca28f1b35dc0461ea">getStackPointer</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9c20cd92b1af500ac201d994ccf4a836">gprBitSize</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9a5d67108bb41afd79c417c5da19ad5b">gprSize</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html#a8bd6c1eef3789ecf4d0e41dd2a5be375">id2reg</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a47ab39c4559b333733730b225155c819">isConcreteMemoryValueDefined</a>(const triton::arch::MemoryAccess &amp;mem) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a5046dec9f596fac8e7301a55d858eda7">isConcreteMemoryValueDefined</a>(triton::uint64 baseAddr, triton::usize size=1) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a1d4809056ec2d5ae2ae87a7fcc153e8f">isFlag</a>(triton::arch::register_e regId) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9c521eae79c9971d86112ce5621c1fe6">isFPU</a>(triton::arch::register_e regId) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a2dc6efb12459fdf2eb71c2778300773f">isGPR</a>(triton::arch::register_e regId) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aba4ab24138ddcf4434c8588564b7f7fd">isMemoryExclusive</a>(const triton::arch::MemoryAccess &amp;mem) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a55801a5633f6d097f8c1b55b7e151d80">isRegister</a>(triton::arch::register_e regId) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a7ff2ca52912532cdae0d8cc18d46f4a4">isRegisterValid</a>(triton::arch::register_e regId) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a2ae250db159a2c21b99e431d8a6a5a29">isThumb</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6726bbbb89851a2c19cf3d440ea8f95d">memory</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr bgcolor="#f0f0f0" class="even"><td class="entry"><b>name2id</b> (defined in <a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a>)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a12d1b58052d5fec7d745386313ef5264">numberOfRegisters</a>(void) const</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4f16e961c29487621dc325d278dd7aeb">operator=</a>(const riscv32Cpu &amp;other)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a595d490e5ca9fbcf0208f66b8e392931">pc</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab5ccb519b3e20134bdcc04fcf31aa092">riscv32Cpu</a>(triton::callbacks::Callbacks *callbacks=nullptr)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ada4e933792bbec3cdb4af1a9a4b6b4b0">riscv32Cpu</a>(const riscv32Cpu &amp;other)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html#ac2d75d5006b94462d19f4bf2c2361aad">riscvSpecifications</a>(triton::arch::architecture_e)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscvSpecifications.html">triton::arch::riscv::riscvSpecifications</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ad20efdb8049f8404b84730cdd155ef15">setConcreteMemoryAreaValue</a>(triton::uint64 baseAddr, const std::vector&lt; triton::uint8 &gt; &amp;values, bool execCallbacks=true)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a00ca52187ef5bae821e5dbb5dfb00671">setConcreteMemoryAreaValue</a>(triton::uint64 baseAddr, const void *area, triton::usize size, bool execCallbacks=true)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#acfeb488a8f2409d7161101cd2d94f0ea">setConcreteMemoryValue</a>(const triton::arch::MemoryAccess &amp;mem, const triton::uint512 &amp;value, bool execCallbacks=true)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a419ade995b6516597f960036276c36f3">setConcreteMemoryValue</a>(triton::uint64 addr, triton::uint8 value, bool execCallbacks=true)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab490ccae54fff974b57da6ef5d60ce54">setConcreteRegisterValue</a>(const triton::arch::Register &amp;reg, const triton::uint512 &amp;value, bool execCallbacks=true)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#af4a5eb9ae7bbd0b6b48758b2faee9503">setMemoryExclusiveTag</a>(const triton::arch::MemoryAccess &amp;mem, bool tag)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a04507088a131d1dc650b47430234394f">setThumb</a>(bool state)</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a06258a277ce65cd61e5a7d86d6c59208">sp</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a12f95364ef2b0a126527cf0d342b58b4">x0</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#acd9bb1637120cea8ff30c01804e0676a">x1</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a200ed263d12dc0d50a6cadc808d990a1">x10</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aa82087fbd92324aa946e233e8373b160">x11</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a152d9739936a742ded5d5d1ec6947cdd">x12</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a274b9126903e8f6a8343832e03ae96de">x13</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a090891d59dddfbd383743edd08371948">x14</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a1b2af08a9ddc5cdd42b66e086696dd35">x15</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aec263505d0d3128b27f91e45e6e51b86">x16</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ad50ec6f446edce8cffbd248a949a1457">x17</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a8bc55b3d8fa8187d533368019e38e85c">x18</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a48560b104a53bad56d0d7108eca4a99e">x19</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a11b98cae3c1abe1b5d39cb7cf2dc0231">x20</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a94decc67c16f5873de6d6047d7f956ef">x21</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a331d13564958aba46af43b2be7223b20">x22</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aabd0995150390204dd26a6b197e1df4f">x23</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a5e0b6df0d72ea126c1d043ca86b6ff62">x24</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a544d9a3ff7b94128b6e9e24318581c38">x25</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a32b7ebcc62c9c6932cfef888900df5fd">x26</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aade9fd32573f8c91a196a9ee507ab5ba">x27</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#aede163ffb74f65e5d2d74bf127158ed3">x28</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4fead16d1c3d71fa5c24bfd439be5930">x29</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ad84638d69fec3c830a184da84d263065">x3</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ac6b84ab70f74bee98ab27695148639c3">x30</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a162272124847c3d14453b13a0617edc5">x31</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a944dba3b27c9838bdadbf13968505b71">x4</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a93323a2093753d3d0373d9782f2f070e">x5</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a4cd888da96ad41dba1b50e05cf8c901b">x6</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a8c42330a37b4c6c77d7a650a38174330">x7</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a9538c856bcfc61527a6d94e255925339">x8</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#a6a4fbf6e7b047b7d93cb2b3fd4bec9aa">x9</a></td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#aa248c2fd7f359fa5a4f2acfcb81e32df">~CpuInterface</a>()</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html">triton::arch::CpuInterface</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html#ab3240d5fd896035cde673b9e4a8a5801">~riscv32Cpu</a>()</td><td class="entry"><a class="el" href="classtriton_1_1arch_1_1riscv_1_1riscv32Cpu.html">triton::arch::riscv::riscv32Cpu</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
