<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: Firmware/Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_bus.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32h5xx__ll__bus_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32h5xx_ll_bus.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h5xx__ll__bus_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#ifndef __STM32H5xx_LL_BUS_H</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#define __STM32H5xx_LL_BUS_H</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h5xx_8h.html">stm32h5xx.h</a>&quot;</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#if defined(RCC)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#define LL_AHB_BRANCH_CLK_AHB1          RCC_CFGR2_AHB1DIS</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define LL_AHB_BRANCH_CLK_AHB2          RCC_CFGR2_AHB2DIS</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#if defined(AHB4PERIPH_BASE)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#define LL_AHB_BRANCH_CLK_AHB4          RCC_CFGR2_AHB4DIS</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#endif </span><span class="comment">/* AHB4PERIPH_BASE */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#define LL_APB_BRANCH_CLK_APB1          RCC_CFGR2_APB1DIS</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define LL_APB_BRANCH_CLK_APB2          RCC_CFGR2_APB2DIS</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#define LL_APB_BRANCH_CLK_APB3          RCC_CFGR2_APB3DIS</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#if defined(CORDIC)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_ALL           0xF13AD103U</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#elif defined(DCACHE)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_ALL           0xF1021103U</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_ALL           0x91021103U</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#endif </span><span class="comment">/* CORDIC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_GPDMA1        RCC_AHB1ENR_GPDMA1EN</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_GPDMA2        RCC_AHB1ENR_GPDMA2EN</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#if defined(CORDIC)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_CORDIC        RCC_AHB1ENR_CORDICEN</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#endif </span><span class="comment">/* CORDIC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#if defined(FMAC)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_FMAC          RCC_AHB1ENR_FMACEN</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#endif </span><span class="comment">/* FMAC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_FLASH         RCC_AHB1ENR_FLITFEN</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#if defined(ETH)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_ETH           RCC_AHB1ENR_ETHEN</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_ETHTX         RCC_AHB1ENR_ETHTXEN</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_ETHRX         RCC_AHB1ENR_ETHRXEN</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#endif </span><span class="comment">/* ETH */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#if defined(RCC_AHB1ENR_ETHCKEN)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_ETHINTERN     RCC_AHB1ENR_ETHCKEN</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_AHB1ENR_ETHCKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_CRC           RCC_AHB1ENR_CRCEN</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_RAMCFG        RCC_AHB1ENR_RAMCFGEN</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_GTZC1         RCC_AHB1ENR_TZSC1EN</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_BKPSRAM       RCC_AHB1ENR_BKPRAMEN</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_ICACHE        RCC_AHB1LPENR_ICACHELPEN</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#if defined(DCACHE1)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_DCACHE1       RCC_AHB1ENR_DCACHE1EN</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#endif </span><span class="comment">/* DCACHE1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define LL_AHB1_GRP1_PERIPH_SRAM1         RCC_AHB1ENR_SRAM1EN</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#if defined(GPIOI)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_ALL            0xC01F1DFFU</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#elif defined(GPIOE)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_ALL            0xC01F1CFFU</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_ALL            0x40060C8FU</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#endif </span><span class="comment">/* GPIOE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_GPIOA          RCC_AHB2ENR_GPIOAEN</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_GPIOB          RCC_AHB2ENR_GPIOBEN</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_GPIOC          RCC_AHB2ENR_GPIOCEN</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_GPIOD          RCC_AHB2ENR_GPIODEN</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#if defined(GPIOE)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_GPIOE          RCC_AHB2ENR_GPIOEEN</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#endif </span><span class="comment">/* GPIOE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#if defined(GPIOF)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_GPIOF          RCC_AHB2ENR_GPIOFEN</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#endif </span><span class="comment">/* GPIOF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#if defined(GPIOG)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_GPIOG          RCC_AHB2ENR_GPIOGEN</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#endif </span><span class="comment">/* GPIOG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_GPIOH          RCC_AHB2ENR_GPIOHEN</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#if defined(GPIOI)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_GPIOI          RCC_AHB2ENR_GPIOIEN</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#endif </span><span class="comment">/* GPIOI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_ADC            RCC_AHB2ENR_ADCEN</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_DAC1           RCC_AHB2ENR_DAC1EN</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#if defined(DCMI)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_DCMI_PSSI      RCC_AHB2ENR_DCMI_PSSIEN</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#endif </span><span class="comment">/* DCMI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#if defined(AES)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_AES            RCC_AHB2ENR_AESEN</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#endif </span><span class="comment">/* AES */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#if defined(HASH)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_HASH           RCC_AHB2ENR_HASHEN</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#endif </span><span class="comment">/* HASH */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_RNG            RCC_AHB2ENR_RNGEN</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#if defined(PKA)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_PKA            RCC_AHB2ENR_PKAEN</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#endif </span><span class="comment">/* PKA */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#if defined(SAES)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_SAES           RCC_AHB2ENR_SAESEN</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#endif </span><span class="comment">/* SAES */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_SRAM2          RCC_AHB2ENR_SRAM2EN</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#if defined(SRAM3_BASE)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define LL_AHB2_GRP1_PERIPH_SRAM3          RCC_AHB2ENR_SRAM3EN</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#endif </span><span class="comment">/* SRAM3_BASE */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#if defined(AHB4PERIPH_BASE)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define LL_AHB4_GRP1_PERIPH_ALL            0x00111880U</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define LL_AHB4_GRP1_PERIPH_OTFDEC         RCC_AHB4ENR_OTFDEC1EN</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define LL_AHB4_GRP1_PERIPH_SDMMC1         RCC_AHB4ENR_SDMMC1EN</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#if defined(SDMMC2)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define LL_AHB4_GRP1_PERIPH_SDMMC2         RCC_AHB4ENR_SDMMC2EN</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#endif </span><span class="comment">/* SDMMC2*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define LL_AHB4_GRP1_PERIPH_FMC            RCC_AHB4ENR_FMCEN</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define LL_AHB4_GRP1_PERIPH_OSPI1          RCC_AHB4ENR_OCTOSPI1EN</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#endif </span><span class="comment">/* AHB4PERIPH_BASE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#if defined(USART11)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_ALL           0xDFFEC9FFU</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#elif defined(USART6)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_ALL           0x13FEC87FU</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_ALL           0x01E7E833U</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#endif </span><span class="comment">/* TIM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_TIM2          RCC_APB1LENR_TIM2EN</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_TIM3          RCC_APB1LENR_TIM3EN</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#if defined(TIM4)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_TIM4          RCC_APB1LENR_TIM4EN</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#endif </span><span class="comment">/* TIM4*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#if defined(TIM5)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_TIM5          RCC_APB1LENR_TIM5EN</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#endif </span><span class="comment">/* TIM5*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_TIM6          RCC_APB1LENR_TIM6EN</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_TIM7          RCC_APB1LENR_TIM7EN</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#if defined(TIM12)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_TIM12         RCC_APB1LENR_TIM12EN</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#endif </span><span class="comment">/* TIM12*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#if defined(TIM13)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_TIM13         RCC_APB1LENR_TIM13EN</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#endif </span><span class="comment">/* TIM13*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#if defined(TIM14)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_TIM14         RCC_APB1LENR_TIM14EN</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#endif </span><span class="comment">/* TIM14*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_WWDG          RCC_APB1LENR_WWDGEN</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#if defined(OPAMP1)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_OPAMP         RCC_APB1LENR_OPAMPEN</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#endif </span><span class="comment">/* OPAMP1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_SPI2          RCC_APB1LENR_SPI2EN</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_SPI3          RCC_APB1LENR_SPI3EN</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#if defined(COMP1)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_COMP          RCC_APB1LENR_COMPEN</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#endif </span><span class="comment">/* COMP1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_USART2        RCC_APB1LENR_USART2EN</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_USART3        RCC_APB1LENR_USART3EN</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#if defined(UART4)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_UART4         RCC_APB1LENR_UART4EN</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#endif </span><span class="comment">/* UART4*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#if defined(UART5)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_UART5         RCC_APB1LENR_UART5EN</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#endif </span><span class="comment">/* UART5*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_I2C1          RCC_APB1LENR_I2C1EN</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_I2C2          RCC_APB1LENR_I2C2EN</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_I3C1          RCC_APB1LENR_I3C1EN</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_CRS           RCC_APB1LENR_CRSEN</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#if defined(USART6)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_USART6        RCC_APB1LENR_USART6EN</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#endif </span><span class="comment">/* USART6*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">#if defined(USART10)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_USART10       RCC_APB1LENR_USART10EN</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#endif </span><span class="comment">/* USART10*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#if defined(USART11)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_USART11       RCC_APB1LENR_USART11EN</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#endif </span><span class="comment">/* USART11*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">#if defined(CEC)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_CEC           RCC_APB1LENR_CECEN</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#endif </span><span class="comment">/* CEC*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#if defined(UART7)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_UART7         RCC_APB1LENR_UART7EN</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#endif </span><span class="comment">/* UART7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#if defined(UART8)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#define LL_APB1_GRP1_PERIPH_UART8         RCC_APB1LENR_UART8EN</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#endif </span><span class="comment">/* UART8 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#if defined(UART9)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#define LL_APB1_GRP2_PERIPH_ALL            0x0080022BU</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">#define LL_APB1_GRP2_PERIPH_ALL            0x00000228U</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#endif </span><span class="comment">/* UART9 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#if defined(UART9)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#define LL_APB1_GRP2_PERIPH_UART9          RCC_APB1HENR_UART9EN</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="preprocessor">#endif </span><span class="comment">/* UART9 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">#if defined(UART12)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#define LL_APB1_GRP2_PERIPH_UART12         RCC_APB1HENR_UART12EN</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#endif </span><span class="comment">/* UART12*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#define LL_APB1_GRP2_PERIPH_DTS            RCC_APB1HENR_DTSEN</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#define LL_APB1_GRP2_PERIPH_LPTIM2         RCC_APB1HENR_LPTIM2EN</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#define LL_APB1_GRP2_PERIPH_FDCAN          RCC_APB1HENR_FDCANEN</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">#if defined(UCPD1)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">#define LL_APB1_GRP2_PERIPH_UCPD1          RCC_APB1HENR_UCPD1EN</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#endif </span><span class="comment">/* UCPD1 */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">#if defined(TIM16)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">#define LL_APB2_GRP1_PERIPH_ALL            0x017F7800U</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#elif defined(TIM8)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="preprocessor">#define LL_APB2_GRP1_PERIPH_ALL            0x01097800U</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#define LL_APB2_GRP1_PERIPH_ALL            0x01005800U</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="preprocessor">#endif </span><span class="comment">/* TIM8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="preprocessor">#define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="preprocessor">#define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">#if defined(TIM8)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#define LL_APB2_GRP1_PERIPH_TIM8           RCC_APB2ENR_TIM8EN</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">#endif </span><span class="comment">/* TIM8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="preprocessor">#define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">#if defined(TIM15)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#define LL_APB2_GRP1_PERIPH_TIM15          RCC_APB2ENR_TIM15EN</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#endif </span><span class="comment">/* TIM15 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">#if defined(TIM16)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="preprocessor">#define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#endif </span><span class="comment">/* TIM16 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="preprocessor">#if defined(TIM17)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="preprocessor">#define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="preprocessor">#endif </span><span class="comment">/* TIM17 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">#if defined(SPI4)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">#define LL_APB2_GRP1_PERIPH_SPI4           RCC_APB2ENR_SPI4EN</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#endif </span><span class="comment">/* SPI4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#if defined(SPI6)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define LL_APB2_GRP1_PERIPH_SPI6           RCC_APB2ENR_SPI6EN</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#endif </span><span class="comment">/* SPI6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#if defined(SAI1)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#define LL_APB2_GRP1_PERIPH_SAI1           RCC_APB2ENR_SAI1EN</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#if defined(SAI2)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#define LL_APB2_GRP1_PERIPH_SAI2           RCC_APB2ENR_SAI2EN</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#endif </span><span class="comment">/* SAI2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="preprocessor">#if defined(USB_DRD_FS)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">#define LL_APB2_GRP1_PERIPH_USB            RCC_APB2ENR_USBEN</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">#endif </span><span class="comment">/* USB_DRD_FS */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="preprocessor">#if defined(SPI5)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#define LL_APB3_GRP1_PERIPH_ALL           0x0030F9E2U</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="preprocessor">#elif defined(I2C4)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="preprocessor">#define LL_APB3_GRP1_PERIPH_ALL           0x00300AC2U</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="preprocessor">#define LL_APB3_GRP1_PERIPH_ALL           0x00200A42U</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#endif </span><span class="comment">/* SPI5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="preprocessor">#define LL_APB3_GRP1_PERIPH_SBS           RCC_APB3ENR_SBSEN</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="preprocessor">#if defined(SPI5)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="preprocessor">#define LL_APB3_GRP1_PERIPH_SPI5          RCC_APB3ENR_SPI5EN</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="preprocessor">#endif </span><span class="comment">/* SPI5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="preprocessor">#define LL_APB3_GRP1_PERIPH_LPUART1       RCC_APB3ENR_LPUART1EN</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="preprocessor">#if defined(I2C3)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#define LL_APB3_GRP1_PERIPH_I2C3          RCC_APB3ENR_I2C3EN</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#endif </span><span class="comment">/* I2C3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#if defined(I2C4)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#define LL_APB3_GRP1_PERIPH_I2C4          RCC_APB3ENR_I2C4EN</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#endif </span><span class="comment">/* I2C4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="preprocessor">#if defined(I3C2)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="preprocessor">#define LL_APB3_GRP1_PERIPH_I3C2          RCC_APB3ENR_I3C2EN</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">#endif </span><span class="comment">/* I3C2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="preprocessor">#define LL_APB3_GRP1_PERIPH_LPTIM1        RCC_APB3ENR_LPTIM1EN</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="preprocessor">#if defined(LPTIM3)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="preprocessor">#define LL_APB3_GRP1_PERIPH_LPTIM3        RCC_APB3ENR_LPTIM3EN</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">#if defined(LPTIM4)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="preprocessor">#define LL_APB3_GRP1_PERIPH_LPTIM4        RCC_APB3ENR_LPTIM4EN</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">#if defined(LPTIM5)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">#define LL_APB3_GRP1_PERIPH_LPTIM5        RCC_APB3ENR_LPTIM5EN</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="preprocessor">#if defined(LPTIM6)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">#define LL_APB3_GRP1_PERIPH_LPTIM6        RCC_APB3ENR_LPTIM6EN</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="preprocessor">#define LL_APB3_GRP1_PERIPH_VREF          RCC_APB3ENR_VREFEN</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">#define LL_APB3_GRP1_PERIPH_RTCAPB        RCC_APB3ENR_RTCAPBEN</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB_DisableClock(uint32_t AHBx)</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>{</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, AHBx);</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>}</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB_EnableClock(uint32_t AHBx)</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>{</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, AHBx);</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  <span class="comment">/* Delay after AHBx clock branch enabling */</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  tmpreg = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, AHBx);</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  (void)tmpreg;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>}</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_AHB_IsDisabledClock(uint32_t AHBx)</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>{</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, AHBx) == AHBx) ? 1UL : 0UL);</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>}</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB_DisableClock(uint32_t APBx)</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>{</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, APBx);</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>}</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB_EnableClock(uint32_t APBx)</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>{</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, APBx);</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  <span class="comment">/* Delay after APBx clock branch enabling */</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  tmpreg = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, APBx);</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>  (void)tmpreg;</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>}</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_APB_IsDisabledClock(uint32_t APBx)</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>{</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, APBx) == APBx) ? 1UL : 0UL);</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>}</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB1_GRP1_EnableClock(uint32_t Periphs)</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>{</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR, Periphs);</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>  tmpreg = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR, Periphs);</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>  (void)tmpreg;</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>}</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>{</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR, Periphs) == Periphs) ? 1UL : 0UL);</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>}</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB1_GRP1_DisableClock(uint32_t Periphs)</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>{</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR, Periphs);</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>}</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB1_GRP1_ForceReset(uint32_t Periphs)</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>{</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR, Periphs);</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>}</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>{</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR, Periphs);</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>}</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB1_GRP1_EnableClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>{</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR, Periphs);</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>  tmpreg = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR, Periphs);</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>  (void)tmpreg;</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>}</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_AHB1_GRP1_IsEnabledClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>{</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR, Periphs) == Periphs) ? 1UL : 0UL);</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>}</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB1_GRP1_DisableClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>{</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR, Periphs);</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>}</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB2_GRP1_EnableClock(uint32_t Periphs)</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>{</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR, Periphs);</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>  tmpreg = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR, Periphs);</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>  (void)tmpreg;</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>}</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>{</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR, Periphs) == Periphs) ? 1UL : 0UL);</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>}</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB2_GRP1_DisableClock(uint32_t Periphs)</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>{</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR, Periphs);</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>}</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB2_GRP1_ForceReset(uint32_t Periphs)</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>{</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR, Periphs);</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>}</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>{</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR, Periphs);</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>}</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB2_GRP1_EnableClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>{</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR, Periphs);</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>  tmpreg = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR, Periphs);</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>  (void)tmpreg;</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>}</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_AHB2_GRP1_IsEnabledClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>{</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR, Periphs) == Periphs) ? 1UL : 0UL);</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>}</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB2_GRP1_DisableClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>{</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR, Periphs);</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>}</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span> </div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="preprocessor">#if defined(AHB4PERIPH_BASE)</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB4_GRP1_EnableClock(uint32_t Periphs)</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>{</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR, Periphs);</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>  tmpreg = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR, Periphs);</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>  (void)tmpreg;</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>}</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_AHB4_GRP1_IsEnabledClock(uint32_t Periphs)</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>{</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR, Periphs) == Periphs) ? 1UL : 0UL);</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>}</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB4_GRP1_DisableClock(uint32_t Periphs)</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>{</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4ENR, Periphs);</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>}</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB4_GRP1_ForceReset(uint32_t Periphs)</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>{</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR, Periphs);</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>}</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB4_GRP1_ReleaseReset(uint32_t Periphs)</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>{</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4RSTR, Periphs);</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>}</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB4_GRP1_EnableClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>{</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR, Periphs);</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>  tmpreg = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR, Periphs);</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>  (void)tmpreg;</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>}</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_AHB4_GRP1_IsEnabledClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>{</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR, Periphs) == Periphs) ? 1UL : 0UL);</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>}</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_AHB4_GRP1_DisableClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>{</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB4LPENR, Periphs);</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>}</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="preprocessor">#endif </span><span class="comment">/* AHB4PERIPH_BASE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB1_GRP1_EnableClock(uint32_t Periphs)</div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>{</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR, Periphs);</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>  tmpreg = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR, Periphs);</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span>  (void)tmpreg;</div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>}</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB1_GRP2_EnableClock(uint32_t Periphs)</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>{</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HENR, Periphs);</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>  tmpreg = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HENR, Periphs);</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>  (void)tmpreg;</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>}</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>{</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR, Periphs) == Periphs) ? 1UL : 0UL);</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>}</div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_APB1_GRP2_IsEnabledClock(uint32_t Periphs)</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>{</div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HENR, Periphs) == Periphs) ? 1UL : 0UL);</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>}</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB1_GRP1_DisableClock(uint32_t Periphs)</div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span>{</div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LENR, Periphs);</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>}</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB1_GRP2_DisableClock(uint32_t Periphs)</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>{</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HENR, Periphs);</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>}</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB1_GRP1_ForceReset(uint32_t Periphs)</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span>{</div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR, Periphs);</div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span>}</div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB1_GRP2_ForceReset(uint32_t Periphs)</div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>{</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HRSTR, Periphs);</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span>}</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span>{</div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LRSTR, Periphs);</div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>}</div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB1_GRP2_ReleaseReset(uint32_t Periphs)</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>{</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HRSTR, Periphs);</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>}</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB1_GRP1_EnableClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span>{</div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR, Periphs);</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span>  tmpreg = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR, Periphs);</div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span>  (void)tmpreg;</div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>}</div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_APB1_GRP1_IsEnabledClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>{</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR, Periphs) == Periphs) ? 1UL : 0UL);</div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span>}</div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB1_GRP1_DisableClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span>{</div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LLPENR, Periphs);</div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span>}</div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB1_GRP2_EnableClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span>{</div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR, Periphs);</div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span>  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span>  tmpreg = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR, Periphs);</div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>  (void)tmpreg;</div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span>}</div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_APB1_GRP2_IsEnabledClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span>{</div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR, Periphs) == Periphs) ? 1UL : 0UL);</div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span>}</div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB1_GRP2_DisableClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span>{</div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1HLPENR, Periphs);</div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span>}</div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB2_GRP1_EnableClock(uint32_t Periphs)</div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span>{</div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR, Periphs);</div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span>  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span>  tmpreg = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR, Periphs);</div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span>  (void)tmpreg;</div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span>}</div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_APB2_GRP1_IsEnabledClock(uint32_t Periphs)</div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span>{</div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR, Periphs) == Periphs) ? 1UL : 0UL);</div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span>}</div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB2_GRP1_DisableClock(uint32_t Periphs)</div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span>{</div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR, Periphs);</div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span>}</div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB2_GRP1_ForceReset(uint32_t Periphs)</div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span>{</div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR, Periphs);</div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span>}</div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)</div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span>{</div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR, Periphs);</div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span>}</div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB2_GRP1_EnableClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span>{</div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR, Periphs);</div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span>  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span>  tmpreg = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR, Periphs);</div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span>  (void)tmpreg;</div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span>}</div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span> </div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_APB2_GRP1_IsEnabledClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span>{</div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR, Periphs) == Periphs) ? 1UL : 0UL);</div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span>}</div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB2_GRP1_DisableClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span>{</div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR, Periphs);</div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span>}</div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span> </div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB3_GRP1_EnableClock(uint32_t Periphs)</div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span>{</div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB3ENR, Periphs);</div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span>  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span>  tmpreg = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB3ENR, Periphs);</div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span>  (void)tmpreg;</div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span>}</div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_APB3_GRP1_IsEnabledClock(uint32_t Periphs)</div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span>{</div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB3ENR, Periphs) == Periphs) ? 1UL : 0UL);</div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span>}</div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB3_GRP1_DisableClock(uint32_t Periphs)</div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span>{</div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB3ENR, Periphs);</div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span>}</div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB3_GRP1_ForceReset(uint32_t Periphs)</div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span>{</div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB3RSTR, Periphs);</div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span>}</div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB3_GRP1_ReleaseReset(uint32_t Periphs)</div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span>{</div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB3RSTR, Periphs);</div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span>}</div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB3_GRP1_EnableClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span>{</div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB3LPENR, Periphs);</div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span>  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span>  tmpreg = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB3LPENR, Periphs);</div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span>  (void)tmpreg;</div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span>}</div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span> </div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_APB3_GRP1_IsEnabledClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span>{</div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB3LPENR, Periphs) == Periphs) ? 1UL : 0UL);</div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span>}</div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_APB3_GRP1_DisableClockSleep(uint32_t Periphs)</div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span>{</div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB3LPENR, Periphs);</div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span>}</div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span><span class="preprocessor">#endif </span><span class="comment">/* defined(RCC) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span> </div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span>}</div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span> </div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32H5xx_LL_BUS_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span> </div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition</b> <a href="cmsis__armcc_8h_source.html#l00064">cmsis_armcc.h:64</a></div></div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00290">core_armv81mml.h:290</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00155">stm32h5xx.h:155</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00153">stm32h5xx.h:153</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00157">stm32h5xx.h:157</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l03071">stm32h563xx.h:3071</a></div></div>
<div class="ttc" id="astm32h5xx_8h_html"><div class="ttname"><a href="stm32h5xx_8h.html">stm32h5xx.h</a></div><div class="ttdoc">CMSIS STM32H5xx Device Peripheral Access Layer Header File.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_f86e3d2d729eeb8991b01a437a807aa5.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0ffb97dd1c0741626f6b666905986dda.html">STM32H5xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_6fe25a8774aa16aa41e19fdc2b8f0421.html">Inc</a></li><li class="navelem"><a class="el" href="stm32h5xx__ll__bus_8h.html">stm32h5xx_ll_bus.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
