// Seed: 191519019
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wand id_2,
    input wor id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input supply1 module_0
    , id_14,
    input tri0 id_8,
    input supply0 id_9,
    output supply1 id_10,
    input tri1 id_11,
    input wor id_12
);
  wire id_15;
  assign module_1.id_11 = 0;
  generate
    assign id_14 = id_2;
  endgenerate
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input tri id_2,
    input supply1 id_3,
    output wire id_4,
    input wand id_5,
    input wire id_6,
    input supply1 id_7,
    input wire id_8,
    input supply1 id_9,
    output tri0 id_10,
    input tri1 id_11
);
  final begin : LABEL_0
    id_4 = 1;
  end
  module_0 modCall_1 (
      id_5,
      id_0,
      id_8,
      id_5,
      id_10,
      id_5,
      id_5,
      id_7,
      id_11,
      id_0,
      id_10,
      id_1,
      id_5
  );
endmodule
