OpenROAD v2.0-7374-ge18c0d570 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_211120.lib.gz line 13156, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_211120.lib.gz line 13189, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_211120.lib.gz line 13222, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_211120.lib.gz line 13255, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_211120.lib.gz line 13288, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_211120.lib.gz line 13321, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_211120.lib.gz line 13354, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_211120.lib.gz line 14748, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_211120.lib.gz line 14781, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_211120.lib.gz line 14814, timing group from output port.
[INFO ORD-0030] Using 8 thread(s).
detailed_route arguments:  -bottom_routing_layer M2 -top_routing_layer M7 -save_guide_updates -verbose 1
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   ser_top
Die area:                 ( 0 0 ) ( 9700 9700 )
Number of track patterns: 32
Number of DEF vias:       1
Number of components:     553
Number of terminals:      13
Number of snets:          2
Number of nets:           176

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 105.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 4423.
[INFO DRT-0033] V1 shape region query size = 6416.
[INFO DRT-0033] M2 shape region query size = 228.
[INFO DRT-0033] V2 shape region query size = 87.
[INFO DRT-0033] M3 shape region query size = 174.
[INFO DRT-0033] V3 shape region query size = 58.
[INFO DRT-0033] M4 shape region query size = 156.
[INFO DRT-0033] V4 shape region query size = 58.
[INFO DRT-0033] M5 shape region query size = 62.
[INFO DRT-0033] V5 shape region query size = 0.
[INFO DRT-0033] M6 shape region query size = 0.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 233 pins.
[INFO DRT-0081]   Complete 69 unique inst patterns.
[INFO DRT-0084]   Complete 164 groups.
#scanned instances     = 553
#unique  instances     = 89
#stdCellGenAp          = 1622
#stdCellValidPlanarAp  = 5
#stdCellValidViaAp     = 1351
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 513
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 196.82 (MB), peak = 196.82 (MB)

Number of guides:     1263

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 17 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 17 STEP 540 ;
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 467.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 376.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 205.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 18.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 2.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 0.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 0.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 674 vertical wires in 1 frboxes and 394 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 61 vertical wires in 1 frboxes and 88 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 203.07 (MB), peak = 203.07 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 203.07 (MB), peak = 203.07 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 269.07 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 261.49 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 251.11 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 233.42 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 286.21 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 261.50 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 315.25 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 290.50 (MB).
    Completing 90% with 28 violations.
    elapsed time = 00:00:02, memory = 290.53 (MB).
    Completing 100% with 37 violations.
    elapsed time = 00:00:02, memory = 290.53 (MB).
[INFO DRT-0199]   Number of violations = 84.
Viol/Layer          M2     V2     M3     M4
CutSpcTbl            0     28      0      0
Recheck             28      0     17      2
Short                3      0      0      0
eolKeepOut           6      0      0      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 812.03 (MB), peak = 812.03 (MB)
Total wire length = 312 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 128 um.
Total wire length on LAYER M3 = 152 um.
Total wire length on LAYER M4 = 28 um.
Total wire length on LAYER M5 = 2 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1209.
Up-via summary (total 1209):.

---------------
 Active       0
     M1     511
     M2     647
     M3      47
     M4       4
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           1209


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 84 violations.
    elapsed time = 00:00:00, memory = 862.66 (MB).
    Completing 20% with 84 violations.
    elapsed time = 00:00:00, memory = 862.78 (MB).
    Completing 30% with 84 violations.
    elapsed time = 00:00:00, memory = 863.03 (MB).
    Completing 40% with 84 violations.
    elapsed time = 00:00:00, memory = 863.66 (MB).
    Completing 50% with 65 violations.
    elapsed time = 00:00:00, memory = 905.91 (MB).
    Completing 60% with 65 violations.
    elapsed time = 00:00:00, memory = 906.28 (MB).
    Completing 70% with 63 violations.
    elapsed time = 00:00:01, memory = 931.28 (MB).
    Completing 80% with 63 violations.
    elapsed time = 00:00:01, memory = 931.28 (MB).
    Completing 90% with 38 violations.
    elapsed time = 00:00:02, memory = 931.28 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:02, memory = 931.28 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer          M2     V2     M4
CutSpcTbl            0      7      0
EOL                  1      0      0
Recheck              4      0      1
eolKeepOut           3      0      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 934.28 (MB), peak = 934.28 (MB)
Total wire length = 308 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 128 um.
Total wire length on LAYER M3 = 150 um.
Total wire length on LAYER M4 = 26 um.
Total wire length on LAYER M5 = 2 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1187.
Up-via summary (total 1187):.

---------------
 Active       0
     M1     511
     M2     630
     M3      44
     M4       2
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           1187


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 934.28 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 934.38 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 934.38 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 934.38 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:01, memory = 937.13 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:01, memory = 937.13 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 937.13 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:01, memory = 937.13 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:01, memory = 937.13 (MB).
    Completing 100% with 26 violations.
    elapsed time = 00:00:02, memory = 937.13 (MB).
[INFO DRT-0199]   Number of violations = 32.
Viol/Layer          M2     V2
CutSpcTbl            0     20
Recheck              6      0
eolKeepOut           6      0
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 852.13 (MB), peak = 963.41 (MB)
Total wire length = 305 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 125 um.
Total wire length on LAYER M3 = 148 um.
Total wire length on LAYER M4 = 28 um.
Total wire length on LAYER M5 = 2 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1192.
Up-via summary (total 1192):.

---------------
 Active       0
     M1     511
     M2     633
     M3      46
     M4       2
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           1192


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:00, memory = 852.13 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:00, memory = 852.13 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:00, memory = 852.13 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:00, memory = 852.13 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:00, memory = 852.13 (MB).
    Completing 60% with 29 violations.
    elapsed time = 00:00:00, memory = 852.13 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 871.38 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 871.38 (MB).
    Completing 90% with 22 violations.
    elapsed time = 00:00:01, memory = 871.38 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 871.38 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 960.38 (MB), peak = 963.41 (MB)
Total wire length = 305 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 118 um.
Total wire length on LAYER M3 = 148 um.
Total wire length on LAYER M4 = 36 um.
Total wire length on LAYER M5 = 3 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1209.
Up-via summary (total 1209):.

---------------
 Active       0
     M1     511
     M2     617
     M3      77
     M4       4
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           1209


[INFO DRT-0198] Complete detail routing.
Total wire length = 305 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 118 um.
Total wire length on LAYER M3 = 148 um.
Total wire length on LAYER M4 = 36 um.
Total wire length on LAYER M5 = 3 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 1209.
Up-via summary (total 1209):.

---------------
 Active       0
     M1     511
     M2     617
     M3      77
     M4       4
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           1209


[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:10, memory = 960.38 (MB), peak = 963.41 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 0:13.07[h:]min:sec. CPU time: user 21.38 sys 0.80 (169%). Peak memory: 986528KB.
