part=xa7a100tcsg324-1I

[hls]
flow_target=vivado
package.output.format=rtl
package.output.syn=false
syn.top=test
syn.file=/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/test.cpp
syn.file=/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/test.h
clock=100Mhz
clock_uncertainty=2ns