
#####  START OF RAM REPORT FOR COMPILE POINT: poly_mul  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                       PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.tf1_ROM_0.Q_2[45:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                             
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.tf2_ROM_0.Q_2[91:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
=============================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: poly_mul  #####


#####  START OF RAM REPORT FOR COMPILE POINT: caxi4interconnect_SlaveConvertor_Z13  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                                     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                                     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.writeWidthConv.wrCmdFifo.genblk1\[0\]\.ram.mem[45:0]                RAM                DEFAULT            FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.writeWidthConv.wrCmdFifo.genblk1\[0\]\.ram.mem_mem_0_0                 64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                        FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.writeWidthConv.wrCmdFifo.genblk1\[0\]\.ram.mem_mem_0_1                 64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                        FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.writeWidthConv.wrCmdFifo.genblk1\[0\]\.ram.mem_mem_0_2                 64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.readWidthConv.genblk1\.rdCmdFifo.genblk1\[0\]\.ram.mem[45:0]        RAM                DEFAULT            FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.readWidthConv.genblk1\.rdCmdFifo.genblk1\[0\]\.ram.mem_mem_0_0         64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                        FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.readWidthConv.genblk1\.rdCmdFifo.genblk1\[0\]\.ram.mem_mem_0_1         64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                        FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.readWidthConv.genblk1\.rdCmdFifo.genblk1\[0\]\.ram.mem_mem_0_2         64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.writeWidthConv.genblk1\.BrespCmdFifo.genblk1\[0\]\.ram.mem[9:0]     RAM                DEFAULT            FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.writeWidthConv.genblk1\.BrespCmdFifo.genblk1\[0\]\.ram.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
=========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: caxi4interconnect_SlaveConvertor_Z13  #####


#####  START OF RAM REPORT FOR COMPILE POINT: COREAXI4INTERCONNECT_Z15  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                               PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                               DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[8:0]      RAM                DEFAULT            FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                                                                                                                                                  FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_1_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                                                                                                                                                  FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_2_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                  FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_3_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
NO               FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[8:0]     RAM                DEFAULT            FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                                                                                                                                                  FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_1_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                                                                                                                                                  FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_2_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                  FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_3_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: COREAXI4INTERCONNECT_Z15  #####


#####  START OF RAM REPORT FOR COMPILE POINT: COREAXI4INTERCONNECT_Z22  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                                  PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                                  DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[4:0]      RAM                DEFAULT            FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                                                                                                                                                     FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_1_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                                                                                                                                                     FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_2_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                     FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_3_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[4:0]     RAM                DEFAULT            FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                                                                                                                                                     FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_1_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                                                                                                                                                     FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_2_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                     FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_3_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: COREAXI4INTERCONNECT_Z22  #####


#####  START OF RAM REPORT FOR COMPILE POINT: IHC_SUBSYSTEM  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                    PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.IHC_APB_0.IHC_APB_0.iPSELS_raw_11[15:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                          
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.IHC_APB_1.IHC_APB_0.iPSELS_raw_11[15:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
==========================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: IHC_SUBSYSTEM  #####


#####  START OF RAM REPORT FOR COMPILE POINT: MPFS_ICICLE_KIT_BASE_DESIGN  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: MPFS_ICICLE_KIT_BASE_DESIGN  #####


#####  START OF RAM REPORT FOR COMPILE POINT: Core_Poly_Z3  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                           PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                  DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank0[22:0]                              RAM                DEFAULT            FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank0_bank0_0_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank0_bank0_0_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank0_bank0_1_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank0_bank0_1_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank0_bank0_2_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank0_bank0_2_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank0_bank0_3_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank0_bank0_3_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank0_bank0_4_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank0_bank0_4_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank0_bank0_5_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank0_bank0_5_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank0_bank0_6_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank0_bank0_6_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank0_bank0_7_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank0_bank0_7_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
NO               FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank1[22:0]                              RAM                DEFAULT            FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank1_bank1_0_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank1_bank1_0_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank1_bank1_1_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank1_bank1_1_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank1_bank1_2_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank1_bank1_2_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank1_bank1_3_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank1_bank1_3_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank1_bank1_4_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank1_bank1_4_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank1_bank1_5_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank1_bank1_5_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank1_bank1_6_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank1_bank1_6_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank1_bank1_7_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank1_bank1_7_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
NO               FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank2[22:0]                              RAM                DEFAULT            FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank2_bank2_0_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank2_bank2_0_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank2_bank2_1_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank2_bank2_1_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank2_bank2_2_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank2_bank2_2_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank2_bank2_3_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank2_bank2_3_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank2_bank2_4_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank2_bank2_4_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank2_bank2_5_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank2_bank2_5_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank2_bank2_6_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank2_bank2_6_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank2_bank2_7_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank2_bank2_7_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
NO               FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank3[22:0]                              RAM                DEFAULT            FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank3_bank3_0_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank3_bank3_0_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank3_bank3_1_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank3_bank3_1_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank3_bank3_2_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank3_bank3_2_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank3_bank3_3_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank3_bank3_3_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank3_bank3_4_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank3_bank3_4_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank3_bank3_5_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank3_bank3_5_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank3_bank3_6_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank3_bank3_6_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank3_bank3_7_0                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.polyvec_ram_0.bank3_bank3_7_1                                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
NO               FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_0.bank[45:0]                      RAM                DEFAULT            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_0.bank_bank_0_0                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.                   
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_0.bank_bank_0_1                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_0.bank_bank_0_2                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_0.bank_bank_0_3                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
NO               FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_1.bank[45:0]                      RAM                DEFAULT            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_1.bank_bank_0_0                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.                   
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_1.bank_bank_0_1                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_1.bank_bank_0_2                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_1.bank_bank_0_3                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
NO               FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_2.bank[45:0]                      RAM                DEFAULT            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_2.bank_bank_0_0                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.                   
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_2.bank_bank_0_1                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_2.bank_bank_0_2                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_2.bank_bank_0_3                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
NO               FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_3.bank[45:0]                      RAM                DEFAULT            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_3.bank_bank_0_0                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.                   
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_3.bank_bank_0_1                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_3.bank_bank_0_2                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.poly_bank_3.bank_bank_0_3                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
NO               FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_0.bank[45:0]                      RAM                DEFAULT            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_0.bank_bank_0_0                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.                   
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_0.bank_bank_0_1                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_0.bank_bank_0_2                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_0.bank_bank_0_3                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
NO               FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_1.bank[45:0]                      RAM                DEFAULT            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_1.bank_bank_0_0                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.                   
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_1.bank_bank_0_1                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_1.bank_bank_0_2                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_1.bank_bank_0_3                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
NO               FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_2.bank[45:0]                      RAM                DEFAULT            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_2.bank_bank_0_0                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.                   
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_2.bank_bank_0_1                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_2.bank_bank_0_2                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_2.bank_bank_0_3                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
NO               FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_3.bank[45:0]                      RAM                DEFAULT            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_3.bank_bank_0_0                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.                   
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_3.bank_bank_0_1                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_3.bank_bank_0_2                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.poly_bank_3.bank_bank_0_3                                                             64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
NO               FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.delay_0.gen_delay\[3\]\.level_buf[19:0]     SEQSHIFT           DEFAULT            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.delay_0.gen_delay\[3\]\.level_buf_seqshift_gen_delay\[3\]\.level_buf_seqshift_0_0     64X12             0                  0       0(0/0/0)                     1(0/0/0)                          Instance meets the required threshold for mapping using URAM.                       
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_0.delay_0.gen_delay\[3\]\.level_buf_seqshift_gen_delay\[3\]\.level_buf_seqshift_0_1     64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
NO               FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.delay_0.gen_delay\[3\]\.level_buf[19:0]     SEQSHIFT           DEFAULT            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.delay_0.gen_delay\[3\]\.level_buf_seqshift_gen_delay\[3\]\.level_buf_seqshift_0_0     64X12             0                  0       0(0/0/0)                     1(0/0/0)                          Instance meets the required threshold for mapping using URAM.                       
                                                                                                                                              FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.delay_0.gen_delay\[3\]\.level_buf_seqshift_gen_delay\[3\]\.level_buf_seqshift_0_1     64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                                              
===============================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: Core_Poly_Z3  #####

