irun(64): 15.20-s016: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s016: Started on Nov 17, 2020 at 22:54:41 EST
irun
	+nc64bit
	+incdir+/opt/cadence/STRATUS172/tools.lnx86/stratus/lib
	+incdir+bdw_work/wrappers
	+access+rw
	+loadpli1=/opt/cadence/STRATUS172/tools.lnx86/stratus/lib/64bit/ncvlog_ssl:ssl_bootstrap
	-f bdw_work/sims/FLAT_UNROLL_ALL_V/siminfo
		bdw_work/sims/top_FLAT_UNROLL_ALL_V.v
		bdw_work/wrappers/dut_cosim.v
		bdw_work/modules/dut/FLAT_UNROLL_ALL/dut_rtl.v
	+ncinput+bdw_work/sims/FLAT_UNROLL_ALL_V/ncverilog.do
	+nclibdirname+bdw_work/sims/FLAT_UNROLL_ALL_V
	+libext+.v
	+define+ioConfig
	+define+BDW_RTL_dut_FLAT_UNROLL_ALL
	+nowarn+LIBNOU
	+hubSetOption+libdef=bdw_work/sims/FLAT_UNROLL_ALL_V/sim_FLAT_UNROLL_ALL_V.so
	+hubSetOption+bdr=bdw_work/sims/FLAT_UNROLL_ALL_V/sim.bdr
	-l bdw_work/sims/FLAT_UNROLL_ALL_V/bdw_sim_verilog.log

   User defined plus("+") options:
	+hubSetOption+libdef=bdw_work/sims/FLAT_UNROLL_ALL_V/sim_FLAT_UNROLL_ALL_V.so
	+hubSetOption+bdr=bdw_work/sims/FLAT_UNROLL_ALL_V/sim.bdr

file: bdw_work/sims/top_FLAT_UNROLL_ALL_V.v
	module worklib.top:v
		errors: 0, warnings: 0
file: bdw_work/wrappers/dut_cosim.v
	module worklib.dut_cosim:v
		errors: 0, warnings: 0
file: bdw_work/modules/dut/FLAT_UNROLL_ALL/dut_rtl.v
	module worklib.dut:v
		errors: 0, warnings: 0
ncvlog: *W,SPDUSD: Include directory bdw_work/wrappers given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
*** Registering Hub PLI1.0 Interface***
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.dut:v <0x1f5a4944>
			streams:  35, words: 13414
		worklib.top:v <0x79611a79>
			streams: 114, words: 98503
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 3       3
		Registers:             144     144
		Scalar wires:           15       -
		Vectored wires:          5       -
		Always blocks:          29      29
		Initial blocks:          7       7
		Cont. assignments:       8      14
		Pseudo assignments:      5       5
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top:v
Loading snapshot worklib.top:v .................... Done
*** Registering Hub PLI1.0 Interface***
ncsim> source /opt/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> 
ncsim> run
NOTE: Cadence Design Systems Hub Simulation Platform : version 17.20-p100
Simulation stopped via $stop(1) at time 1635100 PS + 0
./bdw_work/sims/top_FLAT_UNROLL_ALL_V.v:63 		#100 $stop;
ncsim> quit
TOOL:	irun(64)	15.20-s016: Exiting on Nov 17, 2020 at 22:54:42 EST  (total: 00:00:01)
