INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ray Valenzuela/Downloads/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ray Valenzuela/Downloads/BranchAddressGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Address_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ray Valenzuela/CPE233/Experiments/Vivado/Experiment 6/Experiment 6.srcs/sources_1/new/Exp6TLD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpSixTLD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ray Valenzuela/Downloads/ImmediateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immed_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ray Valenzuela/Downloads/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb_sclr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ray Valenzuela/Downloads/clk_2n_div_test_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_2n_div_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ray Valenzuela/CPE233/Modules/mux_2t1_nb_v1_04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ray Valenzuela/CPE233/Modules/mux_4t1_nb_v1_06.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ray Valenzuela/CPE233/Modules/univ_sseg_v1_05.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univ_sseg
INFO: [VRFC 10-311] analyzing module clk_divder
INFO: [VRFC 10-311] analyzing module cnt_convert_14b
INFO: [VRFC 10-311] analyzing module cnt_convert_7b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/CPE233/Modules/Exp6_OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Downloads/control_unit_dcdr_v_1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/Downloads/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/CPE233/Modules/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ray Valenzuela/CPE233/Modules/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ray Valenzuela/CPE233/Modules/Exp6_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ray Valenzuela/CPE233/Experiments/Vivado/Experiment 6/Experiment 6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
