Model {
  Name			  "counter_test_8_ip"
  Version		  6.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.13"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Mon Oct 13 13:07:36 2008"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "tfiliba"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Sun Oct 26 16:38:44 2008"
  ModelVersionFormat	  "1.%<AutoIncrement:13>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.1.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.1.0"
	  StartTime		  "0.0"
	  StopTime		  "6000"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.1.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.1.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.1.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.1.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      Step
      Time		      "1"
      Before		      "0"
      After		      "1"
      SampleTime	      "-1"
      VectorParams1D	      on
      ZeroCross		      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "counter_test_8_ip"
    Location		    [2, 74, 1414, 838]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [1292, 1268, 1343, 1318]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r3/ System Generator"
      SourceType	      "Xilinx System Generator"
      ShowPortLabels	      on
      xilinxfamily	      "Virtex2P"
      part		      "xc2vp50"
      speed		      "-7"
      package		      "ff1152"
      synthesis_tool	      "XST"
      directory		      "./counter_test/sysgen"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "5"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      Position		      [2590, 1015, 2620, 1045]
      ShowName		      off
      Value		      "4000"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      Position		      [2590, 820, 2620, 850]
      ShowName		      off
      Value		      "4000"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant2"
      Position		      [2590, 865, 2620, 895]
      ShowName		      off
      Value		      "4000"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant3"
      Position		      [2590, 910, 2620, 940]
      ShowName		      off
      Value		      "4000"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant4"
      Position		      [2590, 955, 2620, 985]
      ShowName		      off
      Value		      "4000"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant5"
      Position		      [2595, 1450, 2625, 1480]
      ShowName		      off
      Value		      "4000"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant6"
      Position		      [2595, 1495, 2625, 1525]
      ShowName		      off
      Value		      "4000"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant7"
      Position		      [2590, 1705, 2620, 1735]
      ShowName		      off
      Value		      "4000"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant8"
      Position		      [2595, 1540, 2625, 1570]
      ShowName		      off
      Value		      "4000"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant9"
      Position		      [2595, 1585, 2625, 1615]
      ShowName		      off
      Value		      "4000"
    }
    Block {
      BlockType		      Reference
      Name		      "Counter"
      Ports		      [1, 1]
      Position		      [1285, 995, 1335, 1045]
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Count Limited"
      n_bits		      "64"
      bin_pt		      "0"
      arith_type	      "Unsigned"
      start_count	      "0"
      cnt_to		      "127"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      on
      period		      "1"
      load_pin		      off
      rst		      on
      en		      off
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Counter1"
      Ports		      [1, 1]
      Position		      [2690, 777, 2735, 803]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Free Running"
      n_bits		      "2"
      bin_pt		      "0"
      arith_type	      "Unsigned"
      start_count	      "0"
      cnt_to		      "Inf"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      off
      period		      "1"
      load_pin		      off
      rst		      off
      en		      on
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Counter2"
      Ports		      [1, 1]
      Position		      [2695, 1407, 2740, 1433]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Free Running"
      n_bits		      "2"
      bin_pt		      "0"
      arith_type	      "Unsigned"
      start_count	      "0"
      cnt_to		      "Inf"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      off
      period		      "1"
      load_pin		      off
      rst		      off
      en		      on
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      From
      Name		      "FromPPS"
      Position		      [145, 2042, 185, 2058]
      CloseFcn		      "tagdialog Close"
      GotoTag		      "PPS"
    }
    Block {
      BlockType		      From
      Name		      "FromPPSARMReset"
      Position		      [830, 191, 935, 209]
      CloseFcn		      "tagdialog Close"
      GotoTag		      "PPSARMReset"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out"
      Ports		      [1, 1]
      Position		      [3255, 104, 3310, 126]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out1"
      Ports		      [1, 1]
      Position		      [1585, 1169, 1640, 1191]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out2"
      Ports		      [1, 1]
      Position		      [1585, 1089, 1640, 1111]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out3"
      Ports		      [1, 1]
      Position		      [1585, 1129, 1640, 1151]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out31"
      Ports		      [1, 1]
      Position		      [2100, 179, 2155, 201]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out35"
      Ports		      [1, 1]
      Position		      [2100, 219, 2155, 241]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out36"
      Ports		      [1, 1]
      Position		      [3255, 24, 3310, 46]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out37"
      Ports		      [1, 1]
      Position		      [3255, 64, 3310, 86]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out4"
      Ports		      [1, 1]
      Position		      [2100, 139, 2155, 161]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out5"
      Ports		      [1, 1]
      Position		      [3245, 934, 3300, 956]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out6"
      Ports		      [1, 1]
      Position		      [1585, 1209, 1640, 1231]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out7"
      Ports		      [1, 1]
      Position		      [3245, 854, 3300, 876]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out8"
      Ports		      [1, 1]
      Position		      [1190, 179, 1245, 201]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out9"
      Ports		      [1, 1]
      Position		      [3245, 894, 3300, 916]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Goto
      Name		      "GotoPPS"
      Position		      [570, 1831, 610, 1849]
      GotoTag		      "PPS"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "GotoPPSARMReset"
      Position		      [695, 2030, 805, 2050]
      GotoTag		      "PPSARMReset"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Reference
      Name		      "Mux"
      Ports		      [5, 1]
      Position		      [2825, 770, 2850, 990]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Mux"
      SourceType	      "Xilinx Multiplexer Block"
      inputs		      "4"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      mux_type		      off
      use_rpm		      off
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Mux1"
      Ports		      [5, 1]
      Position		      [2830, 1400, 2855, 1620]
      FontSize		      10
      SourceBlock	      "xbsIndex_r3/Mux"
      SourceType	      "Xilinx Multiplexer Block"
      inputs		      "4"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      mux_type		      off
      use_rpm		      off
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      Ports		      [3]
      Position		      [3340, 15, 3410, 135]
      Location		      [5, 49, 1437, 865]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "yonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      TimeRange		      "10000"
      YMin		      "0~0~-5"
      YMax		      "1~1~40"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
    }
    Block {
      BlockType		      Scope
      Name		      "Scope2"
      Ports		      [1]
      Position		      [1275, 166, 1320, 214]
      Location		      [6, 49, 1278, 767]
      Open		      off
      NumInputPorts	      "1"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      YMin		      "-1"
      YMax		      "1"
      SaveName		      "ScopeData3"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
    }
    Block {
      BlockType		      Scope
      Name		      "Scope3"
      Ports		      [4]
      Position		      [1680, 1079, 1740, 1241]
      Location		      [5, 49, 1445, 873]
      Open		      off
      NumInputPorts	      "4"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
	axes4			"%<SignalLabel>"
      }
      TimeRange		      "6000"
      YMin		      "0~0~0~-5"
      YMax		      "1~1~4750~5"
      SaveName		      "ScopeData4"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
    }
    Block {
      BlockType		      Scope
      Name		      "Scope7"
      Ports		      [3]
      Position		      [2190, 129, 2240, 251]
      Location		      [-3, 41, 1437, 865]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      YMin		      "0~0~0"
      YMax		      "1~275~1"
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
    }
    Block {
      BlockType		      Scope
      Name		      "Scope8"
      Ports		      [3]
      Position		      [3335, 846, 3400, 964]
      Location		      [5, 49, 1445, 873]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "yonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      TimeRange		      "6000            "
      YMin		      "0~0~0"
      YMax		      "1~1~5250"
      SaveName		      "ScopeData2"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice1"
      Ports		      [1, 1]
      Position		      [2790, 1016, 2835, 1044]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "16"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice6"
      Ports		      [1, 1]
      Position		      [2790, 1706, 2835, 1734]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "16"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [595, 754, 641, 797]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      ShowPortLabels	      on
      hw_sys		      "iBOB"
      ibob_linux	      off
      clk_src		      "adc0_clk"
      gpio_clk_io_group	      "iBOB:sma"
      gpio_clk_bit_index      "0"
      clk_rate		      "200"
      sample_period	      "1"
      synthesis_tool	      "XST"
      mpc_type		      "powerpc405"
    }
    Block {
      BlockType		      Reference
      Name		      "adc"
      Tag		      "xps:adc"
      Ports		      [4, 17]
      Position		      [270, 1624, 415, 1886]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/adc"
      SourceType	      "adc"
      ShowPortLabels	      on
      adc_brd		      "iBOB:adc0"
      adc_clk_rate	      "800"
      adc_interleave	      off
      sample_period	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "bs_delay1"
      Ports		      [1, 1]
      Position		      [2630, 704, 2655, 726]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      on
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "bs_delay2"
      Ports		      [1, 1]
      Position		      [2370, 609, 2395, 631]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      on
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "bs_delay3"
      Ports		      [1, 1]
      Position		      [2630, 609, 2655, 631]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      on
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "bs_delay4"
      Ports		      [1, 1]
      Position		      [2630, 1334, 2655, 1356]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      on
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "bs_delay5"
      Ports		      [1, 1]
      Position		      [2370, 1239, 2395, 1261]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      on
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "bs_delay6"
      Ports		      [1, 1]
      Position		      [2630, 1239, 2655, 1261]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      on
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "bs_delay7"
      Ports		      [1, 1]
      Position		      [2294, 1005, 2316, 1030]
      Orientation	      "down"
      NamePlacement	      "alternate"
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "64"
      reg_retiming	      off
      explicit_period	      on
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "cns_mux_en0"
      Ports		      [0, 1]
      Position		      [1645, 322, 1690, 338]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "1"
      equ		      "P=C"
      arith_type	      "Boolean"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cns_mux_en1"
      Ports		      [0, 1]
      Position		      [1365, 897, 1410, 913]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "1"
      equ		      "P=C"
      arith_type	      "Boolean"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cns_mux_rel0"
      Ports		      [0, 1]
      Position		      [1810, 332, 1855, 348]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "127"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "7"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cns_reset"
      Ports		      [0, 1]
      Position		      [310, 2085, 355, 2115]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "1"
      equ		      "P=C"
      arith_type	      "Boolean"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Constant
      Name		      "cns_sync_period"
      Position		      [525, 165, 555, 195]
      Value		      "2560"
    }
    Block {
      BlockType		      Reference
      Name		      "cns_zero_10GbE0"
      Ports		      [0, 1]
      Position		      [2895, 578, 2955, 602]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Boolean"
      n_bits		      "32"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cns_zero_10GbE1"
      Ports		      [0, 1]
      Position		      [2895, 1208, 2955, 1232]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Boolean"
      n_bits		      "32"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cnt_mux0"
      Ports		      [2, 1]
      Position		      [1725, 292, 1775, 343]
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Free Running"
      n_bits		      "7"
      bin_pt		      "0"
      arith_type	      "Unsigned"
      start_count	      "0"
      cnt_to		      "Inf"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      off
      period		      "1"
      load_pin		      off
      rst		      on
      en		      on
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "ibob_lwip"
      Ports		      []
      Position		      [594, 829, 641, 872]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/ibob_lwip"
      SourceType	      "ibobethlite"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      Reference
      Name		      "led0_10gbe_up0"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [3300, 565, 3400, 595]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:led"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "1"
      sample_period	      "1"
      use_single_ended	      off
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "led0_10gbe_up1"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [3300, 1195, 3400, 1225]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:led"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "2"
      sample_period	      "1"
      use_single_ended	      off
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "led2_pps"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [620, 1765, 720, 1795]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:led"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "3"
      sample_period	      "1"
      use_single_ended	      off
      use_ddr		      off
      reg_iob		      on
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "log_arm_pps"
      Ports		      [2, 1]
      Position		      [570, 2088, 615, 2132]
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "AND"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "mux_counter_data0"
      Ports		      [3, 1]
      Position		      [2430, 556, 2480, 684]
      SourceBlock	      "xbsIndex_r3/Mux"
      SourceType	      "Xilinx Multiplexer Block"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "1"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      mux_type		      off
      use_rpm		      off
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "mux_counter_data1"
      Ports		      [3, 1]
      Position		      [2430, 1186, 2480, 1314]
      SourceBlock	      "xbsIndex_r3/Mux"
      SourceType	      "Xilinx Multiplexer Block"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "1"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      mux_type		      off
      use_rpm		      off
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "negedge_10GbE0"
      Tag		      "Rising Edge Detector"
      Ports		      [1, 1]
      Position		      [2625, 731, 2660, 749]
      SourceBlock	      "casper_library/Misc/negedge"
      SourceType	      "negedge"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      Reference
      Name		      "negedge_10GbE1"
      Tag		      "Rising Edge Detector"
      Ports		      [1, 1]
      Position		      [2625, 1361, 2660, 1379]
      SourceBlock	      "casper_library/Misc/negedge"
      SourceType	      "negedge"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      Reference
      Name		      "posedge_10GbE0"
      Tag		      "Rising Edge Detector"
      Ports		      [1, 1]
      Position		      [2415, 706, 2450, 724]
      SourceBlock	      "casper_library/Misc/posedge"
      SourceType	      "posedge"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      Reference
      Name		      "posedge_10GbE1"
      Tag		      "Rising Edge Detector"
      Ports		      [1, 1]
      Position		      [2420, 1336, 2455, 1354]
      SourceBlock	      "casper_library/Misc/posedge"
      SourceType	      "posedge"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      Reference
      Name		      "posedge_arm"
      Tag		      "Rising Edge Detector"
      Ports		      [1, 1]
      Position		      [320, 2151, 355, 2169]
      SourceBlock	      "casper_library/Misc/posedge"
      SourceType	      "posedge"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      Reference
      Name		      "posedge_pps"
      Tag		      "Rising Edge Detector"
      Ports		      [1, 1]
      Position		      [500, 1831, 535, 1849]
      SourceBlock	      "casper_library/Misc/posedge"
      SourceType	      "posedge"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      Reference
      Name		      "pulse_ext"
      Ports		      [1, 1]
      Position		      [560, 1771, 595, 1789]
      SourceBlock	      "casper_library/Misc/pulse_ext"
      SourceType	      "pulse_ext"
      ShowPortLabels	      on
      pulse_len		      "10000000"
    }
    Block {
      BlockType		      Reference
      Name		      "pulse_ext_10GbE0"
      Ports		      [1, 1]
      Position		      [2520, 706, 2555, 724]
      SourceBlock	      "casper_library/Misc/pulse_ext"
      SourceType	      "pulse_ext"
      ShowPortLabels	      on
      pulse_len		      "65"
    }
    Block {
      BlockType		      Reference
      Name		      "pulse_ext_10GbE1"
      Ports		      [1, 1]
      Position		      [2520, 1336, 2555, 1354]
      SourceBlock	      "casper_library/Misc/pulse_ext"
      SourceType	      "pulse_ext"
      ShowPortLabels	      on
      pulse_len		      "65"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_arm"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [90, 2145, 190, 2175]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "counter_test_8_ip_reg_arm_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_ip00"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2650, 820, 2750, 850]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "counter_test_8_ip_reg_ip0_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_ip01"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2650, 865, 2750, 895]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "counter_test_8_ip_reg_ip0_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_ip02"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2650, 910, 2750, 940]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "counter_test_8_ip_reg_ip0_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_ip03"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2650, 955, 2750, 985]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "counter_test_8_ip_reg_ip0_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_ip10"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2655, 1450, 2755, 1480]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "counter_test_8_ip_reg_ip0_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_ip11"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2655, 1495, 2755, 1525]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "counter_test_8_ip_reg_ip0_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_ip12"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2655, 1540, 2755, 1570]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "counter_test_8_ip_reg_ip0_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_ip13"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2655, 1585, 2755, 1615]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "counter_test_8_ip_reg_ip0_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_port0"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2650, 1015, 2750, 1045]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "counter_test_8_ip_reg_port0_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_port1"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2650, 1705, 2750, 1735]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "counter_test_8_ip_reg_port1_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "reg_reset_arm"
      Ports		      [3, 1]
      Position		      [425, 2121, 470, 2169]
      SourceBlock	      "xbsIndex_r3/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      reg_only_valid	      off
      explicit_period	      on
      period		      "1"
      rst		      on
      en		      on
      out_en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "reg_sync_period"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [635, 165, 735, 195]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "counter_test_8_ip_reg_sync_period_user_data_out"
    }
    Block {
      BlockType		      Reference
      Name		      "rel0"
      Ports		      [2, 1]
      Position		      [1900, 308, 1945, 352]
      SourceBlock	      "xbsIndex_r3/Relational"
      SourceType	      "Xilinx Relational Block"
      mode		      "a=b"
      latency		      "1"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "reorder"
      Ports		      [3, 3]
      Position		      [1450, 959, 1545, 1031]
      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
      AttributesFormatString  "order=5"
      AncestorBlock	      "casper_library/Reorder/reorder"
      UserDataPersistent      on
      UserData		      "DataTag1"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "reorder"
      MaskPromptString	      "Output Order:|Number of inputs|BRAM Latency|Map"
" Latency|Double Buffer"
      MaskStyleString	      "edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on"
      MaskCallbackString      "||||"
      MaskEnableString	      "on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on"
      MaskVarAliasString      ",,,,"
      MaskVariables	      "map=@1;n_inputs=@2;bram_latency=@3;map_latency="
"@4;double_buffer=@5;"
      MaskInitialization      "reorder_init(gcb, ...\n    'map', map, ...\n   "
" 'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ...\n    'map_l"
"atency', map_latency, ...\n    'double_buffer', double_buffer);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "[0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 128 129 "
"130 131 132 133 134 135 136 137 138 139 140 141 142 143 256 257 258 259 260 2"
"61 262 263 264 265 266 267 268 269 270 271 384 385 386 387 388 389 390 391 39"
"2 393 394 395 396 397 398 399 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
" 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 272 273 274 "
"275 276 277 278 279 280 281 282 283 284 285 286 287 400 401 402 403 404 405 4"
"06 407 408 409 410 411 412 413 414 415 32 33 34 35 36 37 38 39 40 41 42 43 44"
" 45 46 47 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 288"
" 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 416 417 418 419 "
"420 421 422 423 424 425 426 427 428 429 430 431 48 49 50 51 52 53 54 55 56 57"
" 58 59 60 61 62 63 176 177 178 179 180 181 182 183 184 185 186 187 188 189 19"
"0 191 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 432 433"
" 434 435 436 437 438 439 440 441 442 443 444 445 446 447 64 65 66 67 68 69 70"
" 71 72 73 74 75 76 77 78 79 192 193 194 195 196 197 198 199 200 201 202 203 2"
"04 205 206 207 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 33"
"5 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 80 81 82 83"
" 84 85 86 87 88 89 90 91 92 93 94 95 208 209 210 211 212 213 214 215 216 217 "
"218 219 220 221 222 223 336 337 338 339 340 341 342 343 344 345 346 347 348 3"
"49 350 351 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 96"
" 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 224 225 226 227 228"
" 229 230 231 232 233 234 235 236 237 238 239 352 353 354 355 356 357 358 359 "
"360 361 362 363 364 365 366 367 480 481 482 483 484 485 486 487 488 489 490 4"
"91 492 493 494 495 112 113 114 115 116 117 118 119 120 121 122 123 124 125 12"
"6 127 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 368 369"
" 370 371 372 373 374 375 376 377 378 379 380 381 382 383 496 497 498 499 500 "
"501 502 503 504 505 506 507 508 509 510 511]|1|2|1|0"
      MaskTabNameString	      ",,,,"
      System {
	Name			"reorder"
	Location		[142, 158, 899, 463]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [40, 63, 70, 77]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "en"
	  Position		  [25, 118, 55, 132]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  Position		  [495, 83, 525, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [2, 1]
	  Position		  [95, 56, 145, 109]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Count Limited"
	  n_bits		  "12"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "2559"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [6, 1]
	  Position		  [415, 36, 440, 164]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "5"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [170, 37, 200, 53]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "3"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [170, 77, 200, 93]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "9"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0"
	  Ports			  [3, 1]
	  Position		  [615, 63, 680, 117]
	  SourceBlock		  "xbsIndex_r3/Single Port RAM"
	  SourceType		  "Xilinx Single Port Random Access Memory"
	  depth			  "512"
	  initVector		  "sin(pi*(0:15)/16)"
	  write_mode		  "Read Before Write"
	  latency		  "2"
	  init_zero		  on
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  init_reg		  "0"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  distributed_mem	  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_d0"
	  Ports			  [1, 1]
	  Position		  [305, 77, 345, 93]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_din0"
	  Ports			  [1, 1]
	  Position		  [550, 80, 590, 100]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "5"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_map1"
	  Ports			  [1, 1]
	  Position		  [305, 175, 345, 195]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3*map_latency"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_map2"
	  Ports			  [1, 1]
	  Position		  [305, 225, 345, 245]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "2*map_latency"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_map3"
	  Ports			  [1, 1]
	  Position		  [305, 275, 345, 295]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1*map_latency"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_map4"
	  Ports			  [1, 1]
	  Position		  [305, 325, 345, 345]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "0*map_latency"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_sel"
	  Ports			  [1, 1]
	  Position		  [305, 37, 345, 53]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_valid"
	  Ports			  [1, 1]
	  Position		  [495, 13, 525, 27]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_we"
	  Ports			  [1, 1]
	  Position		  [305, 115, 345, 135]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "map1"
	  Ports			  [1, 1]
	  Position		  [230, 175, 270, 195]
	  SourceBlock		  "xbsIndex_r3/ROM"
	  SourceType		  "Xilinx Single Port Read-Only Memory"
	  depth			  "512"
	  initVector		  "[0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 128 "
"129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 256 257 258 259 2"
"60 261 262 263 264 265 266 267 268 269 270 271 384 385 386 387 388 389 390 39"
"1 392 393 394 395 396 397 398 399 16 17 18 19 20 21 22 23 24 25 26 27 28 29 3"
"0 31 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 272 273 "
"274 275 276 277 278 279 280 281 282 283 284 285 286 287 400 401 402 403 404 4"
"05 406 407 408 409 410 411 412 413 414 415 32 33 34 35 36 37 38 39 40 41 42 4"
"3 44 45 46 47 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175"
" 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 416 417 418 "
"419 420 421 422 423 424 425 426 427 428 429 430 431 48 49 50 51 52 53 54 55 5"
"6 57 58 59 60 61 62 63 176 177 178 179 180 181 182 183 184 185 186 187 188 18"
"9 190 191 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 432"
" 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 64 65 66 67 68 6"
"9 70 71 72 73 74 75 76 77 78 79 192 193 194 195 196 197 198 199 200 201 202 2"
"03 204 205 206 207 320 321 322 323 324 325 326 327 328 329 330 331 332 333 33"
"4 335 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 80 81 8"
"2 83 84 85 86 87 88 89 90 91 92 93 94 95 208 209 210 211 212 213 214 215 216 "
"217 218 219 220 221 222 223 336 337 338 339 340 341 342 343 344 345 346 347 3"
"48 349 350 351 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 47"
"9 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 224 225 226 227"
" 228 229 230 231 232 233 234 235 236 237 238 239 352 353 354 355 356 357 358 "
"359 360 361 362 363 364 365 366 367 480 481 482 483 484 485 486 487 488 489 4"
"90 491 492 493 494 495 112 113 114 115 116 117 118 119 120 121 122 123 124 12"
"5 126 127 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 368"
" 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 496 497 498 499 "
"500 501 502 503 504 505 506 507 508 509 510 511]"
	  arith_type		  "Unsigned"
	  n_bits		  "9"
	  bin_pt		  "0"
	  latency		  "1"
	  init_zero		  on
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  init_reg		  "0"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  distributed_mem	  on
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "map2"
	  Ports			  [1, 1]
	  Position		  [230, 225, 270, 245]
	  SourceBlock		  "xbsIndex_r3/ROM"
	  SourceType		  "Xilinx Single Port Read-Only Memory"
	  depth			  "512"
	  initVector		  "[0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 128 "
"129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 256 257 258 259 2"
"60 261 262 263 264 265 266 267 268 269 270 271 384 385 386 387 388 389 390 39"
"1 392 393 394 395 396 397 398 399 16 17 18 19 20 21 22 23 24 25 26 27 28 29 3"
"0 31 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 272 273 "
"274 275 276 277 278 279 280 281 282 283 284 285 286 287 400 401 402 403 404 4"
"05 406 407 408 409 410 411 412 413 414 415 32 33 34 35 36 37 38 39 40 41 42 4"
"3 44 45 46 47 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175"
" 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 416 417 418 "
"419 420 421 422 423 424 425 426 427 428 429 430 431 48 49 50 51 52 53 54 55 5"
"6 57 58 59 60 61 62 63 176 177 178 179 180 181 182 183 184 185 186 187 188 18"
"9 190 191 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 432"
" 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 64 65 66 67 68 6"
"9 70 71 72 73 74 75 76 77 78 79 192 193 194 195 196 197 198 199 200 201 202 2"
"03 204 205 206 207 320 321 322 323 324 325 326 327 328 329 330 331 332 333 33"
"4 335 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 80 81 8"
"2 83 84 85 86 87 88 89 90 91 92 93 94 95 208 209 210 211 212 213 214 215 216 "
"217 218 219 220 221 222 223 336 337 338 339 340 341 342 343 344 345 346 347 3"
"48 349 350 351 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 47"
"9 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 224 225 226 227"
" 228 229 230 231 232 233 234 235 236 237 238 239 352 353 354 355 356 357 358 "
"359 360 361 362 363 364 365 366 367 480 481 482 483 484 485 486 487 488 489 4"
"90 491 492 493 494 495 112 113 114 115 116 117 118 119 120 121 122 123 124 12"
"5 126 127 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 368"
" 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 496 497 498 499 "
"500 501 502 503 504 505 506 507 508 509 510 511]"
	  arith_type		  "Unsigned"
	  n_bits		  "9"
	  bin_pt		  "0"
	  latency		  "1"
	  init_zero		  on
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  init_reg		  "0"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  distributed_mem	  on
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "map3"
	  Ports			  [1, 1]
	  Position		  [230, 275, 270, 295]
	  SourceBlock		  "xbsIndex_r3/ROM"
	  SourceType		  "Xilinx Single Port Read-Only Memory"
	  depth			  "512"
	  initVector		  "[0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 128 "
"129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 256 257 258 259 2"
"60 261 262 263 264 265 266 267 268 269 270 271 384 385 386 387 388 389 390 39"
"1 392 393 394 395 396 397 398 399 16 17 18 19 20 21 22 23 24 25 26 27 28 29 3"
"0 31 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 272 273 "
"274 275 276 277 278 279 280 281 282 283 284 285 286 287 400 401 402 403 404 4"
"05 406 407 408 409 410 411 412 413 414 415 32 33 34 35 36 37 38 39 40 41 42 4"
"3 44 45 46 47 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175"
" 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 416 417 418 "
"419 420 421 422 423 424 425 426 427 428 429 430 431 48 49 50 51 52 53 54 55 5"
"6 57 58 59 60 61 62 63 176 177 178 179 180 181 182 183 184 185 186 187 188 18"
"9 190 191 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 432"
" 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 64 65 66 67 68 6"
"9 70 71 72 73 74 75 76 77 78 79 192 193 194 195 196 197 198 199 200 201 202 2"
"03 204 205 206 207 320 321 322 323 324 325 326 327 328 329 330 331 332 333 33"
"4 335 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 80 81 8"
"2 83 84 85 86 87 88 89 90 91 92 93 94 95 208 209 210 211 212 213 214 215 216 "
"217 218 219 220 221 222 223 336 337 338 339 340 341 342 343 344 345 346 347 3"
"48 349 350 351 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 47"
"9 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 224 225 226 227"
" 228 229 230 231 232 233 234 235 236 237 238 239 352 353 354 355 356 357 358 "
"359 360 361 362 363 364 365 366 367 480 481 482 483 484 485 486 487 488 489 4"
"90 491 492 493 494 495 112 113 114 115 116 117 118 119 120 121 122 123 124 12"
"5 126 127 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 368"
" 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 496 497 498 499 "
"500 501 502 503 504 505 506 507 508 509 510 511]"
	  arith_type		  "Unsigned"
	  n_bits		  "9"
	  bin_pt		  "0"
	  latency		  "1"
	  init_zero		  on
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  init_reg		  "0"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  distributed_mem	  on
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "map4"
	  Ports			  [1, 1]
	  Position		  [230, 325, 270, 345]
	  SourceBlock		  "xbsIndex_r3/ROM"
	  SourceType		  "Xilinx Single Port Read-Only Memory"
	  depth			  "512"
	  initVector		  "[0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 128 "
"129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 256 257 258 259 2"
"60 261 262 263 264 265 266 267 268 269 270 271 384 385 386 387 388 389 390 39"
"1 392 393 394 395 396 397 398 399 16 17 18 19 20 21 22 23 24 25 26 27 28 29 3"
"0 31 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 272 273 "
"274 275 276 277 278 279 280 281 282 283 284 285 286 287 400 401 402 403 404 4"
"05 406 407 408 409 410 411 412 413 414 415 32 33 34 35 36 37 38 39 40 41 42 4"
"3 44 45 46 47 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175"
" 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 416 417 418 "
"419 420 421 422 423 424 425 426 427 428 429 430 431 48 49 50 51 52 53 54 55 5"
"6 57 58 59 60 61 62 63 176 177 178 179 180 181 182 183 184 185 186 187 188 18"
"9 190 191 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 432"
" 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 64 65 66 67 68 6"
"9 70 71 72 73 74 75 76 77 78 79 192 193 194 195 196 197 198 199 200 201 202 2"
"03 204 205 206 207 320 321 322 323 324 325 326 327 328 329 330 331 332 333 33"
"4 335 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 80 81 8"
"2 83 84 85 86 87 88 89 90 91 92 93 94 95 208 209 210 211 212 213 214 215 216 "
"217 218 219 220 221 222 223 336 337 338 339 340 341 342 343 344 345 346 347 3"
"48 349 350 351 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 47"
"9 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 224 225 226 227"
" 228 229 230 231 232 233 234 235 236 237 238 239 352 353 354 355 356 357 358 "
"359 360 361 362 363 364 365 366 367 480 481 482 483 484 485 486 487 488 489 4"
"90 491 492 493 494 495 112 113 114 115 116 117 118 119 120 121 122 123 124 12"
"5 126 127 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 368"
" 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 496 497 498 499 "
"500 501 502 503 504 505 506 507 508 509 510 511]"
	  arith_type		  "Unsigned"
	  n_bits		  "9"
	  bin_pt		  "0"
	  latency		  "1"
	  init_zero		  on
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  init_reg		  "0"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  distributed_mem	  on
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "post_sync_delay"
	  Ports			  [1, 1]
	  Position		  [135, 159, 155, 201]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "3"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "pre_sync_delay"
	  Ports			  [1, 1]
	  Position		  [55, 159, 75, 201]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay_en"
	  Ports			  [2, 1]
	  Position		  [85, 159, 125, 201]
	  LinkData {
	    BlockName		    "Constant"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "Constant1"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "Constant2"
	    DialogParameters {
	      equ		      "P=C"
	    }
	    BlockName		    "Constant3"
	    DialogParameters {
	      equ		      "P=C"
	    }
	  }
	  SourceBlock		  "casper_library/Delays/sync_delay_en"
	  SourceType		  "sync_delay_en"
	  ShowPortLabels	  on
	  DelayLen		  "512"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [165, 173, 195, 187]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [705, 13, 735, 27]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout0"
	  Position		  [705, 83, 735, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "pre_sync_delay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "en"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "sync_delay_en"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "delay_we"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "delay_sel"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_sel"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "delay_d0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "map1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "delay_d0"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pre_sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_delay_en"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay_en"
	  SrcPort		  1
	  DstBlock		  "post_sync_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "post_sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_we"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "delay_valid"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram0"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "delay_valid"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "delay_din0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_din0"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram0"
	  SrcPort		  1
	  DstBlock		  "dout0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "map1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "delay_map1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35; -60, 0]
	    DstBlock		    "map2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "delay_map1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "map2"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "delay_map2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35; -60, 0]
	    DstBlock		    "map3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "delay_map2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "map3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "delay_map3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35; -60, 0]
	    DstBlock		    "map4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "delay_map3"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "map4"
	  SrcPort		  1
	  DstBlock		  "delay_map4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_map4"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  6
	}
      }
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "sim_1pps"
      Ports		      [0, 1]
      Position		      [180, 1773, 225, 1807]
      Period		      "1000"
      PulseWidth	      "3"
    }
    Block {
      BlockType		      Constant
      Name		      "sim_cns"
      Position		      [185, 1645, 215, 1675]
      Value		      "0.1"
    }
    Block {
      BlockType		      Constant
      Name		      "sim_cns1"
      Position		      [185, 1710, 215, 1740]
      Value		      "0.15"
    }
    Block {
      BlockType		      Step
      Name		      "sim_step_arm"
      Position		      [15, 2145, 45, 2175]
      SampleTime	      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "sim_zero"
      Position		      [185, 1840, 215, 1870]
      Value		      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "slc_arm"
      Ports		      [1, 1]
      Position		      [235, 2145, 275, 2175]
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "sync_generator"
      Ports		      [2, 1]
      Position		      [975, 172, 1060, 208]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0"
      System {
	Name			"sync_generator"
	Location		[2, 74, 725, 369]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "period"
	  Position		  [90, 188, 120, 202]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "reset"
	  Position		  [450, 48, 480, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [395, 70, 440, 110]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [175, 53, 225, 107]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "1"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  "on"
	  period		  "1"
	  load_pin		  "off"
	  rst			  "on"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [510, 58, 555, 102]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  "on"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [295, 68, 340, 112]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a>=b"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cns"
	  Ports			  [0, 1]
	  Position		  [85, 235, 130, 265]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "4"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "3"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "period_sub"
	  Ports			  [2, 1]
	  Position		  [185, 182, 235, 233]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Subtraction"
	  precision		  "User Defined"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_core		  "on"
	  pipeline		  "off"
	  use_rpm		  "on"
	  gen_core		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [590, 71, 625, 89]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "on"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync"
	  Position		  [650, 73, 680, 87]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, -50; -445, 0; 0, 50]
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "posedge"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "reset"
	  SrcPort		  1
	  Points		  [5, 0; 0, 15]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "period"
	  SrcPort		  1
	  DstBlock		  "period_sub"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "period_sub"
	  SrcPort		  1
	  Points		  [25, 0; 0, -110]
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "cns"
	  SrcPort		  1
	  Points		  [15, 0; 0, -30]
	  DstBlock		  "period_sub"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "sync"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "sync_or"
      Ports		      [4, 1]
      Position		      [440, 1807, 475, 1868]
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "OR"
      inputs		      "4"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "1"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "system_counter"
      Ports		      [1, 1]
      Position		      [755, 2085, 805, 2135]
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Free Running"
      n_bits		      "64"
      bin_pt		      "0"
      arith_type	      "Unsigned"
      start_count	      "0"
      cnt_to		      "Inf"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      off
      period		      "1"
      load_pin		      off
      rst		      on
      en		      off
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "ten_GbE0"
      Tag		      "xps:tengbe"
      Ports		      [8, 10]
      Position		      [3110, 561, 3250, 824]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/ten_GbE"
      SourceType	      "ten_GbE"
      ShowPortLabels	      on
      port		      "iBOB:0"
      mac_lite		      on
      show_param	      on
      pre_emph		      "2"
      swing		      "800"
    }
    Block {
      BlockType		      Reference
      Name		      "ten_GbE1"
      Tag		      "xps:tengbe"
      Ports		      [8, 10]
      Position		      [3110, 1191, 3250, 1454]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/ten_GbE"
      SourceType	      "ten_GbE"
      ShowPortLabels	      on
      port		      "iBOB:1"
      mac_lite		      on
      show_param	      on
      pre_emph		      "2"
      swing		      "800"
    }
    Line {
      SrcBlock		      "reg_arm"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "slc_arm"
      DstPort		      1
    }
    Line {
      SrcBlock		      "cns_reset"
      SrcPort		      1
      Points		      [15, 0; 0, 30]
      DstBlock		      "reg_reset_arm"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_reset_arm"
      SrcPort		      1
      Points		      [40, 0; 0, -25]
      DstBlock		      "log_arm_pps"
      DstPort		      2
    }
    Line {
      SrcBlock		      "FromPPS"
      SrcPort		      1
      Points		      [225, 0; 0, 50]
      DstBlock		      "log_arm_pps"
      DstPort		      1
    }
    Line {
      SrcBlock		      "log_arm_pps"
      SrcPort		      1
      Points		      [0, 0; 20, 0]
      Branch {
	Points			[0, 95; -240, 0; 0, -60]
	DstBlock		"reg_reset_arm"
	DstPort			2
      }
      Branch {
	DstBlock		"system_counter"
	DstPort			1
      }
      Branch {
	Points			[0, -70]
	DstBlock		"GotoPPSARMReset"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "slc_arm"
      SrcPort		      1
      DstBlock		      "posedge_arm"
      DstPort		      1
    }
    Line {
      SrcBlock		      "posedge_arm"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_reset_arm"
      DstPort		      3
    }
    Line {
      SrcBlock		      "sim_step_arm"
      SrcPort		      1
      DstBlock		      "reg_arm"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ten_GbE0"
      SrcPort		      1
      DstBlock		      "led0_10gbe_up0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_port0"
      SrcPort		      1
      DstBlock		      "Slice1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      DstBlock		      "reg_port0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice1"
      SrcPort		      1
      Points		      [135, 0; 0, -320]
      DstBlock		      "ten_GbE0"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      DstBlock		      "reg_ip00"
      DstPort		      1
    }
    Line {
      SrcBlock		      "cns_zero_10GbE0"
      SrcPort		      1
      Points		      [0, 0; 30, 0]
      Branch {
	DstBlock		"ten_GbE0"
	DstPort			1
      }
      Branch {
	Points			[0, 180]
	Branch {
	  Points		  [0, 30]
	  DstBlock		  "ten_GbE0"
	  DstPort		  8
	}
	Branch {
	  DstBlock		  "ten_GbE0"
	  DstPort		  7
	}
      }
    }
    Line {
      SrcBlock		      "system_counter"
      SrcPort		      1
      Points		      [1480, 0; 0, -820]
      Branch {
	Points			[0, -630]
	DstBlock		"mux_counter_data0"
	DstPort			3
      }
      Branch {
	DstBlock		"mux_counter_data1"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "mux_counter_data0"
      SrcPort		      1
      DstBlock		      "bs_delay3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "cnt_mux0"
      SrcPort		      1
      Points		      [0, 0; 25, 0]
      Branch {
	DstBlock		"rel0"
	DstPort			1
      }
      Branch {
	Points			[0, -130]
	DstBlock		"Gateway Out31"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "cns_mux_en0"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "cnt_mux0"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out36"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out37"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "pulse_ext_10GbE0"
      SrcPort		      1
      Points		      [0, 0; 10, 0]
      Branch {
	DstBlock		"bs_delay1"
	DstPort			1
      }
      Branch {
	Points			[0, 25]
	DstBlock		"negedge_10GbE0"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "negedge_10GbE0"
      SrcPort		      1
      Points		      [0, 0; 10, 0]
      Branch {
	Points			[385, 0]
	Branch {
	  DstBlock		  "ten_GbE0"
	  DstPort		  6
	}
	Branch {
	  Points		  [0, -665]
	  DstBlock		  "Gateway Out37"
	  DstPort		  1
	}
      }
      Branch {
	DstBlock		"Counter1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "cns_mux_rel0"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "rel0"
      DstPort		      2
    }
    Line {
      SrcBlock		      "rel0"
      SrcPort		      1
      Points		      [0, 0; 40, 0]
      Branch {
	Points			[315, 0; 0, 250]
	Branch {
	  DstBlock		  "mux_counter_data0"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 135]
	  Branch {
	    DstBlock		    "posedge_10GbE0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bs_delay7"
	    DstPort		    1
	  }
	}
      }
      Branch {
	Points			[0, -100]
	DstBlock		"Gateway Out35"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "posedge_10GbE0"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "pulse_ext_10GbE0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "bs_delay1"
      SrcPort		      1
      Points		      [295, 0; 0, -65; 95, 0]
      Branch {
	DstBlock		"ten_GbE0"
	DstPort			3
      }
      Branch {
	Points			[0, -615]
	DstBlock		"Gateway Out36"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "bs_delay3"
      SrcPort		      1
      Points		      [0, 0; 380, 0]
      Branch {
	DstBlock		"ten_GbE0"
	DstPort			2
      }
      Branch {
	Points			[0, -505]
	DstBlock		"Gateway Out"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gateway Out4"
      SrcPort		      1
      DstBlock		      "Scope7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out31"
      SrcPort		      1
      DstBlock		      "Scope7"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out35"
      SrcPort		      1
      DstBlock		      "Scope7"
      DstPort		      3
    }
    Line {
      SrcBlock		      "bs_delay2"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "mux_counter_data0"
      DstPort		      2
    }
    Line {
      SrcBlock		      "ten_GbE1"
      SrcPort		      1
      DstBlock		      "led0_10gbe_up1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_port1"
      SrcPort		      1
      DstBlock		      "Slice6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant7"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_port1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice6"
      SrcPort		      1
      Points		      [135, 0; 0, -380]
      DstBlock		      "ten_GbE1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "cns_zero_10GbE1"
      SrcPort		      1
      Points		      [0, 0; 30, 0]
      Branch {
	Points			[0, 180]
	Branch {
	  DstBlock		  "ten_GbE1"
	  DstPort		  7
	}
	Branch {
	  Points		  [0, 30]
	  DstBlock		  "ten_GbE1"
	  DstPort		  8
	}
      }
      Branch {
	DstBlock		"ten_GbE1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "mux_counter_data1"
      SrcPort		      1
      DstBlock		      "bs_delay6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pulse_ext_10GbE1"
      SrcPort		      1
      Points		      [0, 0; 10, 0]
      Branch {
	Points			[0, 25]
	DstBlock		"negedge_10GbE1"
	DstPort			1
      }
      Branch {
	DstBlock		"bs_delay4"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "negedge_10GbE1"
      SrcPort		      1
      Points		      [0, 0; 15, 0]
      Branch {
	Points			[370, 0]
	Branch {
	  DstBlock		  "ten_GbE1"
	  DstPort		  6
	}
	Branch {
	  Points		  [0, -465]
	  DstBlock		  "Gateway Out9"
	  DstPort		  1
	}
      }
      Branch {
	DstBlock		"Counter2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "posedge_10GbE1"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "pulse_ext_10GbE1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "bs_delay4"
      SrcPort		      1
      Points		      [295, 0; 0, -65; 85, 0]
      Branch {
	DstBlock		"ten_GbE1"
	DstPort			3
      }
      Branch {
	Points			[0, -415]
	DstBlock		"Gateway Out7"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "bs_delay6"
      SrcPort		      1
      Points		      [0, 0; 370, 0]
      Branch {
	DstBlock		"ten_GbE1"
	DstPort			2
      }
      Branch {
	Points			[0, -305]
	DstBlock		"Gateway Out5"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "bs_delay5"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "mux_counter_data1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "bs_delay7"
      SrcPort		      1
      Points		      [0, 0; 0, 175]
      Branch {
	DstBlock		"mux_counter_data1"
	DstPort			1
      }
      Branch {
	Points			[0, 135]
	DstBlock		"posedge_10GbE1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gateway Out7"
      SrcPort		      1
      DstBlock		      "Scope8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out9"
      SrcPort		      1
      DstBlock		      "Scope8"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out5"
      SrcPort		      1
      DstBlock		      "Scope8"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Counter"
      SrcPort		      1
      Points		      [30, 0]
      Branch {
	DstBlock		"reorder"
	DstPort			3
      }
      Branch {
	Points			[0, 120]
	DstBlock		"Gateway Out3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "reg_sync_period"
      SrcPort		      1
      DstBlock		      "sync_generator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_generator"
      SrcPort		      1
      Points		      [50, 0]
      Branch {
	DstBlock		"Gateway Out8"
	DstPort			1
      }
      Branch {
	Points			[0, 115]
	Branch {
	  Points		  [570, 0]
	  Branch {
	    DstBlock		    "cnt_mux0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -155]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	}
	Branch {
	  Points		  [0, 665]
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [245, 0]
	    Branch {
	      DstBlock		      "reorder"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 130]
	      DstBlock		      "Gateway Out2"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Line {
      SrcBlock		      "cns_sync_period"
      SrcPort		      1
      DstBlock		      "reg_sync_period"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out8"
      SrcPort		      1
      DstBlock		      "Scope2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "FromPPSARMReset"
      SrcPort		      1
      DstBlock		      "sync_generator"
      DstPort		      2
    }
    Line {
      SrcBlock		      "sim_zero"
      SrcPort		      1
      Points		      [0, 0; 25, 0]
      Branch {
	DstBlock		"adc"
	DstPort			4
      }
      Branch {
	Points			[0, -65]
	DstBlock		"adc"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      13
      Points		      [0, 0]
      DstBlock		      "sync_or"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      14
      Points		      [0, 0]
      DstBlock		      "sync_or"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      15
      Points		      [0, 0]
      DstBlock		      "sync_or"
      DstPort		      3
    }
    Line {
      SrcBlock		      "adc"
      SrcPort		      16
      Points		      [0, 0]
      DstBlock		      "sync_or"
      DstPort		      4
    }
    Line {
      SrcBlock		      "sync_or"
      SrcPort		      1
      DstBlock		      "posedge_pps"
      DstPort		      1
    }
    Line {
      SrcBlock		      "posedge_pps"
      SrcPort		      1
      Points		      [0, 0; 5, 0]
      Branch {
	DstBlock		"GotoPPS"
	DstPort			1
      }
      Branch {
	DstBlock		"pulse_ext"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "pulse_ext"
      SrcPort		      1
      DstBlock		      "led2_pps"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sim_cns"
      SrcPort		      1
      DstBlock		      "adc"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sim_cns1"
      SrcPort		      1
      DstBlock		      "adc"
      DstPort		      2
    }
    Line {
      SrcBlock		      "reorder"
      SrcPort		      3
      Points		      [15, 0]
      Branch {
	Points			[205, 0]
	Branch {
	  Points		  [0, 230]
	  DstBlock		  "bs_delay5"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, -400]
	  DstBlock		  "bs_delay2"
	  DstPort		  1
	}
      }
      Branch {
	Points			[0, 200]
	DstBlock		"Gateway Out6"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "cns_mux_en1"
      SrcPort		      1
      Points		      [15, 0; 0, 90]
      DstBlock		      "reorder"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out2"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out3"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out1"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Gateway Out6"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      4
    }
    Line {
      SrcBlock		      "reorder"
      SrcPort		      1
      Points		      [5, 0; 0, 210]
      DstBlock		      "Gateway Out1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Counter1"
      SrcPort		      1
      DstBlock		      "Mux"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_ip00"
      SrcPort		      1
      DstBlock		      "Mux"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_ip01"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant3"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_ip02"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant4"
      SrcPort		      1
      DstBlock		      "reg_ip03"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_ip01"
      SrcPort		      1
      DstBlock		      "Mux"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Mux"
      SrcPort		      1
      Points		      [110, 0; 0, -200]
      DstBlock		      "ten_GbE0"
      DstPort		      4
    }
    Line {
      SrcBlock		      "reg_ip02"
      SrcPort		      1
      DstBlock		      "Mux"
      DstPort		      4
    }
    Line {
      SrcBlock		      "reg_ip03"
      SrcPort		      1
      DstBlock		      "Mux"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Constant5"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_ip10"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Counter2"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Mux1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_ip10"
      SrcPort		      1
      Points		      [55, 0]
      DstBlock		      "Mux1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant6"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_ip11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant8"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_ip12"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant9"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "reg_ip13"
      DstPort		      1
    }
    Line {
      SrcBlock		      "reg_ip11"
      SrcPort		      1
      Points		      [55, 0]
      DstBlock		      "Mux1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Mux1"
      SrcPort		      1
      Points		      [110, 0; 0, -200]
      DstBlock		      "ten_GbE1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "reg_ip12"
      SrcPort		      1
      Points		      [55, 0]
      DstBlock		      "Mux1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "reg_ip13"
      SrcPort		      1
      Points		      [55, 0]
      DstBlock		      "Mux1"
      DstPort		      5
    }
    Annotation {
      Name		      "ARM/PPS Reset Circuit\n1. User sets ARM high at"
" half-second\n2. 1PPS arrives.\n3. PPSARMReset signal goes high for one clock"
" on the 1PPS\n4. ARM is reset, and won't go high again until user brings it l"
"ow then high"
      Position		      [235, 2253]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "Delay the valid and data signals so that\nend-o"
"f-frame goes high for the last clock\nthat valid is high. This is a requireme"
"nt for\nthe 10GbE block to work."
      Position		      [3078, 521]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "Delay the valid and data signals so that\nend-o"
"f-frame goes high for the last clock\nthat valid is high. This is a requireme"
"nt for\nthe 10GbE block to work."
      Position		      [3078, 1151]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
  }
}
MatData {
  NumRecords		  2
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 I?C  0"
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    8!H   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X    ("
"#0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@ "
"  !S:&%R960       !C;VUP:6QA=&EO;@ .    \" 0   8    (     @         %    \"  "
"   $    !     0         %  0 $P    $   \"%    8V]M<&EL871I;VX          &-O;7!"
"I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?"
"=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L      X  "
"  X    !@    @    $          4    (     0    <    !         !     '    =&%R9V"
"5T,@ .    N $   8    (     @         %    \"     $    !     0         %  0 !P"
"    $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (  "
"   0    (    !          X   !     !@    @    $          4    (     0    L    "
"!         !     +    2$1,($YE=&QI<W0       X   !     !@    @    $          4 "
"   (     0    L    !         !     +    3D=#($YE=&QI<W0       X   \"H    !@  "
"  @    !          4    (     0    (    !          X    X    !@    @    $     "
"     4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8    (  "
"  !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #    "
" &    \"     0         !0    @    !     0    $         $  ! #$    .    ,     "
"8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@"
"    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!"
"I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $    "
"     $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !      "
"    %    \"     $    #     0         0  , ;V9F  X   \"@\"   !@    @    \"    "
"      4    (     0    $    !          4 !  (     0   !    !T87)G970Q '1A<F=E="
"#( #@   . #   &    \"     (         !0    @    !     0    $         !0 $ !   "
"  !    P    'AI;&EN>&9A;6EL>0    !P87)T                <W!E960              '"
"!A8VMA9V4           !S>6YT:&5S:7-?=&]O;   9&ER96-T;W)Y         '1E<W1B96YC:  "
"       !S>7-C;&M?<&5R:6]D    8V]R95]G96YE<F%T:6]N ')U;E]C;W)E9V5N      !E=F%L"
"7V9I96QD        8VQO8VM?;&]C          X    X    !@    @    $          4    ( "
"    0    @    !         !     (    5FER=&5X,E .    .     8    (    !         "
" %    \"     $    '     0         0    !P   'AC,G9P-3  #@   #     &    \"    "
" 0         !0    @    !     @    $         $  \" \"TW   .    .     8    (    "
"!          %    \"     $    &     0         0    !@   &9F,3$U,@  #@   #     &"
"    \"     0         !0    @    !     P    $         $  # %A35  .    2     8 "
"   (    !          %    \"     $    1     0         0    $0   \"XO=6YT:71L960"
"O<WES9V5N          X    P    !@    @    $          4    (     0    ,    !    "
"     !   P!O9F8 #@   #     &    \"     0         !0    @    !     0    $     "
"    $  ! #4    .    2     8    (    !          %    \"     $    8     0      "
"   0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $        "
"  4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         "
"!0    @    !     0    $         $  ! #     .    ,     8    (    !          % "
"   \"                0         0          X   !H!   !@    @    \"          4 "
"   (     0    $    !          4 !  3     0   -$   !N9V-?8V]N9FEG            <"
"WEN=&AE<VES7VQA;F=U86=E '-Y;G1H97-I<U]T;V]L      !X:6QI;GAF86UI;'D         <&"
"%R=                    '-P965D                  !T97-T8F5N8V@             <&%"
"C:V%G90               &1I<F5C=&]R>0            !S>7-C;&M?<&5R:6]D        8VQO"
"8VM?;&]C                       .    Z     8    (     @         %    \"     $ "
"   !     0         %  0 %0    $    J    :6YC;'5D95]C;&]C:W=R87!P97( :6YC;'5D9"
"5]C9@                      #@   #@    &    \"     8         !0    @    !     "
"0    $         \"0    @           #P/PX    X    !@    @    &          4    ( "
"    0    $    !          D    (               .    ,     8    (    !         "
" %    \"     $    $     0         0  0 5DA$3 X    P    !@    @    $          "
"4    (     0    ,    !         !   P!84U0 #@   #@    &    \"     0         !0"
"    @    !    \"     $         $     @   !6:7)T97@R4 X    X    !@    @    $  "
"        4    (     0    <    !         !     '    >&,R=G U,  .    ,     8    "
"(    !          %    \"     $    \"     0         0  ( +3<   X    P    !@    "
"@    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \" "
"    0         !0    @    !    !@    $         $     8   !F9C$Q-3(   X   !0   "
" !@    @    $          4    (     0   !H    !         !     :    +B]C;W5N=&5R"
"7W1E<W1?.%]I<\"]S>7-G96X        .    ,     8    (    !          %    \"     $"
"    !     0         0  $ -0    X    P    !@    @    $          4    (        "
"       !         !          #@     -   &    \"     (         !0    @    !    "
" 0    $         !0 $  P    !    &    '-H87)E9        &-O;7!I;&%T:6]N  X    (!"
"   !@    @    \"          4    (     0    $    !          4 !  3     0   (4  "
" !C;VUP:6QA=&EO;@          8V]M<&EL871I;VY?;'5T     '-I;75L:6YK7W!E<FEO9     "
"!I;F-R7VYE=&QI<W0         =')I;5]V8FET<P           &1B;%]O=G)D              !"
"D97!R96-A=&5D7V-O;G1R;VP     #@   #@    &    \"     0         !0    @    !   "
" !P    $         $     <   !T87)G970R  X   \"X 0  !@    @    \"          4   "
" (     0    $    !          4 !  '     0    X   !K97ES    =F%L=65S    #@   +@"
"    &    \"     $         !0    @    !     @    $         #@   $     &    \" "
"    0         !0    @    !    \"P    $         $     L   !(1$P@3F5T;&ES=     "
"  #@   $     &    \"     0         !0    @    !    \"P    $         $     L  "
" !.1T,@3F5T;&ES=       #@   *@    &    \"     $         !0    @    !     @   "
" $         #@   #@    &    \"     0         !0    @    !    !P    $         $"
"     <   !T87)G970Q  X    X    !@    @    $          4    (     0    <    !  "
"       !     '    =&%R9V5T,@ .    ,     8    (    !          %    \"     $   "
" !     0         0  $ ,0    X    P    !@    @    $          4    (     0    ,"
"    !         !   P!O9F8 #@   $@    &    \"     0         !0    @    !    %P "
"   $         $    !<   !%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;0 .    2     8    (    "
"!          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]"
"C:R!-87-K<PX    P    !@    @    $          4    (     0    ,    !         !  "
" P!O9F8 #@   )@(   &    \"     (         !0    @    !     0    $         !0 $"
"  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .    X ,   8    (     @         %    "
"\"     $    !     0         %  0 $     $   #     >&EL:6YX9F%M:6QY     '!A<G0 "
"              !S<&5E9               <&%C:V%G90           '-Y;G1H97-I<U]T;V]L "
" !D:7)E8W1O<GD         =&5S=&)E;F-H         '-Y<V-L:U]P97)I;V0   !C;W)E7V=E;F"
"5R871I;VX <G5N7V-O<F5G96X      &5V86Q?9FEE;&0       !C;&]C:U]L;V,         #@ "
"  #@    &    \"     0         !0    @    !    \"     $         $     @   !6:7"
")T97@R4 X    X    !@    @    $          4    (     0    <    !         !     "
"'    >&,R=G U,  .    ,     8    (    !          %    \"     $    \"     0    "
"     0  ( +3<   X    X    !@    @    $          4    (     0    8    !       "
"  !     &    9F8Q,34R   .    ,     8    (    !          %    \"     $    #   "
"  0         0  , 6%-4  X   !(    !@    @    $          4    (     0   !$    !"
"         !     1    +B]U;G1I=&QE9\"]S>7-G96X         #@   #     &    \"     0"
"         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !   "
"       %    \"     $    !     0         0  $ -0    X   !(    !@    @    $    "
"      4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<"
"VMS#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9"
"@ .    ,     8    (    !          %    \"     $    !     0         0  $ ,    "
" X    P    !@    @    $          4    (               !         !          #@"
"   & $   &    \"     (         !0    @    !     0    $         !0 $ !,    !  "
"  T0   &YG8U]C;VYF:6<           !S>6YT:&5S:7-?;&%N9W5A9V4 <WEN=&AE<VES7W1O;VP"
"      'AI;&EN>&9A;6EL>0        !P87)T                    <W!E960             "
"     '1E<W1B96YC:             !P86-K86=E                9&ER96-T;W)Y         "
"    '-Y<V-L:U]P97)I;V0       !C;&]C:U]L;V,                       X   #H    !@"
"    @    \"          4    (     0    $    !          4 !  5     0   \"H   !I;"
"F-L=61E7V-L;V-K=W)A<'!E<@!I;F-L=61E7V-F                       .    .     8   "
" (    !@         %    \"     $    !     0         )    \"            / _#@   "
"#@    &    \"     8         !0    @    !     0    $         \"0    @         "
"      X    P    !@    @    $          4    (     0    0    !         !  ! !62"
"$1,#@   #     &    \"     0         !0    @    !     P    $         $  # %A35"
"  .    .     8    (    !          %    \"     $    (     0         0    \"   "
" %9I<G1E>#)0#@   #@    &    \"     0         !0    @    !    !P    $         "
"$     <   !X8S)V<#4P  X    P    !@    @    $          4    (     0    (    ! "
"        !   @ M-P  #@   #     &    \"     0         !0    @    !     P    $  "
"       $  # &]F9@ .    .     8    (    !          %    \"     $    &     0   "
"      0    !@   &9F,3$U,@  #@   $@    &    \"     0         !0    @    !    %"
"0    $         $    !4    N+V-O=6YT97)?=&5S=\"]S>7-G96X    .    ,     8    ( "
"   !          %    \"     $    !     0         0  $ -0    X    P    !@    @  "
"  $          4    (               !         !          "
  }
}
