<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='905' type='void llvm::SIInstrInfo::legalizeGenericOperand(llvm::MachineBasicBlock &amp; InsertMBB, MachineBasicBlock::iterator I, const llvm::TargetRegisterClass * DstRC, llvm::MachineOperand &amp; Op, llvm::MachineRegisterInfo &amp; MRI, const llvm::DebugLoc &amp; DL) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4759' ll='4800' type='void llvm::SIInstrInfo::legalizeGenericOperand(llvm::MachineBasicBlock &amp; InsertMBB, MachineBasicBlock::iterator I, const llvm::TargetRegisterClass * DstRC, llvm::MachineOperand &amp; Op, llvm::MachineRegisterInfo &amp; MRI, const llvm::DebugLoc &amp; DL) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5120' u='c' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5144' u='c' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5162' u='c' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5890' u='c' c='_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5891' u='c' c='_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
