# RISC-V CPU

This repository is a personal projects aiming to implement a RISC-V Unpriviledged ISA from [the version 20250508 official specification](https://docs.riscv.org/reference/isa/unpriv/unpriv-index.html)