<dec f='vpp_1804/src/vnet/l2/l2_output.h' l='62' type='u32 *'/>
<offset>0</offset>
<doc f='vpp_1804/src/vnet/l2/l2_output.h' l='57'>/*
   * vector of output next node index, indexed by sw_if_index.
   * used when all output features have been executed and the
   * next nodes are the interface output nodes.
   */</doc>
<use f='vpp_1804/src/vnet/l2/l2_input.c' l='616' u='r' c='set_int_l2_mode'/>
<use f='vpp_1804/src/vnet/l2/l2_input.c' l='616' u='r' c='set_int_l2_mode'/>
<use f='vpp_1804/src/vnet/l2/l2_input.c' l='616' u='r' c='set_int_l2_mode'/>
<use f='vpp_1804/src/vnet/l2/l2_input.c' l='616' u='r' c='set_int_l2_mode'/>
<use f='vpp_1804/src/vnet/l2/l2_input.c' l='616' u='w' c='set_int_l2_mode'/>
<use f='vpp_1804/src/vnet/l2/l2_input.c' l='616' u='r' c='set_int_l2_mode'/>
<use f='vpp_1804/src/vnet/l2/l2_input.c' l='616' u='r' c='set_int_l2_mode'/>
<use f='vpp_1804/src/vnet/l2/l2_input.c' l='616' u='r' c='set_int_l2_mode'/>
<use f='vpp_1804/src/vnet/l2/l2_input.c' l='636' u='r' c='set_int_l2_mode'/>
<use f='vpp_1804/src/vnet/l2/l2_output.c' l='163' u='r' c='l2_output_dispatch'/>
<use f='vpp_1804/src/vnet/l2/l2_output.c' l='163' u='r' c='l2_output_dispatch'/>
<use f='vpp_1804/src/vnet/l2/l2_output.c' l='163' u='r' c='l2_output_dispatch'/>
<use f='vpp_1804/src/vnet/l2/l2_output.c' l='651' u='r' c='l2output_init'/>
<use f='vpp_1804/src/vnet/l2/l2_output.c' l='651' u='r' c='l2output_init'/>
<use f='vpp_1804/src/vnet/l2/l2_output.c' l='651' u='r' c='l2output_init'/>
<use f='vpp_1804/src/vnet/l2/l2_output.c' l='651' u='r' c='l2output_init'/>
<use f='vpp_1804/src/vnet/l2/l2_output.c' l='651' u='w' c='l2output_init'/>
<use f='vpp_1804/src/vnet/l2/l2_output.c' l='651' u='r' c='l2output_init'/>
<use f='vpp_1804/src/vnet/l2/l2_output.c' l='651' u='r' c='l2output_init'/>
<use f='vpp_1804/src/vnet/l2/l2_output.c' l='651' u='r' c='l2output_init'/>
<use f='vpp_1804/src/vnet/l2/l2_output.c' l='671' u='r' c='l2output_create_output_node_mapping'/>
