
---------- Begin Simulation Statistics ----------
final_tick                                 5118726500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59965                       # Simulator instruction rate (inst/s)
host_mem_usage                                 873680                       # Number of bytes of host memory used
host_op_rate                                    67802                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   287.98                       # Real time elapsed on the host
host_tick_rate                               17774427                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    17268907                       # Number of instructions simulated
sim_ops                                      19525806                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005119                       # Number of seconds simulated
sim_ticks                                  5118726500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.750592                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2135731                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2141071                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 43                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             29228                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3221029                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             174896                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          176582                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1686                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5001926                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect      2016722                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong      1059732                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect      1924087                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong      1152367                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          605                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           68                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0        44898                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         3643                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         5424                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          643                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7        20144                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         8238                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9         1184                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         4706                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          967                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12         5722                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13         2179                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14         5344                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15         4429                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16        19224                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17        42448                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18         8618                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19        18835                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20        18319                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22        31405                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24        45978                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26        38988                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28        15009                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         6635                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         3965                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         2960                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect      2709874                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1234                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        17370                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4         5112                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6        11361                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         3623                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         6587                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         9573                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10        22696                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         2991                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12         3526                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         3375                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14         1593                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15         6261                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          867                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17        21594                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18         3692                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19        15594                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20        25779                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22        21701                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24        38434                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26        52046                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28        51432                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30        21138                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       320666                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         1356                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        16084                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                  666899                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          744                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   8695761                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6763695                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             27293                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    4782384                       # Number of branches committed
system.cpu.commit.bw_lim_events                752530                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1109                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          847406                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             17272408                       # Number of instructions committed
system.cpu.commit.committedOps               19529307                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      9985150                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.955835                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.398220                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3902786     39.09%     39.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1786512     17.89%     56.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1466661     14.69%     71.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       621808      6.23%     77.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       759785      7.61%     85.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       374758      3.75%     89.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       231291      2.32%     91.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        89019      0.89%     92.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       752530      7.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9985150                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               655562                       # Number of function calls committed.
system.cpu.commit.int_insts                  16935989                       # Number of committed integer instructions.
system.cpu.commit.loads                       2002676                       # Number of loads committed
system.cpu.commit.membars                        1100                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           17      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15822086     81.02%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40140      0.21%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             5      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              49      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              73      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             65      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2002676     10.25%     91.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1664106      8.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19529307                       # Class of committed instruction
system.cpu.commit.refs                        3666782                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       960                       # Number of committed Vector instructions.
system.cpu.committedInsts                    17268907                       # Number of Instructions Simulated
system.cpu.committedOps                      19525806                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.592826                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.592826                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                735714                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1955                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              2120674                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               20618152                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4223969                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5054875                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  27424                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  8252                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 62058                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     5001926                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   4298383                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5712922                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  9247                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       18306280                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  232                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   58718                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.488591                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4361449                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            2977526                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.788167                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           10104040                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.052020                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.636226                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4891340     48.41%     48.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   584737      5.79%     54.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1462955     14.48%     68.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   837661      8.29%     76.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   539228      5.34%     82.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   215336      2.13%     84.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   354053      3.50%     87.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   397689      3.94%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   821041      8.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10104040                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          133414                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                33528                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  4891182                       # Number of branches executed
system.cpu.iew.exec_nop                          3880                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.990504                       # Inst execution rate
system.cpu.iew.exec_refs                      3983015                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1745543                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  299319                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2096613                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1298                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1054                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1773960                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20377627                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2237472                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             41340                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20377690                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1366                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2653                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  27424                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  6638                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           272                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            11874                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       155966                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        93937                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       109854                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             92                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19886                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          13642                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  18644833                       # num instructions consuming a value
system.cpu.iew.wb_count                      20195320                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.502888                       # average fanout of values written-back
system.cpu.iew.wb_producers                   9376260                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.972690                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20203165                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 22996822                       # number of integer regfile reads
system.cpu.int_regfile_writes                14943770                       # number of integer regfile writes
system.cpu.ipc                               1.686836                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.686836                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                23      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16382787     80.23%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40164      0.20%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    26      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  5      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   68      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   97      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   97      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  81      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2242559     10.98%     91.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1753123      8.59%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20419030                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       66518                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003258                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   49306     74.12%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.00%     74.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      8      0.01%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     74.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2479      3.73%     77.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 14722     22.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               20484311                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           51006968                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20194215                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          21220201                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20372449                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20419030                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1298                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          847940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               789                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            189                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       256211                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10104040                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.020878                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.801197                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2133962     21.12%     21.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2520713     24.95%     46.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2297169     22.74%     68.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1383904     13.70%     82.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              618746      6.12%     88.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              607751      6.01%     94.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              274677      2.72%     97.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              146478      1.45%     98.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              120640      1.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10104040                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.994542                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1214                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2439                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1105                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1578                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             39039                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            77429                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2096613                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1773960                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                14172211                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   4389                       # number of misc regfile writes
system.cpu.numCycles                         10237454                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  450927                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              21060090                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 117617                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4256379                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3703                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5159                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              32064108                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20545683                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            22027560                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5076766                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  18688                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  27424                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                160270                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   967470                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         23257015                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         132274                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               4192                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    237831                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1306                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1489                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     29608657                       # The number of ROB reads
system.cpu.rob.rob_writes                    40872381                       # The number of ROB writes
system.cpu.timesIdled                            1548                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1262                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     415                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8671                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        47625                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        96274                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6074                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2446                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2446                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6074                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           151                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        17191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       545280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  545280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8671                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8671    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8671                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10331000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           44986000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5118726500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             45005                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12867                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1605                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           33153                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3469                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2117                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42889                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          174                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          174                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       139084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                144922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       238144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3790400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4028544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            48649                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000041                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006412                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  48647    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              48649                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           62609000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          69624499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3175996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5118726500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  279                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                39675                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39954                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 279                       # number of overall hits
system.l2.overall_hits::.cpu.data               39675                       # number of overall hits
system.l2.overall_hits::total                   39954                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1838                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6683                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8521                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1838                       # number of overall misses
system.l2.overall_misses::.cpu.data              6683                       # number of overall misses
system.l2.overall_misses::total                  8521                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    143569500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    503474500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        647044000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    143569500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    503474500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       647044000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2117                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            46358                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                48475                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2117                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           46358                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               48475                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.868210                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.144161                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.175781                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.868210                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.144161                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.175781                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78111.806311                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75336.600329                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75935.218871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78111.806311                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75336.600329                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75935.218871                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1838                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6683                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8521                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1838                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6683                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8521                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    125199500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    436644500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    561844000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    125199500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    436644500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    561844000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.868210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.144161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.175781                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.868210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.144161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.175781                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68117.247008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65336.600329                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65936.392442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68117.247008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65336.600329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65936.392442                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        12867                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12867                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12867                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12867                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1605                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1605                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1605                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1605                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1023                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1023                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2446                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2446                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    188158500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     188158500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.705102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.705102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76924.979558                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76924.979558                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    163698500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    163698500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.705102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.705102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66924.979558                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66924.979558                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1838                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1838                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    143569500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    143569500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.868210                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.868210                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78111.806311                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78111.806311                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1838                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1838                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    125199500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    125199500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.868210                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.868210                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68117.247008                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68117.247008                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         38652                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             38652                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    315316000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    315316000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        42889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.098790                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.098790                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74419.636535                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74419.636535                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    272946000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    272946000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.098790                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.098790                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64419.636535                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64419.636535                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            23                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                23                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          151                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             151                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          174                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           174                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.867816                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.867816                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          151                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          151                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2885500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2885500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.867816                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.867816                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19109.271523                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19109.271523                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5118726500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7675.321926                       # Cycle average of tags in use
system.l2.tags.total_refs                       96120                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8687                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.064809                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     145.496752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1499.537481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6030.287693                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.045762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.184030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.234232                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8664                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          345                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8272                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.264404                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    778863                       # Number of tag accesses
system.l2.tags.data_accesses                   778863                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5118726500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         117568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         427712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             545280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       117568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        117568                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8520                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          22968213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          83558283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             106526496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     22968213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22968213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         22968213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         83558283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            106526496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000592250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18280                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8520                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8520                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     52609000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   42600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               212359000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6174.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24924.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7430                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8520                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    501.608856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   317.231053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.851964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          211     19.46%     19.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          216     19.93%     39.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          108      9.96%     49.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           80      7.38%     56.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           62      5.72%     62.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           27      2.49%     64.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           22      2.03%     66.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           30      2.77%     69.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          328     30.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1084                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 545280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  545280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       106.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    106.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5118649000                       # Total gap between requests
system.mem_ctrls.avgGap                     600780.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       117568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       427712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 22968212.894359562546                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 83558283.491020664573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6683                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     49638750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    162720250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27021.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24348.38                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3698520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1943040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            28545720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     403818480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        330397080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1687362240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2455765080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        479.760948                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4382626250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    170820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    565280250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4084080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2170740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            32287080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     403818480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        374795520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1649974080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2467129980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        481.981208                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4284970000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    170820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    662936500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5118726500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      4295442                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4295442                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4295442                       # number of overall hits
system.cpu.icache.overall_hits::total         4295442                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2939                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2939                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2939                       # number of overall misses
system.cpu.icache.overall_misses::total          2939                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    193745497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    193745497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    193745497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    193745497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4298381                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4298381                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4298381                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4298381                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000684                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000684                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000684                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000684                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65922.251446                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65922.251446                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65922.251446                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65922.251446                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          904                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.578947                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1605                       # number of writebacks
system.cpu.icache.writebacks::total              1605                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          822                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          822                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          822                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          822                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2117                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2117                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2117                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2117                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149782497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149782497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149782497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149782497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000493                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000493                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000493                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000493                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70752.242324                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70752.242324                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70752.242324                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70752.242324                       # average overall mshr miss latency
system.cpu.icache.replacements                   1605                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4295442                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4295442                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2939                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2939                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    193745497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    193745497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4298381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4298381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000684                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000684                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65922.251446                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65922.251446                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          822                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          822                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2117                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2117                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149782497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149782497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000493                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000493                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70752.242324                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70752.242324                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5118726500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.876470                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4297558                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2030.982042                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.876470                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          221                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8598878                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8598878                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5118726500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5118726500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5118726500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5118726500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5118726500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3644848                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3644848                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3644881                       # number of overall hits
system.cpu.dcache.overall_hits::total         3644881                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        82078                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          82078                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        82081                       # number of overall misses
system.cpu.dcache.overall_misses::total         82081                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2397960288                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2397960288                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2397960288                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2397960288                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3726926                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3726926                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3726962                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3726962                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022023                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022023                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022024                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022024                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29215.627671                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29215.627671                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29214.559862                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29214.559862                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9647                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               318                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.336478                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        12867                       # number of writebacks
system.cpu.dcache.writebacks::total             12867                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35559                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35559                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35559                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35559                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        46519                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        46519                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        46522                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        46522                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    994750373                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    994750373                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    994946873                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    994946873                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012482                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012482                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012483                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012483                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21383.743696                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21383.743696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21386.588560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21386.588560                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46020                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1992434                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1992434                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        71468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         71468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1866775000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1866775000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2063902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2063902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26120.431522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26120.431522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        28591                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        28591                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        42877                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42877                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    785543000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    785543000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020775                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020775                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18320.848007                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18320.848007                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1652334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1652334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10447                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10447                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    526340401                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    526340401                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1662781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1662781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006283                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006283                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50381.966210                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50381.966210                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6968                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6968                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3479                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    204525486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    204525486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58788.584651                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58788.584651                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           33                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            33                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       196500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       196500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        65500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        65500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           80                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           80                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          163                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          163                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4844887                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4844887                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          243                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          243                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.670782                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.670782                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 29723.233129                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 29723.233129                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          163                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          163                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4681887                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4681887                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.670782                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.670782                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 28723.233129                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 28723.233129                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1241                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1241                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           11                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       388500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       388500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.008786                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.008786                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 35318.181818                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 35318.181818                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           10                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       291000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       291000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007987                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007987                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        29100                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        29100                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1097                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1097                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1097                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1097                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5118726500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.413901                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3693751                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             46532                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             79.380878                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.413901                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991043                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991043                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          357                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7505154                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7505154                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5118726500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5118726500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
