

================================================================
== Vivado HLS Report for 'xfMat2AXIvideo'
================================================================
* Date:           Wed Mar 18 11:36:45 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 3.634 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
    +---------+---------+-----------+-----------+--------+--------+---------+
    |   924481|   924481| 46.224 ms | 46.224 ms |  924481|  924481|   none  |
    +---------+---------+-----------+-----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |   924480|   924480|      1284|          -|          -|   720|    no    |
        | + loop_width  |     1281|     1281|         3|          1|          1|  1280|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     82|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     90|    -|
|Register         |        -|      -|      43|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      43|    172|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_156_p2                       |     +    |      0|  0|  14|          10|           1|
    |j_fu_168_p2                       |     +    |      0|  0|  13|          11|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                |    and   |      0|  0|   2|           1|           1|
    |axi_last_V_fu_174_p2              |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln186_fu_150_p2              |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln187_fu_162_p2              |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  82|          62|          43|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_0_reg_123              |   9|          2|   10|         20|
    |img_data_V_blk_n         |   9|          2|    1|          2|
    |j_0_reg_134              |   9|          2|   11|         22|
    |stream_out_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         19|   27|         57|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |axi_last_V_reg_223                |   1|   0|    1|          0|
    |i_0_reg_123                       |  10|   0|   10|          0|
    |i_reg_209                         |  10|   0|   10|          0|
    |icmp_ln187_reg_214                |   1|   0|    1|          0|
    |icmp_ln187_reg_214_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_0_reg_134                       |  11|   0|   11|          0|
    |tmp_user_V_fu_84                  |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  43|   0|   43|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |      xfMat2AXIvideo     | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |      xfMat2AXIvideo     | return value |
|ap_start            |  in |    1| ap_ctrl_hs |      xfMat2AXIvideo     | return value |
|ap_done             | out |    1| ap_ctrl_hs |      xfMat2AXIvideo     | return value |
|ap_continue         |  in |    1| ap_ctrl_hs |      xfMat2AXIvideo     | return value |
|ap_idle             | out |    1| ap_ctrl_hs |      xfMat2AXIvideo     | return value |
|ap_ready            | out |    1| ap_ctrl_hs |      xfMat2AXIvideo     | return value |
|img_data_V_dout     |  in |   24|   ap_fifo  |        img_data_V       |    pointer   |
|img_data_V_empty_n  |  in |    1|   ap_fifo  |        img_data_V       |    pointer   |
|img_data_V_read     | out |    1|   ap_fifo  |        img_data_V       |    pointer   |
|stream_out_TDATA    | out |   32|    axis    | AXI_video_strm_V_data_V |    pointer   |
|stream_out_TVALID   | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|stream_out_TREADY   |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|stream_out_TDEST    | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|stream_out_TKEEP    | out |    4|    axis    | AXI_video_strm_V_keep_V |    pointer   |
|stream_out_TSTRB    | out |    4|    axis    | AXI_video_strm_V_strb_V |    pointer   |
|stream_out_TUSER    | out |    1|    axis    | AXI_video_strm_V_user_V |    pointer   |
|stream_out_TLAST    | out |    1|    axis    | AXI_video_strm_V_last_V |    pointer   |
|stream_out_TID      | out |    1|    axis    |  AXI_video_strm_V_id_V  |    pointer   |
+--------------------+-----+-----+------------+-------------------------+--------------+

