<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FDCPE_CLK: FDCPE port map (CLK,CLK_D,clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLK_D <= (NOT P00/contador(20) AND NOT P00/contador(21));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_239 <= ((C)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (j(0) AND Q(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT j(0) AND NOT Q(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (j(1) AND Q(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT j(1) AND NOT Q(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (j(2) AND Q(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT j(2) AND NOT Q(2)));
</td></tr><tr><td>
FTCPE_P00/contador0: FTCPE port map (P00/contador(0),'0',clk00,'0','0','1');
</td></tr><tr><td>
FTCPE_P00/contador1: FTCPE port map (P00/contador(1),P00/contador(0),clk00,'0','0','1');
</td></tr><tr><td>
FTCPE_P00/contador2: FTCPE port map (P00/contador(2),P00/contador_T(2),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(2) <= (P00/contador(0) AND P00/contador(1));
</td></tr><tr><td>
FTCPE_P00/contador3: FTCPE port map (P00/contador(3),P00/contador_T(3),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(3) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2));
</td></tr><tr><td>
FTCPE_P00/contador4: FTCPE port map (P00/contador(4),P00/contador_T(4),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(4) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3));
</td></tr><tr><td>
FTCPE_P00/contador5: FTCPE port map (P00/contador(5),P00/contador_T(5),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(5) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4));
</td></tr><tr><td>
FTCPE_P00/contador6: FTCPE port map (P00/contador(6),P00/contador_T(6),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(6) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(5));
</td></tr><tr><td>
FTCPE_P00/contador7: FTCPE port map (P00/contador(7),P00/contador_T(7),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(7) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(5) AND P00/contador(6));
</td></tr><tr><td>
FTCPE_P00/contador8: FTCPE port map (P00/contador(8),P00/contador_T(8),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(8) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(5) AND P00/contador(6) AND P00/contador(7));
</td></tr><tr><td>
FTCPE_P00/contador9: FTCPE port map (P00/contador(9),P00/contador_T(9),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(9) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(5) AND P00/contador(6) AND P00/contador(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(8));
</td></tr><tr><td>
FTCPE_P00/contador10: FTCPE port map (P00/contador(10),P00/contador_T(10),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(10) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(5) AND P00/contador(6) AND P00/contador(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(8) AND P00/contador(9));
</td></tr><tr><td>
FTCPE_P00/contador11: FTCPE port map (P00/contador(11),P00/contador_T(11),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(11) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9));
</td></tr><tr><td>
FTCPE_P00/contador12: FTCPE port map (P00/contador(12),P00/contador_T(12),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(12) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11));
</td></tr><tr><td>
FTCPE_P00/contador13: FTCPE port map (P00/contador(13),P00/contador_T(13),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(13) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12));
</td></tr><tr><td>
FTCPE_P00/contador14: FTCPE port map (P00/contador(14),P00/contador_T(14),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(14) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13));
</td></tr><tr><td>
FTCPE_P00/contador15: FTCPE port map (P00/contador(15),P00/contador_T(15),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(15) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(14));
</td></tr><tr><td>
FTCPE_P00/contador16: FTCPE port map (P00/contador(16),P00/contador_T(16),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(16) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(14) AND P00/contador(15));
</td></tr><tr><td>
FTCPE_P00/contador17: FTCPE port map (P00/contador(17),P00/contador_T(17),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(17) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(14) AND P00/contador(15) AND P00/contador(16));
</td></tr><tr><td>
FTCPE_P00/contador18: FTCPE port map (P00/contador(18),P00/contador_T(18),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(18) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(14) AND P00/contador(15) AND P00/contador(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(17));
</td></tr><tr><td>
FTCPE_P00/contador19: FTCPE port map (P00/contador(19),P00/contador_T(19),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(19) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(14) AND P00/contador(15) AND P00/contador(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(17) AND P00/contador(18));
</td></tr><tr><td>
FTCPE_P00/contador20: FTCPE port map (P00/contador(20),P00/contador_T(20),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(20) <= (P00/contador(0) AND P00/contador(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7) AND P00/contador(8) AND P00/contador(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(11) AND P00/contador(12) AND P00/contador(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(14) AND P00/contador(15) AND P00/contador(16) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(17) AND P00/contador(18) AND P00/contador(19));
</td></tr><tr><td>
FTCPE_P00/contador21: FTCPE port map (P00/contador(21),P00/contador_T(21),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(21) <= (P00/contador(20) AND P00/contador(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(10) AND P00/contador(1) AND P00/contador(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(3) AND P00/contador(4) AND P00/contador(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(6) AND P00/contador(7) AND P00/contador(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(9) AND P00/contador(11) AND P00/contador(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(13) AND P00/contador(14) AND P00/contador(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(16) AND P00/contador(17) AND P00/contador(18) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(19));
</td></tr><tr><td>
FTCPE_Q0: FTCPE port map (Q(0),j(0),CLK,NOT CLR,'0','1');
</td></tr><tr><td>
FTCPE_Q1: FTCPE port map (Q(1),j(1),CLK,NOT CLR,'0','1');
</td></tr><tr><td>
FTCPE_Q2: FTCPE port map (Q(2),j(2),CLK,NOT CLR,'0','1');
</td></tr><tr><td>
FTCPE_Q3: FTCPE port map (Q(3),j(3),CLK,NOT CLR,'0','1');
</td></tr><tr><td>
FTCPE_Q4: FTCPE port map (Q(4),j(4),CLK,NOT CLR,'0','1');
</td></tr><tr><td>
FTCPE_Q5: FTCPE port map (Q(5),j(5),CLK,NOT CLR,'0','1');
</td></tr><tr><td>
FTCPE_Q6: FTCPE port map (Q(6),j(6),CLK,NOT CLR,'0','1');
</td></tr><tr><td>
FTCPE_Q7: FTCPE port map (Q(7),j(7),CLK,NOT CLR,'0','1');
</td></tr><tr><td>
FDCPE_j0: FDCPE port map (j(0),NOT C,CLK,'0','0',CLR);
</td></tr><tr><td>
FDCPE_j1: FDCPE port map (j(1),j_D(1),CLK,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;j_D(1) <= ((NOT CLR AND j(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (j(0) AND NOT C AND CLR AND NOT Q(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT j(0) AND NOT C AND CLR AND Q(0)));
</td></tr><tr><td>
FDCPE_j2: FDCPE port map (j(2),j_D(2),CLK,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;j_D(2) <= ((NOT CLR AND j(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (j(0) AND NOT C AND CLR AND j(1) AND NOT Q(0) AND NOT Q(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (j(0) AND NOT C AND CLR AND NOT j(1) AND NOT Q(0) AND Q(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT j(0) AND NOT C AND CLR AND j(1) AND Q(0) AND NOT Q(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT j(0) AND NOT C AND CLR AND NOT j(1) AND Q(0) AND Q(1)));
</td></tr><tr><td>
FDCPE_j3: FDCPE port map (j(3),j_D(3),CLK,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;j_D(3) <= NOT (((CLR AND N_PZ_239)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLR AND NOT j(3))));
</td></tr><tr><td>
FDCPE_j4: FDCPE port map (j(4),j_D(4),CLK,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;j_D(4) <= ((NOT CLR AND j(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND j(3) AND NOT N_PZ_239 AND NOT Q(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND NOT j(3) AND NOT N_PZ_239 AND Q(3)));
</td></tr><tr><td>
FDCPE_j5: FDCPE port map (j(5),j_D(5),CLK,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;j_D(5) <= ((NOT CLR AND j(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND j(3) AND NOT N_PZ_239 AND j(4) AND NOT Q(3) AND NOT Q(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND j(3) AND NOT N_PZ_239 AND NOT j(4) AND NOT Q(3) AND Q(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND NOT j(3) AND NOT N_PZ_239 AND j(4) AND Q(3) AND NOT Q(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND NOT j(3) AND NOT N_PZ_239 AND NOT j(4) AND Q(3) AND Q(4)));
</td></tr><tr><td>
FDCPE_j6: FDCPE port map (j(6),j_D(6),CLK,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;j_D(6) <= NOT (((CLR AND N_PZ_239)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLR AND NOT j(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND j(3) AND Q(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND NOT j(3) AND NOT Q(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND j(4) AND Q(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND NOT j(4) AND NOT Q(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND j(5) AND Q(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND NOT j(5) AND NOT Q(5))));
</td></tr><tr><td>
FDCPE_j7: FDCPE port map (j(7),j_D(7),CLK,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;j_D(7) <= NOT (((CLR AND N_PZ_239)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CLR AND NOT j(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND j(3) AND Q(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND NOT j(3) AND NOT Q(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND j(4) AND Q(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND NOT j(4) AND NOT Q(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND j(5) AND Q(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND NOT j(5) AND NOT Q(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND j(6) AND Q(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (CLR AND NOT j(6) AND NOT Q(6))));
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
