PS_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/PS/ip/PS_processing_system7_0_0/sim/PS_processing_system7_0_0.v,incdir="$ref_dir/../../../../ARTY_Z7.srcs/sources_1/bd/PS/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ARTY_Z7.srcs/sources_1/bd/PS/ipshared/70cf/hdl"incdir="../../../../ARTY_Z7.srcs/sources_1/bd/PS/ipshared/ec67/hdl"incdir="../../../../ARTY_Z7.srcs/sources_1/bd/PS/ipshared/70cf/hdl"incdir="../../../../ARTY_Z7.srcs/sources_1/bd/PS/ip/PS_processing_system7_0_0"
PS.v,verilog,xil_defaultlib,../../../bd/PS/sim/PS.v,incdir="$ref_dir/../../../../ARTY_Z7.srcs/sources_1/bd/PS/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ARTY_Z7.srcs/sources_1/bd/PS/ipshared/70cf/hdl"incdir="../../../../ARTY_Z7.srcs/sources_1/bd/PS/ipshared/ec67/hdl"incdir="../../../../ARTY_Z7.srcs/sources_1/bd/PS/ipshared/70cf/hdl"incdir="../../../../ARTY_Z7.srcs/sources_1/bd/PS/ip/PS_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
