Analysis & Synthesis report for adc_final
Thu Aug 15 01:03:46 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Aug 15 01:03:46 2024              ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; adc_final                                      ;
; Top-level Entity Name              ; adc_final                                      ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
; UFM blocks                         ; N/A until Partition Merge                      ;
; ADC blocks                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; adc_final          ; adc_final          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Thu Aug 15 01:03:40 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adc_final -c adc_final
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sevseg.v
    Info (12023): Found entity 1: sevseg File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/sevseg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file adc_final.v
    Info (12023): Found entity 1: adc_final File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file off_clock.v
    Info (12023): Found entity 1: off_clock File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/off_clock.v Line: 2
Warning (12090): Entity "mux" obtained from "mux.v" instead of from Quartus Prime megafunction library File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: mux File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/heating_up.v
    Info (12023): Found entity 1: heating_up File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/output_files/heating_up.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/temp_control.v
    Info (12023): Found entity 1: temp_control File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/output_files/temp_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/change_temp.v
    Info (12023): Found entity 1: change_temp File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/output_files/change_temp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/change_time.v
    Info (12023): Found entity 1: change_time File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/output_files/change_time.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/display_min_sec.v
    Info (12023): Found entity 1: display_min_sec File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/output_files/display_min_sec.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file output_files/new_input.v
Warning (10236): Verilog HDL Implicit Net warning at adc_final.v(45): created implicit net for "new_clock" File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at adc_final.v(63): created implicit net for "temp_units" File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 63
Info (12127): Elaborating entity "adc_final" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at adc_final.v(63): object "temp_units" assigned a value but never read File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 63
Warning (10858): Verilog HDL warning at adc_final.v(29): object input_time used but never assigned File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 29
Warning (10036): Verilog HDL or VHDL warning at adc_final.v(35): object "set_sec_units" assigned a value but never read File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 35
Warning (10036): Verilog HDL or VHDL warning at adc_final.v(35): object "set_sec_tens" assigned a value but never read File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 35
Warning (10858): Verilog HDL warning at adc_final.v(40): object temp_unit used but never assigned File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 40
Warning (10230): Verilog HDL assignment warning at adc_final.v(49): truncated value with size 32 to match size of target (6) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 49
Warning (10230): Verilog HDL assignment warning at adc_final.v(51): truncated value with size 32 to match size of target (6) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 51
Warning (10230): Verilog HDL assignment warning at adc_final.v(57): truncated value with size 32 to match size of target (4) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 57
Warning (10230): Verilog HDL assignment warning at adc_final.v(58): truncated value with size 32 to match size of target (4) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 58
Warning (10230): Verilog HDL assignment warning at adc_final.v(59): truncated value with size 32 to match size of target (4) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 59
Warning (10230): Verilog HDL assignment warning at adc_final.v(60): truncated value with size 32 to match size of target (4) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 60
Warning (10230): Verilog HDL assignment warning at adc_final.v(63): truncated value with size 32 to match size of target (1) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 63
Warning (10230): Verilog HDL assignment warning at adc_final.v(64): truncated value with size 32 to match size of target (4) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 64
Warning (10230): Verilog HDL assignment warning at adc_final.v(65): truncated value with size 32 to match size of target (4) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 65
Warning (10230): Verilog HDL assignment warning at adc_final.v(72): truncated value with size 32 to match size of target (10) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 72
Warning (10230): Verilog HDL assignment warning at adc_final.v(73): truncated value with size 32 to match size of target (10) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 73
Warning (10230): Verilog HDL assignment warning at adc_final.v(79): truncated value with size 32 to match size of target (6) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 79
Warning (10230): Verilog HDL assignment warning at adc_final.v(83): truncated value with size 32 to match size of target (6) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 83
Warning (10230): Verilog HDL assignment warning at adc_final.v(86): truncated value with size 32 to match size of target (6) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 86
Warning (10230): Verilog HDL assignment warning at adc_final.v(89): truncated value with size 32 to match size of target (6) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 89
Warning (10230): Verilog HDL assignment warning at adc_final.v(98): truncated value with size 32 to match size of target (10) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 98
Warning (10230): Verilog HDL assignment warning at adc_final.v(101): truncated value with size 32 to match size of target (10) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 101
Warning (10230): Verilog HDL assignment warning at adc_final.v(106): truncated value with size 32 to match size of target (4) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 106
Warning (10230): Verilog HDL assignment warning at adc_final.v(107): truncated value with size 32 to match size of target (4) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 107
Warning (10230): Verilog HDL assignment warning at adc_final.v(108): truncated value with size 32 to match size of target (4) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 108
Warning (10230): Verilog HDL assignment warning at adc_final.v(109): truncated value with size 32 to match size of target (4) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 109
Warning (10230): Verilog HDL assignment warning at adc_final.v(127): truncated value with size 32 to match size of target (10) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 127
Warning (10230): Verilog HDL assignment warning at adc_final.v(130): truncated value with size 32 to match size of target (10) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 130
Warning (10230): Verilog HDL assignment warning at adc_final.v(143): truncated value with size 32 to match size of target (10) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 143
Warning (10230): Verilog HDL assignment warning at adc_final.v(146): truncated value with size 32 to match size of target (10) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 146
Warning (10230): Verilog HDL assignment warning at adc_final.v(153): truncated value with size 32 to match size of target (10) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 153
Warning (10030): Net "input_time" at adc_final.v(29) has no driver or initial value, using a default initial value '0' File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 29
Warning (10030): Net "temp_unit" at adc_final.v(40) has no driver or initial value, using a default initial value '0' File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 40
Error (10028): Can't resolve multiple constant drivers for net "oven_temp[9]" at adc_final.v(139) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 139
Error (10029): Constant driver at adc_final.v(125) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 125
Error (10028): Can't resolve multiple constant drivers for net "oven_temp[8]" at adc_final.v(139) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 139
Error (10028): Can't resolve multiple constant drivers for net "oven_temp[7]" at adc_final.v(139) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 139
Error (10028): Can't resolve multiple constant drivers for net "oven_temp[6]" at adc_final.v(139) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 139
Error (10028): Can't resolve multiple constant drivers for net "oven_temp[5]" at adc_final.v(139) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 139
Error (10028): Can't resolve multiple constant drivers for net "oven_temp[4]" at adc_final.v(139) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 139
Error (10028): Can't resolve multiple constant drivers for net "oven_temp[3]" at adc_final.v(139) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 139
Error (10028): Can't resolve multiple constant drivers for net "oven_temp[2]" at adc_final.v(139) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 139
Error (10028): Can't resolve multiple constant drivers for net "oven_temp[1]" at adc_final.v(139) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 139
Error (10028): Can't resolve multiple constant drivers for net "oven_temp[0]" at adc_final.v(139) File: C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/adc_final.v Line: 139
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/output_files/adc_final.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 37 warnings
    Error: Peak virtual memory: 4717 megabytes
    Error: Processing ended: Thu Aug 15 01:03:47 2024
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/sistachss/Documents/Digital Circuit Design/Quartus/adc_final/output_files/adc_final.map.smsg.


