#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f8001814f50 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7f80018150c0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7f80018259f0_0 .var "a", 0 0;
v0x7f8001825aa0_0 .var "b", 0 0;
v0x7f8001825b30_0 .var "c", 0 0;
v0x7f8001825bc0_0 .var/i "mismatch_count", 31 0;
v0x7f8001825c50_0 .net "w", 0 0, L_0x7f8001825f30;  1 drivers
v0x7f8001825d20_0 .net "x", 0 0, L_0x7f8001826010;  1 drivers
v0x7f8001825dd0_0 .net "y", 0 0, L_0x7f8001826130;  1 drivers
v0x7f8001825e80_0 .net "z", 0 0, L_0x7f8001826210;  1 drivers
S_0x7f80018151e0 .scope module, "UUT" "top_module" 2 20, 3 1 0, S_0x7f8001814f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "w";
    .port_info 4 /OUTPUT 1 "x";
    .port_info 5 /OUTPUT 1 "y";
    .port_info 6 /OUTPUT 1 "z";
v0x7f8001815440_0 .net *"_ivl_5", 3 0, L_0x7f8001826370;  1 drivers
v0x7f80018254b0_0 .net "a", 0 0, v0x7f80018259f0_0;  1 drivers
v0x7f8001825550_0 .net "b", 0 0, v0x7f8001825aa0_0;  1 drivers
v0x7f80018255e0_0 .net "c", 0 0, v0x7f8001825b30_0;  1 drivers
v0x7f8001825680_0 .net "w", 0 0, L_0x7f8001825f30;  alias, 1 drivers
v0x7f8001825760_0 .net "x", 0 0, L_0x7f8001826010;  alias, 1 drivers
v0x7f8001825800_0 .net "y", 0 0, L_0x7f8001826130;  alias, 1 drivers
v0x7f80018258a0_0 .net "z", 0 0, L_0x7f8001826210;  alias, 1 drivers
L_0x7f8001825f30 .part L_0x7f8001826370, 3, 1;
L_0x7f8001826010 .part L_0x7f8001826370, 2, 1;
L_0x7f8001826130 .part L_0x7f8001826370, 1, 1;
L_0x7f8001826210 .part L_0x7f8001826370, 0, 1;
L_0x7f8001826370 .concat [ 1 1 1 1], v0x7f8001825b30_0, v0x7f8001825aa0_0, v0x7f8001825aa0_0, v0x7f80018259f0_0;
    .scope S_0x7f8001814f50;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8001825bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f80018259f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8001825aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8001825b30_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8001825c50_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.4, 6;
    %load/vec4 v0x7f8001825d20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.3, 10;
    %load/vec4 v0x7f8001825dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x7f8001825e80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 29 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b], Generated = [%b, %b, %b, %b], Reference = [%b, %b, %b, %b]", 1'b1, 1'b0, 1'b0, v0x7f8001825c50_0, v0x7f8001825d20_0, v0x7f8001825dd0_0, v0x7f8001825e80_0, 1'b1, 1'b0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7f8001825bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8001825bc0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 34 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f80018259f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8001825aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8001825b30_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8001825c50_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.9, 6;
    %load/vec4 v0x7f8001825d20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.8, 10;
    %load/vec4 v0x7f8001825dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v0x7f8001825e80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %vpi_call 2 41 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b, %b, %b, %b], Reference = [%b, %b, %b, %b]", 1'b0, 1'b0, 1'b1, v0x7f8001825c50_0, v0x7f8001825d20_0, v0x7f8001825dd0_0, v0x7f8001825e80_0, 1'b0, 1'b0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7f8001825bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8001825bc0_0, 0, 32;
    %jmp T_0.6;
T_0.5 ;
    %vpi_call 2 46 "$display", "Test 1 passed!" {0 0 0};
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f80018259f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8001825aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8001825b30_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8001825c50_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.14, 6;
    %load/vec4 v0x7f8001825d20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.14;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.13, 10;
    %load/vec4 v0x7f8001825dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.12, 9;
    %load/vec4 v0x7f8001825e80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.12;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 53 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b, %b, %b, %b], Reference = [%b, %b, %b, %b]", 1'b0, 1'b0, 1'b1, v0x7f8001825c50_0, v0x7f8001825d20_0, v0x7f8001825dd0_0, v0x7f8001825e80_0, 1'b0, 1'b0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7f8001825bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8001825bc0_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 58 "$display", "Test 2 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f80018259f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8001825aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8001825b30_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8001825c50_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.19, 6;
    %load/vec4 v0x7f8001825d20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.19;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.18, 10;
    %load/vec4 v0x7f8001825dd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.17, 9;
    %load/vec4 v0x7f8001825e80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.17;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %vpi_call 2 65 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b, %b, %b, %b], Reference = [%b, %b, %b, %b]", 1'b0, 1'b1, 1'b1, v0x7f8001825c50_0, v0x7f8001825d20_0, v0x7f8001825dd0_0, v0x7f8001825e80_0, 1'b0, 1'b1, 1'b1, 1'b1 {0 0 0};
    %load/vec4 v0x7f8001825bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8001825bc0_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %vpi_call 2 70 "$display", "Test 3 passed!" {0 0 0};
T_0.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f80018259f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8001825aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8001825b30_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8001825c50_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.24, 6;
    %load/vec4 v0x7f8001825d20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.24;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.23, 10;
    %load/vec4 v0x7f8001825dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.22, 9;
    %load/vec4 v0x7f8001825e80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.22;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %vpi_call 2 77 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b], Generated = [%b, %b, %b, %b], Reference = [%b, %b, %b, %b]", 1'b1, 1'b0, 1'b1, v0x7f8001825c50_0, v0x7f8001825d20_0, v0x7f8001825dd0_0, v0x7f8001825e80_0, 1'b1, 1'b0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7f8001825bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8001825bc0_0, 0, 32;
    %jmp T_0.21;
T_0.20 ;
    %vpi_call 2 82 "$display", "Test 4 passed!" {0 0 0};
T_0.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f80018259f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8001825aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8001825b30_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8001825c50_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.29, 6;
    %load/vec4 v0x7f8001825d20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.29;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.28, 10;
    %load/vec4 v0x7f8001825dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.27, 9;
    %load/vec4 v0x7f8001825e80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.27;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %vpi_call 2 89 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b], Generated = [%b, %b, %b, %b], Reference = [%b, %b, %b, %b]", 1'b1, 1'b0, 1'b1, v0x7f8001825c50_0, v0x7f8001825d20_0, v0x7f8001825dd0_0, v0x7f8001825e80_0, 1'b1, 1'b0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7f8001825bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8001825bc0_0, 0, 32;
    %jmp T_0.26;
T_0.25 ;
    %vpi_call 2 94 "$display", "Test 5 passed!" {0 0 0};
T_0.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f80018259f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8001825aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8001825b30_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8001825c50_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.34, 6;
    %load/vec4 v0x7f8001825d20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.34;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.33, 10;
    %load/vec4 v0x7f8001825dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.33;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.32, 9;
    %load/vec4 v0x7f8001825e80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.32;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.30, 8;
    %vpi_call 2 101 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b], Generated = [%b, %b, %b, %b], Reference = [%b, %b, %b, %b]", 1'b1, 1'b0, 1'b1, v0x7f8001825c50_0, v0x7f8001825d20_0, v0x7f8001825dd0_0, v0x7f8001825e80_0, 1'b1, 1'b0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7f8001825bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8001825bc0_0, 0, 32;
    %jmp T_0.31;
T_0.30 ;
    %vpi_call 2 106 "$display", "Test 6 passed!" {0 0 0};
T_0.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f80018259f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8001825aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8001825b30_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8001825c50_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.39, 6;
    %load/vec4 v0x7f8001825d20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.39;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.38, 10;
    %load/vec4 v0x7f8001825dd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.38;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.37, 9;
    %load/vec4 v0x7f8001825e80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.37;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.35, 8;
    %vpi_call 2 113 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b], Generated = [%b, %b, %b, %b], Reference = [%b, %b, %b, %b]", 1'b0, 1'b1, 1'b0, v0x7f8001825c50_0, v0x7f8001825d20_0, v0x7f8001825dd0_0, v0x7f8001825e80_0, 1'b0, 1'b1, 1'b1, 1'b0 {0 0 0};
    %load/vec4 v0x7f8001825bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8001825bc0_0, 0, 32;
    %jmp T_0.36;
T_0.35 ;
    %vpi_call 2 118 "$display", "Test 7 passed!" {0 0 0};
T_0.36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f80018259f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8001825aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8001825b30_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8001825c50_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.44, 6;
    %load/vec4 v0x7f8001825d20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.44;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.43, 10;
    %load/vec4 v0x7f8001825dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.43;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.42, 9;
    %load/vec4 v0x7f8001825e80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.42;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.40, 8;
    %vpi_call 2 125 "$display", "Mismatch at index 8: Inputs = [%b, %b, %b], Generated = [%b, %b, %b, %b], Reference = [%b, %b, %b, %b]", 1'b0, 1'b0, 1'b1, v0x7f8001825c50_0, v0x7f8001825d20_0, v0x7f8001825dd0_0, v0x7f8001825e80_0, 1'b0, 1'b0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7f8001825bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8001825bc0_0, 0, 32;
    %jmp T_0.41;
T_0.40 ;
    %vpi_call 2 130 "$display", "Test 8 passed!" {0 0 0};
T_0.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f80018259f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8001825aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8001825b30_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8001825c50_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.49, 6;
    %load/vec4 v0x7f8001825d20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.49;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.48, 10;
    %load/vec4 v0x7f8001825dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.48;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.47, 9;
    %load/vec4 v0x7f8001825e80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.47;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.45, 8;
    %vpi_call 2 137 "$display", "Mismatch at index 9: Inputs = [%b, %b, %b], Generated = [%b, %b, %b, %b], Reference = [%b, %b, %b, %b]", 1'b1, 1'b0, 1'b1, v0x7f8001825c50_0, v0x7f8001825d20_0, v0x7f8001825dd0_0, v0x7f8001825e80_0, 1'b1, 1'b0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7f8001825bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8001825bc0_0, 0, 32;
    %jmp T_0.46;
T_0.45 ;
    %vpi_call 2 142 "$display", "Test 9 passed!" {0 0 0};
T_0.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f80018259f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8001825aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8001825b30_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8001825c50_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.54, 6;
    %load/vec4 v0x7f8001825d20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.54;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.53, 10;
    %load/vec4 v0x7f8001825dd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.53;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.52, 9;
    %load/vec4 v0x7f8001825e80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.52;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.50, 8;
    %vpi_call 2 149 "$display", "Mismatch at index 10: Inputs = [%b, %b, %b], Generated = [%b, %b, %b, %b], Reference = [%b, %b, %b, %b]", 1'b1, 1'b1, 1'b0, v0x7f8001825c50_0, v0x7f8001825d20_0, v0x7f8001825dd0_0, v0x7f8001825e80_0, 1'b1, 1'b1, 1'b1, 1'b0 {0 0 0};
    %load/vec4 v0x7f8001825bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8001825bc0_0, 0, 32;
    %jmp T_0.51;
T_0.50 ;
    %vpi_call 2 154 "$display", "Test 10 passed!" {0 0 0};
T_0.51 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f80018259f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8001825aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8001825b30_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8001825c50_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.59, 6;
    %load/vec4 v0x7f8001825d20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.59;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.58, 10;
    %load/vec4 v0x7f8001825dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.58;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.57, 9;
    %load/vec4 v0x7f8001825e80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.57;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.55, 8;
    %vpi_call 2 161 "$display", "Mismatch at index 11: Inputs = [%b, %b, %b], Generated = [%b, %b, %b, %b], Reference = [%b, %b, %b, %b]", 1'b1, 1'b0, 1'b1, v0x7f8001825c50_0, v0x7f8001825d20_0, v0x7f8001825dd0_0, v0x7f8001825e80_0, 1'b1, 1'b0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7f8001825bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8001825bc0_0, 0, 32;
    %jmp T_0.56;
T_0.55 ;
    %vpi_call 2 166 "$display", "Test 11 passed!" {0 0 0};
T_0.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f80018259f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8001825aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8001825b30_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8001825c50_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.64, 6;
    %load/vec4 v0x7f8001825d20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.64;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.63, 10;
    %load/vec4 v0x7f8001825dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.63;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.62, 9;
    %load/vec4 v0x7f8001825e80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.62;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.60, 8;
    %vpi_call 2 173 "$display", "Mismatch at index 12: Inputs = [%b, %b, %b], Generated = [%b, %b, %b, %b], Reference = [%b, %b, %b, %b]", 1'b1, 1'b0, 1'b1, v0x7f8001825c50_0, v0x7f8001825d20_0, v0x7f8001825dd0_0, v0x7f8001825e80_0, 1'b1, 1'b0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7f8001825bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8001825bc0_0, 0, 32;
    %jmp T_0.61;
T_0.60 ;
    %vpi_call 2 178 "$display", "Test 12 passed!" {0 0 0};
T_0.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f80018259f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8001825aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8001825b30_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8001825c50_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.69, 6;
    %load/vec4 v0x7f8001825d20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.69;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.68, 10;
    %load/vec4 v0x7f8001825dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.68;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.67, 9;
    %load/vec4 v0x7f8001825e80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.67;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.65, 8;
    %vpi_call 2 185 "$display", "Mismatch at index 13: Inputs = [%b, %b, %b], Generated = [%b, %b, %b, %b], Reference = [%b, %b, %b, %b]", 1'b1, 1'b0, 1'b0, v0x7f8001825c50_0, v0x7f8001825d20_0, v0x7f8001825dd0_0, v0x7f8001825e80_0, 1'b1, 1'b0, 1'b0, 1'b0 {0 0 0};
    %load/vec4 v0x7f8001825bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8001825bc0_0, 0, 32;
    %jmp T_0.66;
T_0.65 ;
    %vpi_call 2 190 "$display", "Test 13 passed!" {0 0 0};
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f80018259f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8001825aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8001825b30_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8001825c50_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.74, 6;
    %load/vec4 v0x7f8001825d20_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.74;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.73, 10;
    %load/vec4 v0x7f8001825dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.73;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.72, 9;
    %load/vec4 v0x7f8001825e80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.72;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.70, 8;
    %vpi_call 2 197 "$display", "Mismatch at index 14: Inputs = [%b, %b, %b], Generated = [%b, %b, %b, %b], Reference = [%b, %b, %b, %b]", 1'b0, 1'b0, 1'b1, v0x7f8001825c50_0, v0x7f8001825d20_0, v0x7f8001825dd0_0, v0x7f8001825e80_0, 1'b0, 1'b0, 1'b0, 1'b1 {0 0 0};
    %load/vec4 v0x7f8001825bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8001825bc0_0, 0, 32;
    %jmp T_0.71;
T_0.70 ;
    %vpi_call 2 202 "$display", "Test 14 passed!" {0 0 0};
T_0.71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f80018259f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8001825aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8001825b30_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f8001825c50_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_0.79, 6;
    %load/vec4 v0x7f8001825d20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.79;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.78, 10;
    %load/vec4 v0x7f8001825dd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.78;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.77, 9;
    %load/vec4 v0x7f8001825e80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.77;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.75, 8;
    %vpi_call 2 209 "$display", "Mismatch at index 15: Inputs = [%b, %b, %b], Generated = [%b, %b, %b, %b], Reference = [%b, %b, %b, %b]", 1'b1, 1'b1, 1'b0, v0x7f8001825c50_0, v0x7f8001825d20_0, v0x7f8001825dd0_0, v0x7f8001825e80_0, 1'b1, 1'b1, 1'b1, 1'b0 {0 0 0};
    %load/vec4 v0x7f8001825bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8001825bc0_0, 0, 32;
    %jmp T_0.76;
T_0.75 ;
    %vpi_call 2 214 "$display", "Test 15 passed!" {0 0 0};
T_0.76 ;
    %load/vec4 v0x7f8001825bc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.80, 4;
    %vpi_call 2 218 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.81;
T_0.80 ;
    %vpi_call 2 220 "$display", "%0d mismatches out of %0d total tests.", v0x7f8001825bc0_0, 32'sb00000000000000000000000000010000 {0 0 0};
T_0.81 ;
    %vpi_call 2 221 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Wire4_0_tb.v";
    "Self-calibration/modules/Wire4.v";
