<html><head><title>Icestorm: SWP (64-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>SWP (64-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  swp x0, x1, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 70 nops): 2.000</p><p>Issues: 2.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 2.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>72006</td><td>34529</td><td>2013</td><td>1</td><td>2012</td><td>2000</td><td>11770</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34155</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11770</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>35089</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11772</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34268</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11770</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34108</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11770</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34117</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11770</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34128</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11770</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34119</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11770</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34122</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11770</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr><tr><td>72004</td><td>34108</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>11770</td><td>2000</td><td>2000</td><td>4000</td><td>1</td><td>2000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  swp x0, x1, [x6]
  add x6, x6, 8</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0062</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>30209</td><td>30910</td><td>30333</td><td>10188</td><td>20145</td><td>10188</td><td>20006</td><td>32918</td><td>128152</td><td>30109</td><td>10203</td><td>20007</td><td>10202</td><td>40012</td><td>10002</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>30062</td><td>30105</td><td>10102</td><td>20003</td><td>10102</td><td>20005</td><td>32911</td><td>128240</td><td>30107</td><td>10202</td><td>20006</td><td>10202</td><td>40012</td><td>10002</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>30062</td><td>30105</td><td>10102</td><td>20003</td><td>10102</td><td>20005</td><td>32911</td><td>128298</td><td>30107</td><td>10202</td><td>20006</td><td>10202</td><td>40012</td><td>10002</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>30064</td><td>30105</td><td>10102</td><td>20003</td><td>10102</td><td>20005</td><td>32911</td><td>128252</td><td>30107</td><td>10202</td><td>20006</td><td>10202</td><td>40012</td><td>10002</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>30062</td><td>30105</td><td>10102</td><td>20003</td><td>10102</td><td>20005</td><td>32911</td><td>128188</td><td>30107</td><td>10202</td><td>20006</td><td>10202</td><td>40012</td><td>10002</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>30062</td><td>30105</td><td>10102</td><td>20003</td><td>10102</td><td>20005</td><td>32911</td><td>128290</td><td>30107</td><td>10202</td><td>20006</td><td>10202</td><td>40012</td><td>10002</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>30062</td><td>30105</td><td>10102</td><td>20003</td><td>10102</td><td>20005</td><td>32911</td><td>128290</td><td>30107</td><td>10202</td><td>20006</td><td>10202</td><td>40012</td><td>10002</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>30062</td><td>30105</td><td>10102</td><td>20003</td><td>10102</td><td>20005</td><td>32908</td><td>127990</td><td>30107</td><td>10202</td><td>20006</td><td>10202</td><td>40012</td><td>10002</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>30062</td><td>30104</td><td>10102</td><td>20002</td><td>10102</td><td>20005</td><td>32911</td><td>128152</td><td>30107</td><td>10202</td><td>20006</td><td>10202</td><td>40012</td><td>10002</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>30062</td><td>30105</td><td>10102</td><td>20003</td><td>10102</td><td>20005</td><td>32911</td><td>128224</td><td>30107</td><td>10202</td><td>20006</td><td>10202</td><td>40012</td><td>10002</td><td>20000</td><td>10100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0055</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>30029</td><td>30715</td><td>30219</td><td>10089</td><td>20130</td><td>10089</td><td>20005</td><td>32642</td><td>129151</td><td>30017</td><td>10022</td><td>20006</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>30062</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>32602</td><td>129152</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>30056</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>32602</td><td>129042</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>30055</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>32602</td><td>129098</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>30055</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>32602</td><td>129018</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>30056</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>32602</td><td>129143</td><td>30010</td><td>10020</td><td>20000</td><td>10023</td><td>40013</td><td>10003</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>30058</td><td>30014</td><td>10012</td><td>20002</td><td>10012</td><td>20000</td><td>32602</td><td>129153</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>30058</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>32602</td><td>129177</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>30058</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>32602</td><td>129052</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>30058</td><td>30011</td><td>10011</td><td>20000</td><td>10010</td><td>20000</td><td>32602</td><td>129257</td><td>30010</td><td>10020</td><td>20000</td><td>10020</td><td>40000</td><td>10001</td><td>20000</td><td>10010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  swp x0, x1, [x6]</pre><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 10.4969</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>20206</td><td>101466</td><td>20173</td><td>101</td><td>20072</td><td>100</td><td>20010</td><td>499</td><td>1803853</td><td>20110</td><td>200</td><td>20022</td><td>200</td><td>40040</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>103764</td><td>20140</td><td>101</td><td>20039</td><td>100</td><td>20024</td><td>500</td><td>1867084</td><td>20124</td><td>200</td><td>20072</td><td>200</td><td>40064</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20205</td><td>104841</td><td>20168</td><td>104</td><td>20064</td><td>104</td><td>20041</td><td>500</td><td>1855249</td><td>20141</td><td>200</td><td>20112</td><td>200</td><td>41184</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>108009</td><td>20150</td><td>101</td><td>20049</td><td>100</td><td>20056</td><td>500</td><td>1848888</td><td>20156</td><td>200</td><td>20168</td><td>200</td><td>40352</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>112640</td><td>20128</td><td>101</td><td>20027</td><td>100</td><td>20030</td><td>500</td><td>1939091</td><td>20130</td><td>200</td><td>20088</td><td>200</td><td>40220</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>104155</td><td>20113</td><td>101</td><td>20012</td><td>100</td><td>20032</td><td>501</td><td>1856492</td><td>20132</td><td>200</td><td>20096</td><td>200</td><td>40752</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>104581</td><td>20143</td><td>101</td><td>20042</td><td>100</td><td>20019</td><td>500</td><td>1867192</td><td>20119</td><td>200</td><td>20060</td><td>200</td><td>40008</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>103634</td><td>20101</td><td>101</td><td>20000</td><td>100</td><td>20065</td><td>500</td><td>1852952</td><td>20165</td><td>200</td><td>20172</td><td>202</td><td>40844</td><td>2</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>104435</td><td>20104</td><td>101</td><td>20003</td><td>100</td><td>20038</td><td>410</td><td>1851827</td><td>20140</td><td>204</td><td>20098</td><td>200</td><td>40104</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>105243</td><td>20115</td><td>101</td><td>20014</td><td>100</td><td>20044</td><td>433</td><td>1878740</td><td>20147</td><td>206</td><td>20114</td><td>200</td><td>40144</td><td>1</td><td>20000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 10.0384</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>20025</td><td>100700</td><td>20062</td><td>11</td><td>20051</td><td>10</td><td>20000</td><td>50</td><td>1779129</td><td>20010</td><td>20</td><td>20004</td><td>20</td><td>40008</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr><tr><td>20024</td><td>100080</td><td>20011</td><td>11</td><td>20000</td><td>10</td><td>20000</td><td>50</td><td>1779003</td><td>20010</td><td>20</td><td>20000</td><td>20</td><td>40264</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr><tr><td>20024</td><td>100417</td><td>20017</td><td>11</td><td>20006</td><td>10</td><td>20004</td><td>50</td><td>1785766</td><td>20014</td><td>20</td><td>20012</td><td>20</td><td>40132</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr><tr><td>20024</td><td>100429</td><td>20027</td><td>11</td><td>20016</td><td>10</td><td>20028</td><td>50</td><td>1784019</td><td>20038</td><td>20</td><td>20064</td><td>20</td><td>40168</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr><tr><td>20024</td><td>100446</td><td>20023</td><td>11</td><td>20012</td><td>10</td><td>20000</td><td>50</td><td>1779003</td><td>20010</td><td>20</td><td>20000</td><td>20</td><td>40000</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr><tr><td>20024</td><td>100073</td><td>20011</td><td>11</td><td>20000</td><td>10</td><td>20000</td><td>50</td><td>1779003</td><td>20010</td><td>20</td><td>20000</td><td>20</td><td>40000</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr><tr><td>20024</td><td>100073</td><td>20011</td><td>11</td><td>20000</td><td>10</td><td>20000</td><td>50</td><td>1779003</td><td>20010</td><td>20</td><td>20000</td><td>20</td><td>40000</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr><tr><td>20024</td><td>100073</td><td>20011</td><td>11</td><td>20000</td><td>10</td><td>20074</td><td>50</td><td>1781278</td><td>20084</td><td>20</td><td>20120</td><td>20</td><td>40072</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr><tr><td>20024</td><td>100246</td><td>20020</td><td>11</td><td>20009</td><td>10</td><td>20016</td><td>50</td><td>1784145</td><td>20026</td><td>20</td><td>20042</td><td>20</td><td>40104</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr><tr><td>20024</td><td>100155</td><td>20018</td><td>11</td><td>20007</td><td>10</td><td>20009</td><td>50</td><td>1778625</td><td>20019</td><td>20</td><td>20016</td><td>20</td><td>40032</td><td>1</td><td>20000</td><td>0</td><td>10</td></tr></table></div></div></div></div></body></html>