clk_wiz_sim_netlist.v,verilog,xil_defaultlib,../../../../RSA.gen/sources_1/ip/clk_wiz/clk_wiz_sim_netlist.v,incdir="../../../../RSA.gen/sources_1/ip/clk_wiz"
glbl.v,Verilog,xil_defaultlib,glbl.v
