;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	CMP @127, 106
	SUB @127, 103
	SPL 0, <-2
	CMP @127, 103
	SPL 0, <-2
	SUB @121, 103
	ADD 130, 9
	SPL -1, @-20
	DJN -67, @-20
	MOV -7, <-20
	ADD 150, 9
	CMP 10, 10
	ADD 210, 31
	SUB #0, @0
	CMP @127, 103
	ADD 130, 9
	ADD 130, 9
	SLT <0, @2
	SUB @0, @2
	SUB #0, @2
	ADD 210, 60
	ADD 210, 60
	SUB 0, -40
	SUB <0, @2
	SUB @121, 103
	SUB @0, @2
	SUB @0, 19
	SUB @127, 106
	SUB @121, 103
	MOV -1, <-26
	MOV -1, <-26
	SUB @127, 106
	SPL 0, <-2
	MOV @121, 106
	CMP @121, 103
	SPL 130, 9
	SPL 0, <-2
	MOV @121, 106
	SPL 130, 9
	MOV @121, 106
	ADD 210, 31
	SPL 210, 31
	DAT #0, <2
	CMP @127, 106
