Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 17 15:30:14 2025
| Host         : DESKTOP-FKD1H61 running 64-bit major release  (build 9200)
| Command      : report_drc -file system_drc_opted.rpt -pb system_drc_opted.pb -rpx system_drc_opted.rpx
| Design       : system
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 6
+--------+----------+------------------+------------+
| Rule   | Severity | Description      | Violations |
+--------+----------+------------------+------------+
| DPIP-1 | Warning  | Input pipelining | 6          |
+--------+----------+------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP ip_fir_0/U0/ip_fir_v1_0_S_AXI_inst/fir_inst/output_sum_reg input ip_fir_0/U0/ip_fir_v1_0_S_AXI_inst/fir_inst/output_sum_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP ip_fir_0/U0/ip_fir_v1_0_S_AXI_inst/fir_inst/output_sum_reg input ip_fir_0/U0/ip_fir_v1_0_S_AXI_inst/fir_inst/output_sum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP ip_fir_0/U0/ip_fir_v1_0_S_AXI_inst/fir_inst/y_temp_0_reg input ip_fir_0/U0/ip_fir_v1_0_S_AXI_inst/fir_inst/y_temp_0_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP ip_fir_0/U0/ip_fir_v1_0_S_AXI_inst/fir_inst/y_temp_0_reg input ip_fir_0/U0/ip_fir_v1_0_S_AXI_inst/fir_inst/y_temp_0_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP ip_fir_0/U0/ip_fir_v1_0_S_AXI_inst/fir_inst/y_temp_1_reg input ip_fir_0/U0/ip_fir_v1_0_S_AXI_inst/fir_inst/y_temp_1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP ip_fir_0/U0/ip_fir_v1_0_S_AXI_inst/fir_inst/y_temp_1_reg input ip_fir_0/U0/ip_fir_v1_0_S_AXI_inst/fir_inst/y_temp_1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>


