0.6
2018.3
Dec  7 2018
00:33:28
D:/Dlatch/Dlatch.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Dlatch/Dlatch.srcs/sim_1/new/testbench.sv,1695191487,systemVerilog,,,,dlatch_tb,,,,,,,,
D:/Dlatch/Dlatch.srcs/sources_1/new/Dlatch.sv,1695191928,systemVerilog,,D:/Dlatch/Dlatch.srcs/sim_1/new/testbench.sv,,dlatch,,,,,,,,
