#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb  5 10:08:05 2020
# Process ID: 78782
# Current directory: /home/alkozyre/cernbox/Alexey_BTL/scripts/example
# Command line: vivado
# Log file: /home/alkozyre/cernbox/Alexey_BTL/scripts/example/vivado.log
# Journal file: /home/alkozyre/cernbox/Alexey_BTL/scripts/example/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 6688.414 ; gain = 203.102 ; free physical = 5531 ; free virtual = 17709
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 1 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
reset_run synth_1
launch_runs impl_1 -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Feb  5 12:16:01 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/synth_1/runme.log
[Wed Feb  5 12:16:01 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Feb  5 12:27:51 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_13/lpgbt-fpga-kcu105_Ver_13.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
save_project_as lpgbt-fpga-kcu105_Ver_14 /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14 -force
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'vio_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'vio_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'xlx_ku_mgt_ip_10g24'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'xlx_ku_mgt_ip_10g24'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_reg_types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_decode_ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/PRBS/prbs_pattern_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/PRBS/prbs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prbs'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_clock_div'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/PRBS/gbt_rx_checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gbt_rx_checker'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/gbtsc_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gbtsc_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/IC/ic_deserializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ic_deserializer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/IC/ic_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ic_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/IC/ic_rx_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ic_rx_fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/IC/ic_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ic_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/IC/ic_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ic_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_trans_decl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_fabric_sel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_fabric_sel'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/new/ipBUS_EC_bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipBUS_EC_bram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_bram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_ctrlreg_v.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_ctrlreg_v'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_reg_v.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_reg_v'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/led_stretcher.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'led_stretcher'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/ipbus_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ipbus_example'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/ipBUS_Lib/sources_1/payload_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'payload'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_deserializer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_deserializer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_rx_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_rx_fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sim_1/imports/sim_1/SCA_work_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SCA_work_TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/xsim.dir/SCA_work_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb  5 13:01:19 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SCA_work_TB_behav -key {Behavioral:sim_1:Functional:SCA_work_TB} -tclbatch {SCA_work_TB.tcl} -view {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg
source SCA_work_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
ERROR: Array sizes do not match, left array has 6 elements, right array has 32 elements
Time: 0 ps  Iteration: 1  Process: /SCA_work_TB/PayLD/example/lpGBTsc_inst/sca_inst/\sca_gen(0)\/tx_inst/hdlcproc
  File: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd

HDL Line: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd:111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SCA_work_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 7927.727 ; gain = 32.070 ; free physical = 13821 ; free virtual = 25220
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7975.750 ; gain = 0.000 ; free physical = 5347 ; free virtual = 16751
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7975.750 ; gain = 0.000 ; free physical = 5339 ; free virtual = 16743
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
current_wave_config {SCA_work_TB_behav.wcfg}
SCA_work_TB_behav.wcfg
add_wave {{/SCA_work_TB/PayLD/example/lpGBTsc_inst/sca_inst/\sca_gen(0)\/tx_inst/offset_pos_s}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7975.750 ; gain = 0.000 ; free physical = 4825 ; free virtual = 16242
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
current_wave_config {SCA_work_TB_behav.wcfg}
SCA_work_TB_behav.wcfg
add_wave {{/SCA_work_TB/PayLD/example/lpGBTsc_inst/sca_inst/\sca_gen(0)\/tx_inst/hdlc_state}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7975.750 ; gain = 0.000 ; free physical = 24444 ; free virtual = 37041
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 7975.750 ; gain = 0.000 ; free physical = 24345 ; free virtual = 36955
current_wave_config {SCA_work_TB_behav.wcfg}
SCA_work_TB_behav.wcfg
add_wave {{/SCA_work_TB/PayLD/example/lpGBTsc_inst/sca_inst/\sca_gen(0)\/tx_inst/reg_pos_s}} 
current_wave_config {SCA_work_TB_behav.wcfg}
SCA_work_TB_behav.wcfg
add_wave {{/SCA_work_TB/PayLD/example/lpGBTsc_inst/sca_inst/\sca_gen(0)\/tx_inst/high_lvl_cnter_s}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7975.750 ; gain = 0.000 ; free physical = 24385 ; free virtual = 36997
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sim_1/imports/sim_1/SCA_work_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SCA_work_TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7994.758 ; gain = 19.008 ; free physical = 24381 ; free virtual = 36993
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
current_wave_config {SCA_work_TB_behav.wcfg}
SCA_work_TB_behav.wcfg
add_wave {{/SCA_work_TB/PayLD/example/lpGBTsc_inst/sca_inst/\sca_gen(0)\/tx_inst/IDLE_PACKET}} 
current_wave_config {SCA_work_TB_behav.wcfg}
SCA_work_TB_behav.wcfg
add_wave {{/SCA_work_TB/PayLD/example/lpGBTsc_inst/sca_inst/\sca_gen(0)\/tx_inst/DELIMITER_PACKET}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7994.758 ; gain = 0.000 ; free physical = 24033 ; free virtual = 36696
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sim_1/imports/sim_1/SCA_work_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SCA_work_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8006.758 ; gain = 0.000 ; free physical = 24011 ; free virtual = 36676
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8022.766 ; gain = 0.000 ; free physical = 24008 ; free virtual = 36673
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sim_1/imports/sim_1/SCA_work_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SCA_work_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8035.773 ; gain = 0.000 ; free physical = 23945 ; free virtual = 36610
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8046.777 ; gain = 0.000 ; free physical = 23960 ; free virtual = 36626
update_compile_order -fileset sources_1
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8094.801 ; gain = 0.000 ; free physical = 23945 ; free virtual = 36615
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8110.809 ; gain = 0.000 ; free physical = 24143 ; free virtual = 36813
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8128.816 ; gain = 0.000 ; free physical = 24134 ; free virtual = 36806
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8144.824 ; gain = 0.000 ; free physical = 24086 ; free virtual = 36758
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 8144.824 ; gain = 0.000 ; free physical = 24125 ; free virtual = 36797
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 8144.824 ; gain = 0.000 ; free physical = 24118 ; free virtual = 36790
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 8144.824 ; gain = 0.000 ; free physical = 24100 ; free virtual = 36772
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8160.832 ; gain = 0.000 ; free physical = 24277 ; free virtual = 37038
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8176.840 ; gain = 0.000 ; free physical = 24271 ; free virtual = 37032
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/imports/sources_1/GBT-SC/SCA/sca_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sca_tx'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 8176.840 ; gain = 0.000 ; free physical = 24261 ; free virtual = 37025
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/software/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SCA_work_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj SCA_work_TB_vlog.prj
xvhdl --incr --relax -prj SCA_work_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sim_1/imports/sim_1/SCA_work_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SCA_work_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 27c5438e94504af38a8c0c053d25b1d1 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCA_work_TB_behav xil_defaultlib.SCA_work_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipbus
Compiling package xil_defaultlib.ipbus_reg_types
Compiling package xil_defaultlib.ipbus_decode_ipbus_example
Compiling package xil_defaultlib.prbs_pattern_generator
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.sca_pkg
Compiling package xil_defaultlib.ipbus_trans_decl
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.gbt_rx_checker [\gbt_rx_checker(seed_length=31,n...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_fabric_sel [\ipbus_fabric_sel(nslv=24,sel_wi...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_ctrlreg_v [ipbus_ctrlreg_v_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.ipbus_bram [ipbus_bram_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs [\prbs(seed="00000000000000010100...]
Compiling architecture rtl of entity xil_defaultlib.ipbus_reg_v [ipbus_reg_v_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_tx [sca_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_deserializer [sca_deserializer_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx_fifo [sca_rx_fifo_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_rx [sca_rx_default]
Compiling architecture behaviour of entity xil_defaultlib.sca_top [sca_top_default]
Compiling architecture behaviour of entity xil_defaultlib.ic_tx [\ic_tx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_deserializer [ic_deserializer_default]
Compiling architecture behavioral of entity xil_defaultlib.ic_rx_fifo [\ic_rx_fifo(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_rx [\ic_rx(g_fifo_depth=16)\]
Compiling architecture behaviour of entity xil_defaultlib.ic_top [\ic_top(g_tolpgbt=1,g_fifo_depth...]
Compiling architecture behaviour of entity xil_defaultlib.gbtsc_top [\gbtsc_top(g_ic_fifo_depth=16,g_...]
Compiling architecture rtl of entity xil_defaultlib.ipBUS_EC_bram [ipbus_ec_bram_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity xil_defaultlib.ipbus_clock_div [ipbus_clock_div_default]
Compiling architecture rtl of entity xil_defaultlib.led_stretcher [led_stretcher_default]
Compiling architecture rtl of entity xil_defaultlib.ipbus_example [ipbus_example_default]
Compiling architecture rtl of entity xil_defaultlib.payload [payload_default]
Compiling architecture behavioral of entity xil_defaultlib.sca_work_tb
Built simulation snapshot SCA_work_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module SCA_work_TB.PayLD.example.slave1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave9.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module SCA_work_TB.PayLD.example.slave10.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 177430, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 502964, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 506088, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 509212, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 512336, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 515460, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 518584, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 521708, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 524832, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 527956, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 531080, Instance: SCA_work_TB.PayLD.example.slave6.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 662288, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 665412, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 668536, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 671660, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 674784, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 677908, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 681032, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 684156, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 687280, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 690404, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 693528, Instance: SCA_work_TB.PayLD.example.slave7.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 824736, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 827860, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 830984, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 834108, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 837232, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 840356, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 843480, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 846604, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 849728, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 852852, Instance: SCA_work_TB.PayLD.example.slave8.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8189.848 ; gain = 0.000 ; free physical = 24243 ; free virtual = 37008
run 20 us
blk_mem_gen_v8_4_2 collision detected at time: 2725970, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3726030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4177670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 1, B write address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4726090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5726150, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 7274630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8274690, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 9274750, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10178030, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 10726450, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12242670, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 12726570, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 12791090, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 5, B write address: 5
blk_mem_gen_v8_4_2 collision detected at time: 13726630, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 15275110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16275170, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16888110, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 4, B write address: 4
blk_mem_gen_v8_4_2 collision detected at time: 17275230, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18275290, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 18823710, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
blk_mem_gen_v8_4_2 collision detected at time: 19952810, Instance: SCA_work_TB.PayLD.example.slave2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A read address: 0, B write address: 0
save_wave_config {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sim_1/imports/lpgbt-fpga-kcu105_Ver_13/SCA_work_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Feb  5 15:33:41 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/synth_1/runme.log
[Wed Feb  5 15:33:41 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Feb  5 15:50:16 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_1]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
set_property OUTPUT_VALUE 1 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
reset_run synth_1
launch_runs impl_1 -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Feb  5 16:06:29 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/synth_1/runme.log
[Wed Feb  5 16:06:29 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Feb  5 16:17:02 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
reset_run synth_1
launch_runs impl_1 -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Feb  5 16:38:47 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/synth_1/runme.log
[Wed Feb  5 16:38:47 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Feb  5 16:49:34 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
reset_run synth_1
launch_runs impl_1 -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Feb  5 17:05:37 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/synth_1/runme.log
[Wed Feb  5 17:05:37 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Feb  5 17:16:25 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Feb  5 18:15:43 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/synth_1/runme.log
[Wed Feb  5 18:15:44 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/runme.log
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
set_property OUTPUT_VALUE 1 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
close_hw
reset_run synth_1
launch_runs impl_1 -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Feb  5 18:35:26 2020] Launched synth_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/synth_1/runme.log
[Wed Feb  5 18:35:26 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.srcs/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci' is already up-to-date
[Wed Feb  5 18:47:06 2020] Launched impl_1...
Run output will be captured here: /home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
open_run impl_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 222 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8267.047 ; gain = 44.996 ; free physical = 20149 ; free virtual = 33758
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
set_property OUTPUT_VALUE 1 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes lpgbtfpga_downlinkrst_s -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {lpgbtfpga_downlinkrst_s} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308957536
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
set_property OUTPUT_VALUE 1 [get_hw_probes uplinkRst_i -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
commit_hw_vio [get_hw_probes {uplinkRst_i} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"vio_debug_inst"}]]
set_property PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105_Ver_14/lpgbt-fpga-kcu105_Ver_14.runs/impl_1/lpgbtfpga_kcu105_10g24_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 19:23:01 2020...
