{"name":"marlin-verilog-macro","vers":"0.1.0","deps":[{"name":"marlin-verilator","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"1100dbbf5f192d6943a472181ef4afcd5f99d7cfd0e2dfa9a0f70705077683e4","features":{},"yanked":false,"rust_version":"1.83"}
{"name":"marlin-verilog-macro","vers":"0.2.0","deps":[{"name":"marlin-verilator","req":"^0.2.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.2.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"455d1d1f53ae285913214880a8a481dd7477dc4b01847b48b312c8385ddca567","features":{},"yanked":false,"rust_version":"1.83"}
{"name":"marlin-verilog-macro","vers":"0.2.1","deps":[{"name":"marlin-verilator","req":"^0.2.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.2.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"b1fbd3f95fce537901447bfffd3a10f8d0b2b9951b3251fa5beb48b283d0cd35","features":{},"yanked":false,"rust_version":"1.83"}
{"name":"marlin-verilog-macro","vers":"0.3.0","deps":[{"name":"marlin-verilator","req":"^0.3.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.3.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"b4ff64102abe6c0709c892e5792a438c212b414cb3809336c9834ea51d117bd3","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro","vers":"0.3.1","deps":[{"name":"marlin-verilator","req":"^0.3.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.3.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"fa37f56a466fdc63cdc48107910a5dca9fb195a9a9bb8144724e8940a362d684","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro","vers":"0.3.2","deps":[{"name":"marlin-verilator","req":"^0.3.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.3.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"18fd42fea8aa22023a63f5384ef91d6420e7b84f9637b5a10fad954956f03a74","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro","vers":"0.3.3","deps":[{"name":"marlin-verilator","req":"^0.3.3","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.3.3","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"3125fcbaef4cfb34bbb33d3309c45ad1e0f8f31b8cb441a5eeae9f8264b9463a","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro","vers":"0.3.4","deps":[{"name":"marlin-verilator","req":"^0.3.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.3.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"f82e446d2711239142e14843ce3c6e79c955e132d65b2786019a60faf00ab0b3","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro","vers":"0.4.0","deps":[{"name":"marlin-verilator","req":"^0.4.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.4.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"3e350be3e9e38df9b525f67405a1aefa582e1cb531192a80126648bc8674908e","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro","vers":"0.5.0","deps":[{"name":"marlin-verilator","req":"^0.5.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.5.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"85845824283854bdc496d1b2b5772f2e47d67c13602276c1352877fad60a5100","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro","vers":"0.6.0","deps":[{"name":"marlin-verilator","req":"^0.6.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.6.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"10eb3f44df306709353f4875a81a48fb4ad9c2ffd18afd518c593aa25729ec3d","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro","vers":"0.6.1","deps":[{"name":"marlin-verilator","req":"^0.6.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.6.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"ff14021537e1eef09aee3dec2deeb78052597655de0bc84e4602bc333c9557f2","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro","vers":"0.6.2","deps":[{"name":"marlin-verilator","req":"^0.6.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.6.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"83289a8a1f36ae13fdda918085115463a04f11ecae9a4e4d87c0fdc5f6e87ad6","features":{},"yanked":false,"rust_version":"1.85"}
