# Loading project DDS_project
# Compile of pll_module.v was successful.
# Compile of pll_module_tb.v was successful.
# Compile of clk_divider.v was successful.
# Compile of clk_divider_tb.v was successful.
# Compile of pll_module_tb.sv was successful.
# Compile of button_tb.sv was successful.
# Compile of button.v was successful.
# Compile of sampling_control_tb.v was successful.
# Compile of sampling_control.v was successful.
# Compile of oscillator.v was successful.
# Compile of oscillator_tb.v was successful.
# Compile of interpolator.v was successful.
# Compile of interpolator_tb.v was successful.
# Compile of rotary.v was successful.
# Compile of rotary_tb.v was successful.
# Compile of coef_prom.v was successful.
# Compile of lookup_table.v was successful.
# Compile of lookup_table_tb.v was successful.
# Compile of coef_prom_tb.v was successful.
# Compile of fillter_mode4_tb.v was successful.
# Compile of fillter_mode4.v was successful.
# Compile of dds_top.v was successful.
# Compile of dds_top_tb.sv was successful.
# Compile of ResetGen_Module_tb.v was successful.
# Compile of romcoefv2.v was successful.
# 25 compiles, 1 failed with no errors.
vsim work.interpolator_tb
# vsim work.interpolator_tb 
# Start time: 18:26:33 on Sep 16,2024
# Loading work.interpolator_tb
# Loading work.sampling_control
# Loading work.oscillator
# Loading work.interpolator
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'Mode'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /interpolator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'freqchange'. The port definition is at: /home/pol/Documents/KMITL/year3/project1/DDS_project/00_source/oscillator.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /interpolator_tb/osc_module File: /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v Line: 31
add wave -position insertpoint  \
sim:/interpolator_tb/Fg_CLK_tb \
sim:/interpolator_tb/RESETn_tb \
sim:/interpolator_tb/IntBTN_i \
sim:/interpolator_tb/Ready_o \
sim:/interpolator_tb/Enable_o \
sim:/interpolator_tb/Mode_o \
sim:/interpolator_tb/out1_o \
sim:/interpolator_tb/out2_o \
sim:/interpolator_tb/interpOut_o
run -all
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v(104)
#    Time: 54418254294 ps  Iteration: 1  Instance: /interpolator_tb
# Break in Module interpolator_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/interpolator_tb.v line 104
# End time: 18:39:00 on Sep 16,2024, Elapsed time: 0:12:27
# Errors: 0, Warnings: 4
