###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 10:49:18 2013
#  Command:           report_timing -net -format {instance arc cell slew net...
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.67560
= Slack Time                  21.52440
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00869 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00869 | 0.00040 | 0.80040 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.43210 | n874        |            | 0.01940 | 0.97700 | 1.77740 | 
     | U1110    |               | NAND2_X1  | 0.43210 | n874        |            | 0.01940 | 0.00050 | 1.77790 | 
     | U1110    | A2 ^ -> ZN v  | NAND2_X1  | 0.17380 | n568        |            | 0.03252 | 0.36120 | 2.13910 | 
     | U820     |               | OAI221_X1 | 0.17380 | n568        |            | 0.03252 | 0.00050 | 2.13960 | 
     | U820     | B2 v -> ZN ^  | OAI221_X1 | 0.17180 | n567        |            | 0.00415 | 0.31260 | 2.45220 | 
     | U819     |               | NOR4_X1   | 0.17180 | n567        |            | 0.00415 | 0.00020 | 2.45240 | 
     | U819     | A4 ^ -> ZN v  | NOR4_X1   | 0.04960 | n563        |            | 0.00448 | 0.08830 | 2.54070 | 
     | U818     |               | NAND2_X1  | 0.04960 | n563        |            | 0.00448 | 0.00030 | 2.54100 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09150 | outB[9]     |            | 0.00898 | 0.13390 | 2.67490 | 
     |          |               | RegFile   | 0.09150 | outB[9]     |            | 0.00898 | 0.00070 | 2.67560 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.66950
= Slack Time                  21.53050
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00869 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00869 | 0.00040 | 0.80040 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.43210 | n874        |            | 0.01940 | 0.97700 | 1.77740 | 
     | U1110    |               | NAND2_X1  | 0.43210 | n874        |            | 0.01940 | 0.00050 | 1.77790 | 
     | U1110    | A2 ^ -> ZN v  | NAND2_X1  | 0.17380 | n568        |            | 0.03252 | 0.36120 | 2.13910 | 
     | U820     |               | OAI221_X1 | 0.17380 | n568        |            | 0.03252 | 0.00050 | 2.13960 | 
     | U820     | B2 v -> ZN ^  | OAI221_X1 | 0.17180 | n567        |            | 0.00415 | 0.30650 | 2.44610 | 
     | U819     |               | NOR4_X1   | 0.17180 | n567        |            | 0.00415 | 0.00020 | 2.44630 | 
     | U819     | A4 ^ -> ZN v  | NOR4_X1   | 0.04960 | n563        |            | 0.00448 | 0.08830 | 2.53460 | 
     | U818     |               | NAND2_X1  | 0.04960 | n563        |            | 0.00448 | 0.00030 | 2.53490 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09150 | outB[9]     |            | 0.00898 | 0.13390 | 2.66880 | 
     |          |               | RegFile   | 0.09150 | outB[9]     |            | 0.00898 | 0.00070 | 2.66950 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.66660
= Slack Time                  21.53340
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00869 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00869 | 0.00040 | 0.80040 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.43210 | n874        |            | 0.01940 | 0.97700 | 1.77740 | 
     | U1110    |               | NAND2_X1  | 0.43210 | n874        |            | 0.01940 | 0.00050 | 1.77790 | 
     | U1110    | A2 ^ -> ZN v  | NAND2_X1  | 0.17380 | n568        |            | 0.03252 | 0.36120 | 2.13910 | 
     | U820     |               | OAI221_X1 | 0.17380 | n568        |            | 0.03252 | 0.00050 | 2.13960 | 
     | U820     | B2 v -> ZN ^  | OAI221_X1 | 0.17180 | n567        |            | 0.00415 | 0.30360 | 2.44320 | 
     | U819     |               | NOR4_X1   | 0.17180 | n567        |            | 0.00415 | 0.00020 | 2.44340 | 
     | U819     | A4 ^ -> ZN v  | NOR4_X1   | 0.04960 | n563        |            | 0.00448 | 0.08830 | 2.53170 | 
     | U818     |               | NAND2_X1  | 0.04960 | n563        |            | 0.00448 | 0.00030 | 2.53200 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09150 | outB[9]     |            | 0.00898 | 0.13390 | 2.66590 | 
     |          |               | RegFile   | 0.09150 | outB[9]     |            | 0.00898 | 0.00070 | 2.66660 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.66590
= Slack Time                  21.53410
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00869 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00869 | 0.00040 | 0.80040 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.43210 | n874        |            | 0.01940 | 0.97700 | 1.77740 | 
     | U1125    |               | NAND2_X1  | 0.43210 | n874        |            | 0.01940 | 0.00130 | 1.77870 | 
     | U1125    | A1 ^ -> ZN v  | NAND2_X1  | 0.20180 | n578        |            | 0.03257 | 0.37940 | 2.15810 | 
     | U824     |               | OAI221_X1 | 0.20180 | n578        |            | 0.03257 | 0.00180 | 2.15990 | 
     | U824     | B2 v -> ZN ^  | OAI221_X1 | 0.14210 | n565        |            | 0.00252 | 0.29350 | 2.45340 | 
     | U819     |               | NOR4_X1   | 0.14210 | n565        |            | 0.00252 | 0.00010 | 2.45350 | 
     | U819     | A2 ^ -> ZN v  | NOR4_X1   | 0.04960 | n563        |            | 0.00448 | 0.07750 | 2.53100 | 
     | U818     |               | NAND2_X1  | 0.04960 | n563        |            | 0.00448 | 0.00030 | 2.53131 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09150 | outB[9]     |            | 0.00898 | 0.13390 | 2.66521 | 
     |          |               | RegFile   | 0.09150 | outB[9]     |            | 0.00898 | 0.00070 | 2.66590 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.66430
= Slack Time                  21.53570
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00869 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00869 | 0.00040 | 0.80040 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.43210 | n874        |            | 0.01940 | 0.97700 | 1.77740 | 
     | U1141    |               | NAND2_X1  | 0.43210 | n874        |            | 0.01940 | 0.00100 | 1.77840 | 
     | U1141    | A2 ^ -> ZN v  | NAND2_X1  | 0.17380 | n592        |            | 0.03249 | 0.36110 | 2.13950 | 
     | U829     |               | OAI221_X1 | 0.17380 | n592        |            | 0.03249 | 0.00290 | 2.14240 | 
     | U829     | B2 v -> ZN ^  | OAI221_X1 | 0.17270 | n591        |            | 0.00420 | 0.31350 | 2.45590 | 
     | U828     |               | NOR4_X1   | 0.17270 | n591        |            | 0.00420 | 0.00020 | 2.45610 | 
     | U828     | A4 ^ -> ZN v  | NOR4_X1   | 0.04780 | n562        |            | 0.00349 | 0.08250 | 2.53860 | 
     | U818     |               | NAND2_X1  | 0.04780 | n562        |            | 0.00349 | 0.00020 | 2.53880 | 
     | U818     | A1 v -> ZN ^  | NAND2_X1  | 0.09150 | outB[9]     |            | 0.00898 | 0.12480 | 2.66360 | 
     |          |               | RegFile   | 0.09150 | outB[9]     |            | 0.00898 | 0.00070 | 2.66430 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.65960
= Slack Time                  21.54040
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00869 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00869 | 0.00040 | 0.80040 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.43210 | n874        |            | 0.01940 | 0.97700 | 1.77740 | 
     | U1125    |               | NAND2_X1  | 0.43210 | n874        |            | 0.01940 | 0.00130 | 1.77870 | 
     | U1125    | A1 ^ -> ZN v  | NAND2_X1  | 0.20180 | n578        |            | 0.03257 | 0.37940 | 2.15810 | 
     | U824     |               | OAI221_X1 | 0.20180 | n578        |            | 0.03257 | 0.00180 | 2.15990 | 
     | U824     | B2 v -> ZN ^  | OAI221_X1 | 0.14210 | n565        |            | 0.00252 | 0.28720 | 2.44710 | 
     | U819     |               | NOR4_X1   | 0.14210 | n565        |            | 0.00252 | 0.00010 | 2.44720 | 
     | U819     | A2 ^ -> ZN v  | NOR4_X1   | 0.04960 | n563        |            | 0.00448 | 0.07750 | 2.52470 | 
     | U818     |               | NAND2_X1  | 0.04960 | n563        |            | 0.00448 | 0.00030 | 2.52500 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09150 | outB[9]     |            | 0.00898 | 0.13390 | 2.65890 | 
     |          |               | RegFile   | 0.09150 | outB[9]     |            | 0.00898 | 0.00070 | 2.65960 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.65830
= Slack Time                  21.54170
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00869 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00869 | 0.00040 | 0.80040 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.43210 | n874        |            | 0.01940 | 0.97700 | 1.77740 | 
     | U1141    |               | NAND2_X1  | 0.43210 | n874        |            | 0.01940 | 0.00100 | 1.77840 | 
     | U1141    | A2 ^ -> ZN v  | NAND2_X1  | 0.17380 | n592        |            | 0.03249 | 0.36110 | 2.13950 | 
     | U829     |               | OAI221_X1 | 0.17380 | n592        |            | 0.03249 | 0.00290 | 2.14240 | 
     | U829     | B2 v -> ZN ^  | OAI221_X1 | 0.17270 | n591        |            | 0.00420 | 0.30750 | 2.44990 | 
     | U828     |               | NOR4_X1   | 0.17270 | n591        |            | 0.00420 | 0.00020 | 2.45010 | 
     | U828     | A4 ^ -> ZN v  | NOR4_X1   | 0.04780 | n562        |            | 0.00349 | 0.08250 | 2.53260 | 
     | U818     |               | NAND2_X1  | 0.04780 | n562        |            | 0.00349 | 0.00020 | 2.53280 | 
     | U818     | A1 v -> ZN ^  | NAND2_X1  | 0.09150 | outB[9]     |            | 0.00898 | 0.12480 | 2.65760 | 
     |          |               | RegFile   | 0.09150 | outB[9]     |            | 0.00898 | 0.00070 | 2.65830 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.65670
= Slack Time                  21.54330
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00869 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00869 | 0.00040 | 0.80040 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.43210 | n874        |            | 0.01940 | 0.97700 | 1.77740 | 
     | U1125    |               | NAND2_X1  | 0.43210 | n874        |            | 0.01940 | 0.00130 | 1.77870 | 
     | U1125    | A1 ^ -> ZN v  | NAND2_X1  | 0.20180 | n578        |            | 0.03257 | 0.37940 | 2.15810 | 
     | U824     |               | OAI221_X1 | 0.20180 | n578        |            | 0.03257 | 0.00180 | 2.15990 | 
     | U824     | B2 v -> ZN ^  | OAI221_X1 | 0.14210 | n565        |            | 0.00252 | 0.28430 | 2.44420 | 
     | U819     |               | NOR4_X1   | 0.14210 | n565        |            | 0.00252 | 0.00010 | 2.44430 | 
     | U819     | A2 ^ -> ZN v  | NOR4_X1   | 0.04960 | n563        |            | 0.00448 | 0.07750 | 2.52180 | 
     | U818     |               | NAND2_X1  | 0.04960 | n563        |            | 0.00448 | 0.00030 | 2.52210 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09150 | outB[9]     |            | 0.00898 | 0.13390 | 2.65600 | 
     |          |               | RegFile   | 0.09150 | outB[9]     |            | 0.00898 | 0.00070 | 2.65670 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.65540
= Slack Time                  21.54460
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00869 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00869 | 0.00040 | 0.80040 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.43210 | n874        |            | 0.01940 | 0.97700 | 1.77740 | 
     | U1141    |               | NAND2_X1  | 0.43210 | n874        |            | 0.01940 | 0.00100 | 1.77840 | 
     | U1141    | A2 ^ -> ZN v  | NAND2_X1  | 0.17380 | n592        |            | 0.03249 | 0.36110 | 2.13950 | 
     | U829     |               | OAI221_X1 | 0.17380 | n592        |            | 0.03249 | 0.00290 | 2.14240 | 
     | U829     | B2 v -> ZN ^  | OAI221_X1 | 0.17270 | n591        |            | 0.00420 | 0.30460 | 2.44700 | 
     | U828     |               | NOR4_X1   | 0.17270 | n591        |            | 0.00420 | 0.00020 | 2.44720 | 
     | U828     | A4 ^ -> ZN v  | NOR4_X1   | 0.04780 | n562        |            | 0.00349 | 0.08250 | 2.52970 | 
     | U818     |               | NAND2_X1  | 0.04780 | n562        |            | 0.00349 | 0.00020 | 2.52990 | 
     | U818     | A1 v -> ZN ^  | NAND2_X1  | 0.09150 | outB[9]     |            | 0.00898 | 0.12480 | 2.65470 | 
     |          |               | RegFile   | 0.09150 | outB[9]     |            | 0.00898 | 0.00070 | 2.65540 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.63950
= Slack Time                  21.56050
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00869 |         | 0.80000 | 
     | U1169    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00869 | 0.00040 | 0.80040 | 
     | U1169    | A2 v -> ZN ^  | NOR2_X1   | 0.42170 | n877        |            | 0.02033 | 0.93870 | 1.73910 | 
     | U1128    |               | AND2_X1   | 0.42170 | n877        |            | 0.02033 | 0.00150 | 1.74060 | 
     | U1128    | A1 ^ -> ZN ^  | AND2_X1   | 0.26280 | n587        |            | 0.03112 | 0.43980 | 2.18040 | 
     | U827     |               | AOI22_X1  | 0.26280 | n587        |            | 0.03112 | 0.00240 | 2.18280 | 
     | U827     | B1 ^ -> ZN v  | AOI22_X1  | 0.07820 | n585        |            | 0.00214 | 0.11850 | 2.30130 | 
     | U826     |               | OAI221_X1 | 0.07820 | n585        |            | 0.00214 | 0.00010 | 2.30140 | 
     | U826     | A v -> ZN ^   | OAI221_X1 | 0.17130 | n564        |            | 0.00412 | 0.12620 | 2.42760 | 
     | U819     |               | NOR4_X1   | 0.17130 | n564        |            | 0.00412 | 0.00020 | 2.42780 | 
     | U819     | A1 ^ -> ZN v  | NOR4_X1   | 0.04960 | n563        |            | 0.00448 | 0.07680 | 2.50460 | 
     | U818     |               | NAND2_X1  | 0.04960 | n563        |            | 0.00448 | 0.00030 | 2.50490 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09150 | outB[9]     |            | 0.00898 | 0.13390 | 2.63880 | 
     |          |               | RegFile   | 0.09150 | outB[9]     |            | 0.00898 | 0.00070 | 2.63950 | 
     +---------------------------------------------------------------------------------------------------------+ 

