CH_CTL_H_ARLEN_EN,VAR_0
CH_CTL_H_ARLEN_POS,VAR_1
CH_CTL_H_AWLEN_EN,VAR_2
CH_CTL_H_AWLEN_POS,VAR_3
CH_CTL_H_LLI_VALID,VAR_4
CH_CTL_L_DST_INC_POS,VAR_5
CH_CTL_L_DST_MSIZE_POS,VAR_6
CH_CTL_L_DST_WIDTH_POS,VAR_7
CH_CTL_L_SRC_INC_POS,VAR_8
CH_CTL_L_SRC_MSIZE_POS,VAR_9
CH_CTL_L_SRC_WIDTH_POS,VAR_10
DWAXIDMAC_BURST_TRANS_LEN_4,VAR_11
DWAXIDMAC_CH_CTL_L_INC,VAR_12
axi_chan_get_xfer_width,FUNC_0
axi_chan_name,FUNC_1
axi_desc_get,FUNC_2
axi_desc_put,FUNC_3
chan2dev,FUNC_4
cpu_to_le32,FUNC_5
dchan_to_axi_dma_chan,FUNC_6
dev_dbg,FUNC_7
list_add_tail,FUNC_8
set_desc_dest_master,FUNC_9
set_desc_last,FUNC_10
set_desc_src_master,FUNC_11
unlikely,FUNC_12
vchan_tx_prep,FUNC_13
write_desc_dar,FUNC_14
write_desc_llp,FUNC_15
write_desc_sar,FUNC_16
dma_chan_prep_dma_memcpy,FUNC_17
dchan,VAR_13
dst_adr,VAR_14
src_adr,VAR_15
len,VAR_16
flags,VAR_17
first,VAR_18
desc,VAR_19
prev,VAR_20
chan,VAR_21
block_ts,VAR_22
max_block_ts,VAR_23
xfer_len,VAR_24
xfer_width,VAR_25
reg,VAR_26
lms,VAR_27
burst_len,VAR_28
