<!DOCTYPE html>
<html lang="en-US">
<head>

	<title>OpenWrt Forum Archive</title>

	<meta charset="UTF-8">

	<meta http-equiv="X-UA-Compatible" content="IE=edge">

	<meta name="viewport" content="width=device-width, initial-scale=1.0">
	<link rel="stylesheet" href="assets/css/common.css">

</head>
<body>

<div class="container">

<header class="main-header">
	<h1 class="logo"><a href="index.html"><img src="assets/img/logo.png" width="376" height="88" alt="OpenWrt Forum Archive"></a></h1>
</header>

<aside>
	<p>This is a read-only archive of the old OpenWrt forum. The current OpenWrt forum resides at <a href="https://forum.openwrt.org/">https://forum.openwrt.org/</a>.</p>
	<p class="minor">In May 2018, the OpenWrt forum suffered a total data loss. This archive is an effort to restore and make available as much content as possible. Content may be missing or not representing the latest edited version.</p>
</aside>

<main>
	<header>
		<h1><span class="minor">Topic:</span> Openwrt of MT7620N and SDK has released.</h1>
	</header>
	<div class="notice minor">
		<p>
			The content of this topic has been archived
							on 23 Apr 2018.
										There are no obvious gaps in this topic, but there may still be some posts missing at the end.
					</p>
	</div>

	<div class="pagination"><div class="pagination-number">Page 1 of 1</div><nav><ul><li class="pagination-current"><span>1</span></li></ul></nav></div>
			
		
		
			<article class="post" id="p199451">
				<div class="post-metadata">
					<div class="post-num">Post #1</div>
					<div class="post-author">mtk</div>
					<div class="post-datetime">
						24 Apr 2013, 07:10					</div>
				</div>
				<div class="post-content content">
					<p><a href="http://wikidevi.com/w/index.php?title=Special%3ASearch&amp;search=mt7620n">http://wikidevi.com/w/index.php?title=S … ch=mt7620n</a><br />A Chinese guy named lintel has released a modify openwrt supporting MTK&#039;s mt7620n chipset which can be found in tplink&#039;s subbrand products.I think wr841n&#039;s succeeding version or other 100mbit routers will follow.So I bring it here hoping that it will help official openwrt support mt7620n soon.<br /><a href="https://www.box.com/s/fqmmhqyykyw63350cpg1">https://www.box.com/s/fqmmhqyykyw63350cpg1</a></p><p><span class="postimg"><img src="http://i.imgur.com/NdMLMDW.jpg" alt="http://i.imgur.com/NdMLMDW.jpg" /></span></p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p202666">
				<div class="post-metadata">
					<div class="post-num">Post #2</div>
					<div class="post-author">mtk</div>
					<div class="post-datetime">
						24 May 2013, 20:00					</div>
				</div>
				<div class="post-content content">
					<p>Noticed that ASUS has released some gpl codes.<br /><a href="http://support.asus.com/Download.aspx?SLanguage=en&amp;m=RT-N14U&amp;p=11&amp;s=2&amp;os=8">http://support.asus.com/Download.aspx?S … 2&amp;os=8</a></p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p220257">
				<div class="post-metadata">
					<div class="post-num">Post #3</div>
					<div class="post-author">xylitol</div>
					<div class="post-datetime">
						17 Dec 2013, 21:11					</div>
				</div>
				<div class="post-content content">
					<p>I saw this topic and decided to try building a firmware for mt7620n using the SDK <a href="https://www.box.com/s/fqmmhqyykyw63350cpg1.">https://www.box.com/s/fqmmhqyykyw63350cpg1.</a> <br />Got problem with wrong paths and had to correct them:</p><p>grep -rl &quot;asm/rt2880/rt_mmap.h&quot; ./* | xargs perl -p -i -e &#039;s/asm\/rt2880\/rt_mmap.h/asm\/mach-ralink\/rt_mmap.h/g&#039;<br />grep -rl &quot;asm/rt2880/surfboardint.h&quot; ./* | xargs perl -p -i -e &#039;s/asm\/rt2880\/surfboardint.h/asm\/mach-ralink\/surfboardint.h/g&#039;</p><p>Another problem was file i2s_ctrl.h : it was absent from the SDK. I downloaded it and copied to /openwrt-mt7620/build_dir/linux-ralink_mt7620/linux-3.3.8/drivers/char/</p><p>The firmware compiled successfully and started on the device. <br />Wi-Fi driver initialized successfully (ra0 was up); of all the other interfaces only eth2 was created (but down).<br />Viewed switch port mapping (using switch vlan dump): port0~3 had vid 1, port4 had vid 2, i.e OK.</p><p>I set up the network manually:</p><p>root@OpenWrt:/# ifconfig eth2 up<br />root@OpenWrt:/# vconfig add eth2 1<br />root@OpenWrt:/# vconfig add eth2 2<br />root@OpenWrt:/# brctl addbr br0<br />root@OpenWrt:/# brctl addif br0 eth2.1<br />root@OpenWrt:/# brctl addif br0 ra0<br />root@OpenWrt:/# ifconfig br0 192.168.0.1<br />root@OpenWrt:/# ifconfig eth2.2 192.168.152.149</p><p>Set default gateway (in my network it is 192.168.152.17):</p><p>root@OpenWrt:/# route add default gw 192.168.152.17</p><br /><p>Added Google DNS 8.8.8.8:</p><p>root@OpenWrt:/# vi /etc/resolv.conf</p><br /><p>Sent ping requests:</p><p>root@OpenWrt:/# ping 192.168.152.18<br />PING 192.168.152.18 (192.168.152.18): 56 data bytes<br />64 bytes from 192.168.152.18: seq=0 ttl=64 time=0.880 ms<br />64 bytes from 192.168.152.18: seq=1 ttl=64 time=0.500 ms<br />^C<br />--- 192.168.152.18 ping statistics ---<br />2 packets transmitted, 2 packets received, 0% packet loss<br />round-trip min/avg/max = 0.500/0.690/0.880 ms<br />root@OpenWrt:/# ping 8.8.8.8<br />PING 8.8.8.8 (8.8.8.8): 56 data bytes<br />64 bytes from 8.8.8.8: seq=0 ttl=48 time=25.221 ms<br />64 bytes from 8.8.8.8: seq=1 ttl=48 time=24.861 ms<br />64 bytes from 8.8.8.8: seq=2 ttl=48 time=24.800 ms<br />^C<br />--- 8.8.8.8 ping statistics ---<br />3 packets transmitted, 3 packets received, 0% packet loss<br />round-trip min/avg/max = 24.800/24.960/25.221 ms<br />root@OpenWrt:/# ping ya.ru<br />PING ya.ru (213.180.204.3): 56 data bytes<br />64 bytes from 213.180.204.3: seq=0 ttl=55 time=6.601 ms<br />64 bytes from 213.180.204.3: seq=1 ttl=53 time=5.880 ms<br />64 bytes from 213.180.204.3: seq=2 ttl=55 time=5.920 ms<br />64 bytes from 213.180.204.3: seq=3 ttl=53 time=6.160 ms<br />^C<br />--- ya.ru ping statistics ---<br />4 packets transmitted, 4 packets received, 0% packet loss<br />round-trip min/avg/max = 5.880/6.140/6.601 ms</p><p>At last I tried to enter the web-interface. It did not work, though uhttpd listened on port 80. Alas!</p><p>What do I do wrong?</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p220529">
				<div class="post-metadata">
					<div class="post-num">Post #4</div>
					<div class="post-author">wrtnode</div>
					<div class="post-datetime">
						21 Dec 2013, 10:28					</div>
				</div>
				<div class="post-content content">
					<p>first u have to update and install all feeds</p><div class="codebox"><pre><code>./scripts/feeds update -a
./scripts/feeds install -a</code></pre></div><p>and then go<br /></p><div class="codebox"><pre><code>make menuconfig</code></pre></div><p>check (*)luci</p><p>and then make a new *.bin ,you will get a firmware with luci.</p><br /><div class="quotebox"><cite>xylitol wrote:</cite><blockquote><p>I saw this topic and decided to try building a firmware for mt7620n using the SDK <a href="https://www.box.com/s/fqmmhqyykyw63350cpg1.">https://www.box.com/s/fqmmhqyykyw63350cpg1.</a> <br />Got problem with wrong paths and had to correct them:</p><p>grep -rl &quot;asm/rt2880/rt_mmap.h&quot; ./* | xargs perl -p -i -e &#039;s/asm\/rt2880\/rt_mmap.h/asm\/mach-ralink\/rt_mmap.h/g&#039;<br />grep -rl &quot;asm/rt2880/surfboardint.h&quot; ./* | xargs perl -p -i -e &#039;s/asm\/rt2880\/surfboardint.h/asm\/mach-ralink\/surfboardint.h/g&#039;</p><p>Another problem was file i2s_ctrl.h : it was absent from the SDK. I downloaded it and copied to /openwrt-mt7620/build_dir/linux-ralink_mt7620/linux-3.3.8/drivers/char/</p><p>The firmware compiled successfully and started on the device. <br />Wi-Fi driver initialized successfully (ra0 was up); of all the other interfaces only eth2 was created (but down).<br />Viewed switch port mapping (using switch vlan dump): port0~3 had vid 1, port4 had vid 2, i.e OK.</p><p>I set up the network manually:</p><p>root@OpenWrt:/# ifconfig eth2 up<br />root@OpenWrt:/# vconfig add eth2 1<br />root@OpenWrt:/# vconfig add eth2 2<br />root@OpenWrt:/# brctl addbr br0<br />root@OpenWrt:/# brctl addif br0 eth2.1<br />root@OpenWrt:/# brctl addif br0 ra0<br />root@OpenWrt:/# ifconfig br0 192.168.0.1<br />root@OpenWrt:/# ifconfig eth2.2 192.168.152.149</p><p>Set default gateway (in my network it is 192.168.152.17):</p><p>root@OpenWrt:/# route add default gw 192.168.152.17</p><br /><p>Added Google DNS 8.8.8.8:</p><p>root@OpenWrt:/# vi /etc/resolv.conf</p><br /><p>Sent ping requests:</p><p>root@OpenWrt:/# ping 192.168.152.18<br />PING 192.168.152.18 (192.168.152.18): 56 data bytes<br />64 bytes from 192.168.152.18: seq=0 ttl=64 time=0.880 ms<br />64 bytes from 192.168.152.18: seq=1 ttl=64 time=0.500 ms<br />^C<br />--- 192.168.152.18 ping statistics ---<br />2 packets transmitted, 2 packets received, 0% packet loss<br />round-trip min/avg/max = 0.500/0.690/0.880 ms<br />root@OpenWrt:/# ping 8.8.8.8<br />PING 8.8.8.8 (8.8.8.8): 56 data bytes<br />64 bytes from 8.8.8.8: seq=0 ttl=48 time=25.221 ms<br />64 bytes from 8.8.8.8: seq=1 ttl=48 time=24.861 ms<br />64 bytes from 8.8.8.8: seq=2 ttl=48 time=24.800 ms<br />^C<br />--- 8.8.8.8 ping statistics ---<br />3 packets transmitted, 3 packets received, 0% packet loss<br />round-trip min/avg/max = 24.800/24.960/25.221 ms<br />root@OpenWrt:/# ping ya.ru<br />PING ya.ru (213.180.204.3): 56 data bytes<br />64 bytes from 213.180.204.3: seq=0 ttl=55 time=6.601 ms<br />64 bytes from 213.180.204.3: seq=1 ttl=53 time=5.880 ms<br />64 bytes from 213.180.204.3: seq=2 ttl=55 time=5.920 ms<br />64 bytes from 213.180.204.3: seq=3 ttl=53 time=6.160 ms<br />^C<br />--- ya.ru ping statistics ---<br />4 packets transmitted, 4 packets received, 0% packet loss<br />round-trip min/avg/max = 5.880/6.140/6.601 ms</p><p>At last I tried to enter the web-interface. It did not work, though uhttpd listened on port 80. Alas!</p><p>What do I do wrong?</p></blockquote></div>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p225901">
				<div class="post-metadata">
					<div class="post-num">Post #5</div>
					<div class="post-author">ocean.su</div>
					<div class="post-datetime">
						21 Feb 2014, 06:26					</div>
				</div>
				<div class="post-content content">
					<p>would you like share your file of &quot; i2s_ctrl.h &quot;&nbsp; i come accros the same problem.</p><p>i think i will block by the same web UI issue. i will work with you on your topic later.</p><p>thanks!<br />ocean su</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p225906">
				<div class="post-metadata">
					<div class="post-num">Post #6</div>
					<div class="post-author">ocean.su</div>
					<div class="post-datetime">
						21 Feb 2014, 08:06					</div>
				</div>
				<div class="post-content content">
					<p>This is the code of i2s_ctrl.h</p><div class="codebox"><pre><code>#ifndef __RALINK_I2S_H_
#define __RALINK_I2S_H_

#ifdef __KERNEL__
#include &lt;asm/rt2880/rt_mmap.h&gt;
#endif

#define I2S_MAX_DEV                     1
#define I2S_MOD_VERSION                 &quot;0.1&quot;
#define phys_to_bus(a) (a &amp; 0x1FFFFFFF)

#ifndef u32
#define u32 unsigned int
#endif

#ifndef u16
#define u16 unsigned short
#endif

#ifndef u8
#define u8 unsigned char
#endif

#ifndef REGBIT
#define REGBIT(x, n)            (x &lt;&lt; n)
#endif

#define Virtual2Physical(x)             (((int)x) &amp; 0x1fffffff)
#define Physical2Virtual(x)             (((int)x) | 0x80000000)
#define Virtual2NonCache(x)             (((int)x) | 0x20000000)
#define Physical2NonCache(x)            (((int)x) | 0xa0000000)
#define NonCache2Virtual(x)             (((int)x) &amp; 0xDFFFFFFF)

#define I2S_DEBUG_PRN
#ifdef I2S_DEBUG_PRN
#define MSG(fmt, args...) printk(&quot;I2S: &quot; fmt, ## args)
#else
#define MSG(fmt, args...) { }
#endif

#define i2s_outw(address, value)        do{printk(&quot;0x%08X = 0x%08X\n&quot;,(u32)address,(u32)value);*((volatile uint32_t *)(address)) = cpu_to_le32(value);}while(0)
#define i2s_inw(address)                        le32_to_cpu(*(volatile u32 *)(address))

/* HW feature definiations */
#if defined(CONFIG_RALINK_RT3883)
#define CONFIG_I2S_TXRX                 1
#define CONFIG_I2S_IN_MCLK              1
//#define CONFIG_I2S_WS_EDGE            1
#define CONFIG_I2S_FRAC_DIV             1
#define CONFIG_I2S_EXTENDCFG    1
#define CONFIG_I2S_IN_CLK               1
#define CONFIG_I2S_MS_MODE              1
#endif

#if defined(CONFIG_RALINK_RT3352)||defined(CONFIG_RALINK_RT5350) || defined (CONFIG_RALINK_RT6855) \
        || defined(CONFIG_RALINK_RT6855A) || defined(CONFIG_RALINK_RT6352)
#define CONFIG_I2S_TXRX                 1
//#define CONFIG_I2S_IN_MCLK            1
//#define CONFIG_I2S_WS_EDGE            1
#define CONFIG_I2S_FRAC_DIV             1
#define CONFIG_I2S_EXTENDCFG    1
#define CONFIG_I2S_IN_CLK               1
#endif

#if defined(CONFIG_RALINK_RT3350)
#define CONFIG_I2S_IN_MCLK      1
#endif

#if defined(CONFIG_RALINK_RT3052)
#define CONFIG_I2S_MS_MODE              1
#endif

#define CONFIG_I2S_MMAP           1

/* Register Map, Ref to RT3052 Data Sheet */

/* Register Map Detail */
#define I2S_I2SCFG                              (RALINK_I2S_BASE+0x0000)
#define I2S_INT_STATUS                  (RALINK_I2S_BASE+0x0004)
#define I2S_INT_EN                              (RALINK_I2S_BASE+0x0008)
#define I2S_FF_STATUS                   (RALINK_I2S_BASE+0x000c)
#define I2S_FIFO_WREG                   (RALINK_I2S_BASE+0x0010)
#define I2S_TX_FIFO_WREG                I2S_FIFO_WREG
#define I2S_RX_FIFO_RREG                (RALINK_I2S_BASE+0x0014)
#define I2S_I2SCFG1                             (RALINK_I2S_BASE+0x0018)
#define I2S_DIVINT_CFG                  (RALINK_I2S_BASE+0x0024)
#define I2S_DIVCOMP_CFG                 (RALINK_I2S_BASE+0x0020)



/* I2SCFG bit field */
#define I2S_EN                          31
#define I2S_DMA_EN                      30
#define I2S_BYTE_SWAP                   28
#define I2S_CLK_OUT_DIS         8
#define I2S_FF_THRES            4
#define I2S_CH_SWAP                     3
#define I2S_CH1_OFF                     2
#define I2S_CH0_OFF                     1
#define I2S_SLAVE_EN            0
#define I2S_TX_EN                       24
#define I2S_RX_EN                       20
#define I2S_SLAVE_MODE          16
#define I2S_RX_FF_THRES         12
#define I2S_RX_CH_SWAP          11
#define I2S_RX_CH1_OFF          10
#define I2S_RX_CH0_OFF          9
#define I2S_TX_FF_THRES         4
#define I2S_TX_CH_SWAP          3
#define I2S_TX_CH1_OFF          2
#define I2S_TX_CH0_OFF          1
#define I2S_WS_INV                      0
/* INT_EN bit field */
#define I2S_RX_INT3_EN                  7
#define I2S_RX_INT2_EN                  6
#define I2S_RX_INT1_EN                  5
#define I2S_RX_INT0_EN                  4
#define I2S_TX_INT3_EN                  3
#define I2S_TX_INT2_EN                  2
#define I2S_TX_INT1_EN                  1
#define I2S_TX_INT0_EN                  0

/* INT_STATUS bit field */
#define I2S_RX_DMA_FAULT                7
#define I2S_RX_OVRUN                    6
#define I2S_RX_UNRUN                    5
#define I2S_RX_THRES                    4
#define I2S_TX_DMA_FAULT                3
#define I2S_TX_OVRUN                    2
#define I2S_TX_UNRUN                    1
#define I2S_TX_THRES                    0

/* FF_STATUS bit field */
#define I2S_RX_EPCNT                    4
#define I2S_TX_EPCNT                    0
/* I2S_DIVCOMP_CFG bit field */
#define I2S_CLKDIV_EN                           31

/* I2S_CFG1 bit field */
#define I2S_LBK_EN                              31
#define I2S_EXT_LBK_EN                  30
#define I2S_DATA_FMT                    0

/* FIFO_WREG bit field */
#define I2S_FIFO_WDATA          0

/* Constant definition */
#define NFF_THRES                       4
#define I2S_PAGE_SIZE           (4*4096)//(1152*2*2*2)
#define MAX_I2S_PAGE            8

#define MAX_SRATE_HZ                    96000
#define MIN_SRATE_HZ                    8000

#define MAX_VOL_DB                              +0                      
#define MIN_VOL_DB                              -127

/* I2S I/O command */
#define I2S_SRATE                               0
#define I2S_VOL                                 1
#define I2S_ENABLE                              2
#define I2S_DISABLE                             3
#define I2S_TX_ENABLE                           2
#define I2S_TX_DISABLE                          3
#define I2S_GET_WBUF                    4
#define I2S_PUT_WBUF                    5
#define I2S_RX_ENABLE                   6
#define I2S_RX_DISABLE                  7
#define I2S_PUT_AUDIO           4
#define I2S_GET_AUDIO                   5
#define I2S_TX_VOL                              1
#define I2S_RX_VOL                              8

#define I2S_DEBUG                               20
#define I2S_DEBUG_CLKGEN                20
#define I2S_DEBUG_INLBK                 21
#define I2S_DEBUG_EXLBK                 22
#define I2S_DEBUG_FMT                   23
#define I2S_DEBUG_RESET                 24
#define I2S_DEBUG_CODECBYPASS   25

/* configuration */
#define CONFIG_I2S_TFF_THRES                                    NFF_THRES
#define CONFIG_I2S_CH_SWAP                                      0
#if defined(CONFIG_I2S_MS_MODE) 
#define CONFIG_I2S_SLAVE_EN                                     0
#else
#define CONFIG_I2S_SLAVE_EN                                     1
#endif


#define CONFIG_I2S_INLBK                                        0
#define CONFIG_I2S_EXLBK                                        0
#define CONFIG_I2S_FMT                                          0

/* driver status definition */
#define I2S_OK                                          0
#define I2S_OUTOFMEM                            0x01
#define I2S_GDMAFAILED                          0x02
#define I2S_REQUEST_IRQ_FAILED          0x04
#define I2S_REG_SETUP_FAILED            0x08

//#define I2S_FIFO_MODE         1
#define I2S_STATISTIC
#define I2S_MAJOR                       234

typedef struct i2s_status_t
{
        u32 txdmafault;
        u32 txovrun;
        u32 txunrun;
        u32 txthres;
        int txbuffer_unrun;
        int txbuffer_ovrun;
        int txbuffer_len;
        
        u32 rxdmafault;
        u32 rxovrun;
        u32 rxunrun;
        u32 rxthres;
        int rxbuffer_unrun;
        int rxbuffer_ovrun;
        int rxbuffer_len;
}i2s_status_type;


typedef struct i2s_config_t
{

        int srate;
        int txvol;
        int rxvol;
        u32     pos;
        u32 flag;
        u32     tx_isr_cnt;
        u32     rx_isr_cnt;
        int bSleep;
        int bTxDMAEnable;
        int bRxDMAEnable;
#ifdef __KERNEL__               
        spinlock_t lock;
        wait_queue_head_t i2s_tx_qh, i2s_rx_qh;
#endif
        u32 dmach;
        u32 tx_ff_thres;
        u32 tx_ch_swap;
        u32 rx_ff_thres;
        u32 rx_ch_swap;
        u32 slave_en;
        
        /* for I2S_CFG1 */
        u32 lbk;
        u32     extlbk;
        u32 fmt;
        
        int w_idx;
        int r_idx;
        
        int tx_w_idx;
        int tx_r_idx;
        int rx_w_idx;
        int rx_r_idx;
        int mmap_index;
        
        u8* buf8ptr;    
        char* pMMAPBufPtr[MAX_I2S_PAGE*2];      
        char* pMMAPTxBufPtr[MAX_I2S_PAGE];
        char* pMMAPRxBufPtr[MAX_I2S_PAGE];
        
        union {
                u16* pPage0TxBuf16Ptr;  
                u8* pPage0TxBuf8ptr;    
        };
        union {
                u16* pPage1TxBuf16Ptr;  
                u8* pPage1TxBuf8ptr;    
        };
                
        union {
                u16* pPage0RxBuf16Ptr;  
                u8* pPage0RxBuf8ptr;    
        };
        union {
                u16* pPage1RxBuf16Ptr;  
                u8* pPage1RxBuf8ptr;    
        };

}i2s_config_type;


int i2s_reset_tx_config(i2s_config_type* ptri2s_config);
int i2s_reset_rx_config(i2s_config_type* ptri2s_config);
int i2s_tx_config(i2s_config_type* ptri2s_config);
int i2s_rx_config(i2s_config_type* ptri2s_config);
int i2s_tx_enable(i2s_config_type* ptri2s_config);
int i2s_tx_disable(i2s_config_type* ptri2s_config);
int i2s_rx_enable(i2s_config_type* ptri2s_config);
int i2s_rx_disable(i2s_config_type* ptri2s_config);
int i2s_codec_enable(i2s_config_type* ptri2s_config);
int i2s_codec_disable(i2s_config_type* ptri2s_config);
int i2s_clock_enable(i2s_config_type* ptri2s_config);
int i2s_clock_disable(i2s_config_type* ptri2s_config);
void i2s_dma_tx_handler(u32 dma_ch);
void i2s_dma_rx_handler(u32 dma_ch);
void i2s_unmask_handler(u32 dma_ch);

#if !defined(CONFIG_I2S_TXRX)
#define GdmaI2sRx       //GdmaI2sRx
#endif

#define RALINK_I2S_VERSION      &quot;1.0&quot;
#define I2SDRV_DEVNAME          &quot;i2s0&quot;

#endif /* __RALINK_I2S_H_ */

 </code></pre></div>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p227920">
				<div class="post-metadata">
					<div class="post-num">Post #7</div>
					<div class="post-author">Sorlas</div>
					<div class="post-datetime">
						19 Mar 2014, 02:31					</div>
				</div>
				<div class="post-content content">
					<p>Hello,</p><p>As could be read <a href="https://forum.openwrt.org/viewtopic.php?id=49564">here</a>, with pictures, i bought a mobile router with MT7620n chipset (8MB FLASH 64MB RAM).</p><p>I&#039;am looking hard for a compatible openwrt firmware for that router. It seems like you managed to compile a firmware and flash it.</p><p>I need assistance with this topic, since i&#039;am not a very experienced user.</p><p>Would a firmware compiled like above run on my router and how should i flash it ?</p><p>Thanks in advance!</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p230266">
				<div class="post-metadata">
					<div class="post-num">Post #8</div>
					<div class="post-author">liujianlongyuzhou</div>
					<div class="post-datetime">
						15 Apr 2014, 11:21					</div>
				</div>
				<div class="post-content content">
					<p>I have to say this article is somewhat helpful for me，but English is so hard for me to read。</p>									</div>
			</article>

			
		
	
			<div class="notice minor">
			<p>The discussion might have continued from here.</p>
		</div>
	
	<div class="pagination"><div class="pagination-number">Page 1 of 1</div><nav><ul><li class="pagination-current"><span>1</span></li></ul></nav></div>
</main>

</div>


<!-- Created in a hurry and not indicative of usual code quality. Here's a number: 0 -->

</body>
</html>