<html>
    <head>
        <meta charset="utf-8">
        
            <script src="lib/bindings/utils.js"></script>
            <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/vis-network/9.1.2/dist/dist/vis-network.min.css" integrity="sha512-WgxfT5LWjfszlPHXRmBWHkV2eceiWTOBvrKCNbdgDYTHrT2AeLCGbF4sZlZw3UMN3WtL0tGUoIAKsu8mllg/XA==" crossorigin="anonymous" referrerpolicy="no-referrer" />
            <script src="https://cdnjs.cloudflare.com/ajax/libs/vis-network/9.1.2/dist/vis-network.min.js" integrity="sha512-LnvoEWDFrqGHlHmDD2101OrLcbsfkrzoSpvtSQtxK3RMnRV0eOkhhBN2dXHKRrUU8p2DGRTk35n4O8nWSVe1mQ==" crossorigin="anonymous" referrerpolicy="no-referrer"></script>
            
        
<center>
<h1></h1>
</center>

<!-- <link rel="stylesheet" href="../node_modules/vis/dist/vis.min.css" type="text/css" />
<script type="text/javascript" src="../node_modules/vis/dist/vis.js"> </script>-->
        <link
          href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.0-beta3/dist/css/bootstrap.min.css"
          rel="stylesheet"
          integrity="sha384-eOJMYsd53ii+scO/bJGFsiCZc+5NDVN2yr8+0RDqr0Ql0h+rP48ckxlpbzKgwra6"
          crossorigin="anonymous"
        />
        <script
          src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.0-beta3/dist/js/bootstrap.bundle.min.js"
          integrity="sha384-JEW9xMcG8R+pH31jmWH6WWP0WintQrMb4s7ZOdauHnUtxwoG2vI5DkLtS3qm9Ekf"
          crossorigin="anonymous"
        ></script>


        <center>
          <h1></h1>
        </center>
        <style type="text/css">

             #mynetwork {
                 width: 100%;
                 height: 100%;
                 background-color: #1e1e2e;
                 border: 1px solid lightgray;
                 position: relative;
                 float: left;
             }

             

             

             
        </style>
    
        <style type="text/css">
            html, body {
                margin: 0;
                padding: 0;
                overflow: hidden;
                width: 100%;
                height: 100%;
            }
            #mynetwork {
                width: 100vw;
                height: 100vh;
                margin: 0;
                padding: 0;
            }
        </style>
        </head>


    <body style="margin: 0; padding: 0; overflow: hidden; background-color: #1e1e2e;">
        <div class="card" style="width: 100%">
            
            
            <div id="mynetwork" class="card-body"></div>
        </div>

        
        

        <script type="text/javascript">

              // initialize global variables.
              var edges;
              var nodes;
              var allNodes;
              var allEdges;
              var nodeColors;
              var originalNodes;
              var network;
              var container;
              var options, data;
              var filter = {
                  item : '',
                  property : '',
                  value : []
              };

              

              

              // This method is responsible for drawing the graph, returns the drawn network
              function drawGraph() {
                  var container = document.getElementById('mynetwork');

                  

                  // parsing and collecting nodes and edges from the python
                  nodes = new vis.DataSet([{"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "label": "apb", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e apb\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e MODULE\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog module apb is defined in line 2\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "71439e82-d7dd-4fd7-b17e-1859eb2f146e", "label": "PCLK", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PCLK\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PCLK\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 3 to line 3. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST node ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "a208fd28-94d4-43ad-9d2f-0af4bf28d54d", "label": "PRESETn", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PRESETn\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PRESETn\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 4 to line 4. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST no...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "8f016f5c-849b-4dec-bbf8-d3f7ff9a2c93", "label": "PSELx", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PSELx\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PSELx\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 5 to line 5. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST node...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "101d4cd2-afcc-471d-bba0-e0df4f5ff45e", "label": "PWRITE", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PWRITE\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PWRITE\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 6 to line 6. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST nod...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "0174b551-25f3-4c22-bbfa-c76b5eb0528f", "label": "PENABLE", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PENABLE\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PENABLE\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 7 to line 7. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST no...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "d9642b05-5c4a-49ef-94ae-a733a74d2227", "label": "PADDR", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PADDR\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PADDR\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 8 to line 8. Its direction is \u0027input\u0027. Its bit-width is from MSB 31 to LS...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "c4950d49-09a5-44d7-8851-f7ec62f5fda4", "label": "PWDATA", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PWDATA\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PWDATA\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 9 to line 9. Its direction is \u0027input\u0027. Its bit-width is from MSB 31 to L...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "bad54f4d-495c-424e-a73e-b2104d4afd8f", "label": "READ_DATA_ON_RX", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e READ_DATA_ON_RX\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027READ_DATA_ON_RX\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 10 to line 10. Its direction is \u0027input\u0027. Its bit-width is from ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "cd95877a-728a-4c0f-a781-359abeace120", "label": "ERROR", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e ERROR\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027ERROR\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 11 to line 11. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST no...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "ef4631ad-421d-4a03-92fb-83db4812aa9c", "label": "TX_EMPTY", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e TX_EMPTY\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027TX_EMPTY\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 12 to line 12. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "b6730c7b-539b-488f-9bf6-7028ac99681a", "label": "RX_EMPTY", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e RX_EMPTY\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027RX_EMPTY\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 13 to line 13. Its direction is \u0027input\u0027. It is a 1-bit signal. Its AST...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "2c0eb76e-2488-43b4-a23e-3f3a2eb3d3f1", "label": "PRDATA", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PRDATA\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PRDATA\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 14 to line 14. Its direction is \u0027output\u0027. Its bit-width is from MSB 31 t...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "67674cbe-e264-4523-9dde-5ce784da553d", "label": "INTERNAL_I2C_REGISTER_CONFIG", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e INTERNAL_I2C_REGISTER_CONFIG\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027INTERNAL_I2C_REGISTER_CONFIG\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 15 to line 15. Its direction is \u0027output\u0027. Its bit-...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "9611f25d-5cd8-448e-b4e1-8ca870c2191e", "label": "INTERNAL_I2C_REGISTER_TIMEOUT", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e INTERNAL_I2C_REGISTER_TIMEOUT\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027INTERNAL_I2C_REGISTER_TIMEOUT\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 16 to line 16. Its direction is \u0027output\u0027. Its bit...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "2a6f423e-7618-4b16-aa42-a30027eae081", "label": "WRITE_DATA_ON_TX", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e WRITE_DATA_ON_TX\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027WRITE_DATA_ON_TX\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 17 to line 17. Its direction is \u0027output\u0027. Its bit-width is fro...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "727c36c3-944a-495d-8305-c66a35271c36", "label": "WR_ENA", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e WR_ENA\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027WR_ENA\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 18 to line 18. Its direction is \u0027output\u0027. It is a 1-bit signal. Its AST ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "6ef5d9bd-97b3-4dd1-bf07-562bb5713a5f", "label": "RD_ENA", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e RD_ENA\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027RD_ENA\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 19 to line 19. Its direction is \u0027output\u0027. It is a 1-bit signal. Its AST ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "e2435b3d-9aea-4f8b-ac9f-4d7be36d3e0f", "label": "PREADY", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PREADY\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PREADY\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 20 to line 20. Its direction is \u0027output\u0027. It is a 1-bit signal. Its AST ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "c1779cb5-e2e4-4079-abbb-c9ba35b3ef96", "label": "PSLVERR", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PSLVERR\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027PSLVERR\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 21 to line 21. Its direction is \u0027output\u0027. It is a 1-bit signal. Its AST...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "2805b885-d622-4efa-8ecd-d6d4f5668e01", "label": "INT_RX", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e INT_RX\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027INT_RX\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 22 to line 22. Its direction is \u0027output\u0027. It is a 1-bit signal. Its AST ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "294fc937-9b00-4d51-b140-316cdcfffeaa", "label": "INT_TX", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e INT_TX\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e PORT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog port \u0027INT_TX\u0027 is defined within module \u0027apb\u0027 in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027  from line 23 to line 23. Its direction is \u0027output\u0027. It is a 1-bit signal. Its AST ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "36499297-03eb-4182-9f4f-a0caec6ff53b", "label": "INTERNAL_I2C_REGISTER_CONFIG", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e INTERNAL_I2C_REGISTER_CONFIG\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e REGISTER\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog **register** \u0027INTERNAL_I2C_REGISTER_CONFIG\u0027 is defined within module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 15 to line 15. Its **bit-width** is from M...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "01df3124-6725-4c29-94f7-0c42a36f67fc", "label": "INTERNAL_I2C_REGISTER_TIMEOUT", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e INTERNAL_I2C_REGISTER_TIMEOUT\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e REGISTER\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e Verilog **register** \u0027INTERNAL_I2C_REGISTER_TIMEOUT\u0027 is defined within module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 16 to line 16. Its **bit-width** is from ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "fc409b34-c5f1-4cce-9383-dfd368325480", "label": "Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e ASSIGNMENT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 25 to line 25. The **left-hand side (LHS)** is \u0027WR_ENA\u0027 and the *...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7be83ec1-072f-451e-86e2-3efbf2c332e7", "label": "(((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e RHS_ASSIGN\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e An signal \u0027(((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027 in module \u0027apb\u0027. It is right hand side in assignment Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (P...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "73f19e91-da50-4b4b-ac22-515dab2cf482", "label": "Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e ASSIGNMENT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 26 to line 26. The **left-hand side (LHS)** is \u0027RD_ENA\u0027 and the *...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "34fcc50e-0e4b-4ecf-bc5e-6889f891a784", "label": "(((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e RHS_ASSIGN\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e An signal \u0027(((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u0027 in module \u0027apb\u0027. It is right hand side in assignment Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (P...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "7d3cc4cb-0b63-42cd-97ca-ee35139fdd88", "label": "Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e ASSIGNMENT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 27 to line 27. The **left-hand side (LHS)** is \u0027PREADY\u0027 and the *...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "d7227716-9789-4388-bbeb-fcd973540365", "label": "((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e RHS_ASSIGN\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e An signal \u0027((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u0027 in module \u0027apb\u0027. It is right hand side in assignment...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "0f9cfdc8-6ede-4e3c-addd-bae068213796", "label": "Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e ASSIGNMENT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 28 to line 28. The **left-hand side (LHS)** is \u0027WRITE_DATA_ON_TX\u0027...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "78a34084-828f-433b-8cf4-ed182161d88f", "label": "((PADDR == 32\u0027d0))? PWDATA:PWDATA", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e ((PADDR == 32\u0027d0))? PWDATA:PWDATA\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e RHS_ASSIGN\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e An signal \u0027((PADDR == 32\u0027d0))? PWDATA:PWDATA\u0027 in module \u0027apb\u0027. It is right hand side in assignment Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA in file C:\\Users\\huijie\\Desktop\\graphrag...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "5db5a8db-3e9b-47a2-9b48-3b7527dd4c9d", "label": "Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e ASSIGNMENT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 29 to line 29. The **left-hand side (LHS)** is \u0027PRDATA\u0027 and the *...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "5029fa5c-4276-4c98-8a7b-0e85a3c5676c", "label": "((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e RHS_ASSIGN\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e An signal \u0027((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u0027 in module \u0027apb\u0027. It is right hand side in assignment Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX in file C:\\Use...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "d5a8147a-1865-4917-a936-28f78c7616d1", "label": "Assign: PSLVERR = ERROR", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e Assign: PSLVERR = ERROR\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e ASSIGNMENT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 30 to line 30. The **left-hand side (LHS)** is \u0027PSLVERR\u0027 and the ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "a8d0a68a-5ae1-4cb6-9883-5142063ac561", "label": "Assign: INT_TX = TX_EMPTY", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e Assign: INT_TX = TX_EMPTY\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e ASSIGNMENT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 31 to line 31. The **left-hand side (LHS)** is \u0027INT_TX\u0027 and the *...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "cf9a7884-48c8-47aa-be17-81017f884bdc", "label": "Assign: INT_RX = RX_EMPTY", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e Assign: INT_RX = RX_EMPTY\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e ASSIGNMENT\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e This is an **assignment statement** defined in module \u0027apb\u0027  in file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 from line 32 to line 32. The **left-hand side (LHS)** is \u0027INT_RX\u0027 and the *...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "595411aa-1275-4137-8366-f80503463b49", "label": "Always Block (sequential) @ (posedge PCLK)", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e Always Block (sequential) @ (posedge PCLK)\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e ALWAYS_BLOCK\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e An **always block** (sequential logic) in module \u0027apb\u0027 from file \u0027C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v\u0027 lines 33-52. It is sensitive to: posedge PCLK. Its AST node type is \u0027Always\u0027.\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "edbf817e-aaf9-4c78-860e-e1968f33f7e3", "label": "14\u0027d0", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e 14\u0027d0\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e RHS_ALWASY\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e It is a right hand side in always block which is at 37 in apb in C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 33 to line 52 It is also  as the left-hand side within an always block ...\n        ", "value": 17}, {"borderWidth": 2, "borderWidthSelected": 4, "color": "#6c7086", "id": "3374a643-20bf-4ec2-addb-aa766851e667", "label": "PWDATA[13:0]", "shape": "dot", "title": "\n            \u003cb\u003eTitle:\u003c/b\u003e PWDATA[13:0]\u003cbr\u003e\n            \u003cb\u003eType:\u003c/b\u003e RHS_ALWASY\u003cbr\u003e\n            \u003cb\u003eConnections:\u003c/b\u003e 1\u003cbr\u003e\n            \u003cb\u003eDescription:\u003c/b\u003e It is a right hand side in always block which is at 44 in apb in C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 33 to line 52 It is also  as the left-hand side within an always block ...\n        ", "value": 17}]);
                  edges = new vis.DataSet([{"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PCLK\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PCLK.\n            ", "to": "71439e82-d7dd-4fd7-b17e-1859eb2f146e", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PRESETn\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PRESETn.\n            ", "to": "a208fd28-94d4-43ad-9d2f-0af4bf28d54d", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PSELx\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PSELx.\n            ", "to": "8f016f5c-849b-4dec-bbf8-d3f7ff9a2c93", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PWRITE\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PWRITE.\n            ", "to": "101d4cd2-afcc-471d-bba0-e0df4f5ff45e", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PENABLE\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PENABLE.\n            ", "to": "0174b551-25f3-4c22-bbfa-c76b5eb0528f", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PADDR\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PADDR.\n            ", "to": "d9642b05-5c4a-49ef-94ae-a733a74d2227", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PWDATA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PWDATA.\n            ", "to": "c4950d49-09a5-44d7-8851-f7ec62f5fda4", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e READ_DATA_ON_RX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port READ_DATA_ON_RX.\n            ", "to": "bad54f4d-495c-424e-a73e-b2104d4afd8f", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e ERROR\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port ERROR.\n            ", "to": "cd95877a-728a-4c0f-a781-359abeace120", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e TX_EMPTY\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port TX_EMPTY.\n            ", "to": "ef4631ad-421d-4a03-92fb-83db4812aa9c", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e RX_EMPTY\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port RX_EMPTY.\n            ", "to": "b6730c7b-539b-488f-9bf6-7028ac99681a", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PRDATA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PRDATA.\n            ", "to": "2c0eb76e-2488-43b4-a23e-3f3a2eb3d3f1", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_CONFIG\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port INTERNAL_I2C_REGISTER_CONFIG.\n            ", "to": "36499297-03eb-4182-9f4f-a0caec6ff53b", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_TIMEOUT\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port INTERNAL_I2C_REGISTER_TIMEOUT.\n            ", "to": "01df3124-6725-4c29-94f7-0c42a36f67fc", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e WRITE_DATA_ON_TX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port WRITE_DATA_ON_TX.\n            ", "to": "2a6f423e-7618-4b16-aa42-a30027eae081", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e WR_ENA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port WR_ENA.\n            ", "to": "727c36c3-944a-495d-8305-c66a35271c36", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e RD_ENA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port RD_ENA.\n            ", "to": "6ef5d9bd-97b3-4dd1-bf07-562bb5713a5f", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PREADY\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PREADY.\n            ", "to": "e2435b3d-9aea-4f8b-ac9f-4d7be36d3e0f", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PSLVERR\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port PSLVERR.\n            ", "to": "c1779cb5-e2e4-4079-abbb-c9ba35b3ef96", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INT_RX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port INT_RX.\n            ", "to": "2805b885-d622-4efa-8ecd-d6d4f5668e01", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INT_TX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains port INT_TX.\n            ", "to": "294fc937-9b00-4d51-b140-316cdcfffeaa", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_CONFIG\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains register INTERNAL_I2C_REGISTER_CONFIG.\n            ", "to": "36499297-03eb-4182-9f4f-a0caec6ff53b", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_TIMEOUT\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e apb contains register INTERNAL_I2C_REGISTER_TIMEOUT.\n            ", "to": "01df3124-6725-4c29-94f7-0c42a36f67fc", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Module \u0027apb\u0027 contains assignment \u0027Assign: WR_ENA = (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADD...\n            ", "to": "fc409b34-c5f1-4cce-9383-dfd368325480", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "7be83ec1-072f-451e-86e2-3efbf2c332e7", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e (((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e WR_ENA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e The expression/signal \u0027(((((PWRITE == 1\u0027b1) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d0)) \u0026 (PSELx == 1\u0027b...\n            ", "to": "727c36c3-944a-495d-8305-c66a35271c36", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Module \u0027apb\u0027 contains assignment \u0027Assign: RD_ENA = (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADD...\n            ", "to": "73f19e91-da50-4b4b-ac22-515dab2cf482", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "34fcc50e-0e4b-4ecf-bc5e-6889f891a784", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e (((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b1)))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e RD_ENA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e The expression/signal \u0027(((((PWRITE == 1\u0027b0) \u0026 (PENABLE == 1\u0027b1)) \u0026 (PADDR == 32\u0027d4)) \u0026 (PSELx == 1\u0027b...\n            ", "to": "6ef5d9bd-97b3-4dd1-bf07-562bb5713a5f", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Module \u0027apb\u0027 contains assignment \u0027Assign: PREADY = ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADD...\n            ", "to": "7d3cc4cb-0b63-42cd-97ca-ee35139fdd88", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "d7227716-9789-4388-bbeb-fcd973540365", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e ((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027d12)) \u0026 ((PENABLE == 1\u0027b1) \u0026 (PSELx == 1\u0027b1))))? 1\u0027b1:1\u0027b0\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PREADY\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e The expression/signal \u0027((((((WR_ENA == 1\u0027b1) | (RD_ENA == 1\u0027b1)) | (PADDR == 32\u0027d8)) | (PADDR == 32\u0027...\n            ", "to": "e2435b3d-9aea-4f8b-ac9f-4d7be36d3e0f", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Module \u0027apb\u0027 contains assignment \u0027Assign: WRITE_DATA_ON_TX = ((PADDR == 32\u0027d0))? PWDATA:PWDATA\u0027.\n            ", "to": "0f9cfdc8-6ede-4e3c-addd-bae068213796", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "78a34084-828f-433b-8cf4-ed182161d88f", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e ((PADDR == 32\u0027d0))? PWDATA:PWDATA\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e WRITE_DATA_ON_TX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e The expression/signal \u0027((PADDR == 32\u0027d0))? PWDATA:PWDATA\u0027 **drives** the signal \u0027WRITE_DATA_ON_TX\u0027 v...\n            ", "to": "2a6f423e-7618-4b16-aa42-a30027eae081", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Module \u0027apb\u0027 contains assignment \u0027Assign: PRDATA = ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_...\n            ", "to": "5db5a8db-3e9b-47a2-9b48-3b7527dd4c9d", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "5029fa5c-4276-4c98-8a7b-0e85a3c5676c", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e ((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PRDATA\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e The expression/signal \u0027((PADDR == 32\u0027d4))? READ_DATA_ON_RX:READ_DATA_ON_RX\u0027 **drives** the signal \u0027P...\n            ", "to": "2c0eb76e-2488-43b4-a23e-3f3a2eb3d3f1", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e Assign: PSLVERR = ERROR\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Module \u0027apb\u0027 contains assignment \u0027Assign: PSLVERR = ERROR\u0027.\n            ", "to": "d5a8147a-1865-4917-a936-28f78c7616d1", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "cd95877a-728a-4c0f-a781-359abeace120", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e ERROR\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PSLVERR\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e The expression/signal \u0027ERROR\u0027 **drives** the signal \u0027PSLVERR\u0027 via assignment \u0027Assign: PSLVERR = ERRO...\n            ", "to": "c1779cb5-e2e4-4079-abbb-c9ba35b3ef96", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e Assign: INT_TX = TX_EMPTY\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Module \u0027apb\u0027 contains assignment \u0027Assign: INT_TX = TX_EMPTY\u0027.\n            ", "to": "a8d0a68a-5ae1-4cb6-9883-5142063ac561", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "ef4631ad-421d-4a03-92fb-83db4812aa9c", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e TX_EMPTY\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INT_TX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e The expression/signal \u0027TX_EMPTY\u0027 **drives** the signal \u0027INT_TX\u0027 via assignment \u0027Assign: INT_TX = TX_...\n            ", "to": "294fc937-9b00-4d51-b140-316cdcfffeaa", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e Assign: INT_RX = RX_EMPTY\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Module \u0027apb\u0027 contains assignment \u0027Assign: INT_RX = RX_EMPTY\u0027.\n            ", "to": "cf9a7884-48c8-47aa-be17-81017f884bdc", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "b6730c7b-539b-488f-9bf6-7028ac99681a", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e RX_EMPTY\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INT_RX\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e The expression/signal \u0027RX_EMPTY\u0027 **drives** the signal \u0027INT_RX\u0027 via assignment \u0027Assign: INT_RX = RX_...\n            ", "to": "2805b885-d622-4efa-8ecd-d6d4f5668e01", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "7bc74dcc-6b99-4826-b6f8-b88ac8b2d411", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e apb\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e Always Block (sequential) @ (posedge PCLK)\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Module \u0027apb\u0027 contains always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027.\n            ", "to": "595411aa-1275-4137-8366-f80503463b49", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "595411aa-1275-4137-8366-f80503463b49", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Always Block (sequential) @ (posedge PCLK)\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e PCLK\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 1.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 is sensitive to posedge signal \u0027PCLK\u0027.\n            ", "to": "71439e82-d7dd-4fd7-b17e-1859eb2f146e", "width": 2.0}, {"arrows": "to", "color": "#f38ba8", "from": "595411aa-1275-4137-8366-f80503463b49", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Always Block (sequential) @ (posedge PCLK)\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_CONFIG\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027INTERNAL_I2C_REG...\n            ", "to": "36499297-03eb-4182-9f4f-a0caec6ff53b", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "edbf817e-aaf9-4c78-860e-e1968f33f7e3", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e 14\u0027d0\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_CONFIG\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 14\u0027d0 is assigned to INTERNAL_I2C_REGIS...\n            ", "to": "36499297-03eb-4182-9f4f-a0caec6ff53b", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "3374a643-20bf-4ec2-addb-aa766851e667", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e PWDATA[13:0]\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_CONFIG\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 PWDATA[13:0] is assigned to INTERNAL_I2...\n            ", "to": "36499297-03eb-4182-9f4f-a0caec6ff53b", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "36499297-03eb-4182-9f4f-a0caec6ff53b", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e INTERNAL_I2C_REGISTER_CONFIG\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_CONFIG\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 INTERNAL_I2C_REGISTER_CONFIG is assigne...\n            ", "to": "36499297-03eb-4182-9f4f-a0caec6ff53b", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "595411aa-1275-4137-8366-f80503463b49", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e Always Block (sequential) @ (posedge PCLK)\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_TIMEOUT\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e Always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 assigns values to signal \u0027INTERNAL_I2C_REG...\n            ", "to": "01df3124-6725-4c29-94f7-0c42a36f67fc", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "edbf817e-aaf9-4c78-860e-e1968f33f7e3", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e 14\u0027d0\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_TIMEOUT\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 14\u0027d0 is assigned to INTERNAL_I2C_REGIS...\n            ", "to": "01df3124-6725-4c29-94f7-0c42a36f67fc", "width": 4.0}, {"arrows": "to", "color": "#f38ba8", "from": "3374a643-20bf-4ec2-addb-aa766851e667", "physics": true, "smooth": true, "title": "\n                \u003cb\u003eFrom:\u003c/b\u003e PWDATA[13:0]\u003cbr\u003e\n                \u003cb\u003eTo:\u003c/b\u003e INTERNAL_I2C_REGISTER_TIMEOUT\u003cbr\u003e\n                \u003cb\u003eWeight:\u003c/b\u003e 2.00\u003cbr\u003e\n                \u003cb\u003eRelationship:\u003c/b\u003e In always block \u0027Always Block (sequential) @ (posedge PCLK)\u0027 PWDATA[13:0] is assigned to INTERNAL_I2...\n            ", "to": "01df3124-6725-4c29-94f7-0c42a36f67fc", "width": 4.0}]);

                  nodeColors = {};
                  allNodes = nodes.get({ returnType: "Object" });
                  for (nodeId in allNodes) {
                    nodeColors[nodeId] = allNodes[nodeId].color;
                  }
                  allEdges = edges.get({ returnType: "Object" });
                  // adding nodes and edges to the graph
                  data = {nodes: nodes, edges: edges};

                  var options = {"physics": {"enabled": true, "barnesHut": {"gravitationalConstant": -2000, "centralGravity": 0.1, "springLength": 200, "springConstant": 0.05, "damping": 0.9, "avoidOverlap": 0.5}, "maxVelocity": 50, "minVelocity": 0.1, "timestep": 0.35, "stabilization": {"iterations": 150}}, "nodes": {"borderWidth": 2, "borderWidthSelected": 4, "shadow": {"enabled": true, "color": "rgba(0,0,0,0.3)", "size": 10, "x": 2, "y": 2}, "font": {"size": 14, "face": "arial", "color": "#ffffff"}, "title": {"enabled": true, "allowHTML": true}}, "edges": {"smooth": {"enabled": true, "type": "dynamic", "roundness": 0.2}, "arrows": {"to": {"enabled": true, "scaleFactor": 0.8}}, "shadow": {"enabled": true, "color": "rgba(0,0,0,0.2)", "size": 5, "x": 1, "y": 1}, "font": {"size": 12, "color": "#ffffff", "strokeWidth": 2, "strokeColor": "#1e1e2e", "background": "none"}, "title": {"enabled": true, "allowHTML": true}}, "interaction": {"hover": true, "hoverConnectedEdges": true, "selectConnectedEdges": true, "zoomView": true, "dragView": true}, "layout": {"improvedLayout": true}};

                  


                  

                  network = new vis.Network(container, data, options);

                  

                  

                  


                  

                  return network;

              }
              drawGraph();
        </script>
    </body>
</html>