                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.1.1 #7100 (Apr  1 2013) (Linux)
                              4 ; This file was generated Tue Apr 23 09:41:31 2013
                              5 ;--------------------------------------------------------
                              6 	.module n740
                              7 	.optsdcc -mmcs51 --model-large
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; Public variables in this module
                             11 ;--------------------------------------------------------
                             12 	.globl _IRCON2_P2IF
                             13 	.globl _IRCON2_UTX0IF
                             14 	.globl _IRCON2_UTX1IF
                             15 	.globl _IRCON2_P1IF
                             16 	.globl _IRCON2_WDTIF
                             17 	.globl _CY
                             18 	.globl _AC
                             19 	.globl _F0
                             20 	.globl _RS1
                             21 	.globl _RS0
                             22 	.globl _OV
                             23 	.globl _F1
                             24 	.globl _P
                             25 	.globl _IRCON_DMAIF
                             26 	.globl _IRCON_T1IF
                             27 	.globl _IRCON_T2IF
                             28 	.globl _IRCON_T3IF
                             29 	.globl _IRCON_T4IF
                             30 	.globl _IRCON_P0IF
                             31 	.globl _IRCON_STIF
                             32 	.globl _IEN1_DMAIE
                             33 	.globl _IEN1_T1IE
                             34 	.globl _IEN1_T2IE
                             35 	.globl _IEN1_T3IE
                             36 	.globl _IEN1_T4IE
                             37 	.globl _IEN1_P0IE
                             38 	.globl _IEN0_RFERRIE
                             39 	.globl _IEN0_ADCIE
                             40 	.globl _IEN0_URX0IE
                             41 	.globl _IEN0_URX1IE
                             42 	.globl _IEN0_ENCIE
                             43 	.globl _IEN0_STIE
                             44 	.globl _IEN0_EA
                             45 	.globl _EA
                             46 	.globl _P2_4
                             47 	.globl _P2_3
                             48 	.globl _P2_2
                             49 	.globl _P2_1
                             50 	.globl _P2_0
                             51 	.globl _S0CON_ENCIF_0
                             52 	.globl _S0CON_ENCIF_1
                             53 	.globl _P1_7
                             54 	.globl _P1_6
                             55 	.globl _P1_5
                             56 	.globl _P1_4
                             57 	.globl _P1_3
                             58 	.globl _P1_2
                             59 	.globl _P1_1
                             60 	.globl _P1_0
                             61 	.globl _TCON_IT0
                             62 	.globl _TCON_RFERRIF
                             63 	.globl _TCON_IT1
                             64 	.globl _TCON_URX0IF
                             65 	.globl _TCON_ADCIF
                             66 	.globl _TCON_URX1IF
                             67 	.globl _P0_0
                             68 	.globl _P0_1
                             69 	.globl _P0_2
                             70 	.globl _P0_3
                             71 	.globl _P0_4
                             72 	.globl _P0_5
                             73 	.globl _P0_6
                             74 	.globl _P0_7
                             75 	.globl _P2DIR
                             76 	.globl _P1DIR
                             77 	.globl _P0DIR
                             78 	.globl _U1GCR
                             79 	.globl _U1UCR
                             80 	.globl _U1BAUD
                             81 	.globl _U1BUF
                             82 	.globl _U1CSR
                             83 	.globl _P2INP
                             84 	.globl _P1INP
                             85 	.globl _P2SEL
                             86 	.globl _P1SEL
                             87 	.globl _P0SEL
                             88 	.globl _ADCCFG
                             89 	.globl _PERCFG
                             90 	.globl _B
                             91 	.globl _T4CC1
                             92 	.globl _T4CCTL1
                             93 	.globl _T4CC0
                             94 	.globl _T4CCTL0
                             95 	.globl _T4CTL
                             96 	.globl _T4CNT
                             97 	.globl _RFIF
                             98 	.globl _IRCON2
                             99 	.globl _T1CCTL2
                            100 	.globl _T1CCTL1
                            101 	.globl _T1CCTL0
                            102 	.globl _T1CTL
                            103 	.globl _T1CNTH
                            104 	.globl _T1CNTL
                            105 	.globl _RFST
                            106 	.globl _ACC
                            107 	.globl _T1CC2H
                            108 	.globl _T1CC2L
                            109 	.globl _T1CC1H
                            110 	.globl _T1CC1L
                            111 	.globl _T1CC0H
                            112 	.globl _T1CC0L
                            113 	.globl _RFD
                            114 	.globl _TIMIF
                            115 	.globl _DMAREQ
                            116 	.globl _DMAARM
                            117 	.globl _DMA0CFGH
                            118 	.globl _DMA0CFGL
                            119 	.globl _DMA1CFGH
                            120 	.globl _DMA1CFGL
                            121 	.globl _DMAIRQ
                            122 	.globl _PSW
                            123 	.globl _T3CC1
                            124 	.globl _T3CCTL1
                            125 	.globl _T3CC0
                            126 	.globl _T3CCTL0
                            127 	.globl _T3CTL
                            128 	.globl _T3CNT
                            129 	.globl _WDCTL
                            130 	.globl _T2CON
                            131 	.globl _MEMCTR
                            132 	.globl _CLKCON
                            133 	.globl _U0GCR
                            134 	.globl _U0UCR
                            135 	.globl _T2CNF
                            136 	.globl _U0BAUD
                            137 	.globl _U0BUF
                            138 	.globl _IRCON
                            139 	.globl _SLEEP
                            140 	.globl _RNDH
                            141 	.globl _RNDL
                            142 	.globl _ADCH
                            143 	.globl _ADCL
                            144 	.globl _IP1
                            145 	.globl _IEN1
                            146 	.globl _RCCTL
                            147 	.globl _ADCCON3
                            148 	.globl _ADCCON2
                            149 	.globl _ADCCON1
                            150 	.globl _ENCCS
                            151 	.globl _ENCDO
                            152 	.globl _ENCDI
                            153 	.globl _FWDATA
                            154 	.globl _FCTL
                            155 	.globl _FADDRH
                            156 	.globl _FADDRL
                            157 	.globl _FWT
                            158 	.globl _IP0
                            159 	.globl _IEN0
                            160 	.globl _IE
                            161 	.globl _T2THD
                            162 	.globl _T2TLD
                            163 	.globl _T2CAPHPH
                            164 	.globl _T2CAPLPL
                            165 	.globl _T2OF2
                            166 	.globl _T2OF1
                            167 	.globl _T2OF0
                            168 	.globl _P2
                            169 	.globl _PSBANK
                            170 	.globl _FMAP
                            171 	.globl _T2PEROF2
                            172 	.globl _T2PEROF1
                            173 	.globl _T2PEROF0
                            174 	.globl _S1CON
                            175 	.globl _IEN2
                            176 	.globl _HSRC
                            177 	.globl _S0CON
                            178 	.globl _ST2
                            179 	.globl _ST1
                            180 	.globl _ST0
                            181 	.globl _T2CMP
                            182 	.globl __XPAGE
                            183 	.globl _DPS
                            184 	.globl _RFIM
                            185 	.globl _P1
                            186 	.globl _P0INP
                            187 	.globl _P1IEN
                            188 	.globl _PICTL
                            189 	.globl _P2IFG
                            190 	.globl _P1IFG
                            191 	.globl _P0IFG
                            192 	.globl _TCON
                            193 	.globl _PCON
                            194 	.globl _U0CSR
                            195 	.globl _DPH1
                            196 	.globl _DPL1
                            197 	.globl _DPH0
                            198 	.globl _DPL0
                            199 	.globl _SP
                            200 	.globl _P0
                            201 	.globl _ADC_SHADOW
                            202 	.globl _U1BUF_SHADOW
                            203 	.globl _RFD_SHADOW
                            204 	.globl _U0BUF_SHADOW
                            205 	.globl _RFSTATUS
                            206 	.globl _CHIPID
                            207 	.globl _CHVER
                            208 	.globl _FSMTC1
                            209 	.globl _RXFIFOCNT
                            210 	.globl _IOCFG3
                            211 	.globl _IOCFG2
                            212 	.globl _IOCFG1
                            213 	.globl _IOCFG0
                            214 	.globl _SHORTADDRL
                            215 	.globl _SHORTADDRH
                            216 	.globl _PANIDL
                            217 	.globl _PANIDH
                            218 	.globl _IEEE_ADDR7
                            219 	.globl _IEEE_ADDR6
                            220 	.globl _IEEE_ADDR5
                            221 	.globl _IEEE_ADDR4
                            222 	.globl _IEEE_ADDR3
                            223 	.globl _IEEE_ADDR2
                            224 	.globl _IEEE_ADDR1
                            225 	.globl _IEEE_ADDR0
                            226 	.globl _DACTSTL
                            227 	.globl _DACTSTH
                            228 	.globl _ADCTSTL
                            229 	.globl _ADCTSTH
                            230 	.globl _FSMSTATE
                            231 	.globl _AGCCTRLL
                            232 	.globl _AGCCTRLH
                            233 	.globl _MANORL
                            234 	.globl _MANORH
                            235 	.globl _MANANDL
                            236 	.globl _MANANDH
                            237 	.globl _FSMTCL
                            238 	.globl _FSMTCH
                            239 	.globl _RFPWR
                            240 	.globl _CSPT
                            241 	.globl _CSPCTRL
                            242 	.globl _CSPZ
                            243 	.globl _CSPY
                            244 	.globl _CSPX
                            245 	.globl _FSCTRLL
                            246 	.globl _FSCTRLH
                            247 	.globl _RXCTRL1L
                            248 	.globl _RXCTRL1H
                            249 	.globl _RXCTRL0L
                            250 	.globl _RXCTRL0H
                            251 	.globl _TXCTRLL
                            252 	.globl _TXCTRLH
                            253 	.globl _SYNCWORDL
                            254 	.globl _SYNCWORDH
                            255 	.globl _RSSIL
                            256 	.globl _RSSIH
                            257 	.globl _MDMCTRL1L
                            258 	.globl _MDMCTRL1H
                            259 	.globl _MDMCTRL0L
                            260 	.globl _MDMCTRL0H
                            261 	.globl _n740_ser_par_init
                            262 	.globl _n740_ser_par_set
                            263 	.globl _n740_ser_par_get
                            264 	.globl _n740_analog_switch
                            265 	.globl _n740_analog_activate
                            266 	.globl _n740_analog_deactivate
                            267 ;--------------------------------------------------------
                            268 ; special function registers
                            269 ;--------------------------------------------------------
                            270 	.area RSEG    (ABS,DATA)
   0000                     271 	.org 0x0000
                    0080    272 _P0	=	0x0080
                    0081    273 _SP	=	0x0081
                    0082    274 _DPL0	=	0x0082
                    0083    275 _DPH0	=	0x0083
                    0084    276 _DPL1	=	0x0084
                    0085    277 _DPH1	=	0x0085
                    0086    278 _U0CSR	=	0x0086
                    0087    279 _PCON	=	0x0087
                    0088    280 _TCON	=	0x0088
                    0089    281 _P0IFG	=	0x0089
                    008A    282 _P1IFG	=	0x008a
                    008B    283 _P2IFG	=	0x008b
                    008C    284 _PICTL	=	0x008c
                    008D    285 _P1IEN	=	0x008d
                    008F    286 _P0INP	=	0x008f
                    0090    287 _P1	=	0x0090
                    0091    288 _RFIM	=	0x0091
                    0092    289 _DPS	=	0x0092
                    0093    290 __XPAGE	=	0x0093
                    0094    291 _T2CMP	=	0x0094
                    0095    292 _ST0	=	0x0095
                    0096    293 _ST1	=	0x0096
                    0097    294 _ST2	=	0x0097
                    0098    295 _S0CON	=	0x0098
                    0099    296 _HSRC	=	0x0099
                    009A    297 _IEN2	=	0x009a
                    009B    298 _S1CON	=	0x009b
                    009C    299 _T2PEROF0	=	0x009c
                    009D    300 _T2PEROF1	=	0x009d
                    009E    301 _T2PEROF2	=	0x009e
                    009F    302 _FMAP	=	0x009f
                    009F    303 _PSBANK	=	0x009f
                    00A0    304 _P2	=	0x00a0
                    00A1    305 _T2OF0	=	0x00a1
                    00A2    306 _T2OF1	=	0x00a2
                    00A3    307 _T2OF2	=	0x00a3
                    00A4    308 _T2CAPLPL	=	0x00a4
                    00A5    309 _T2CAPHPH	=	0x00a5
                    00A6    310 _T2TLD	=	0x00a6
                    00A7    311 _T2THD	=	0x00a7
                    00A8    312 _IE	=	0x00a8
                    00A8    313 _IEN0	=	0x00a8
                    00A9    314 _IP0	=	0x00a9
                    00AB    315 _FWT	=	0x00ab
                    00AC    316 _FADDRL	=	0x00ac
                    00AD    317 _FADDRH	=	0x00ad
                    00AE    318 _FCTL	=	0x00ae
                    00AF    319 _FWDATA	=	0x00af
                    00B1    320 _ENCDI	=	0x00b1
                    00B2    321 _ENCDO	=	0x00b2
                    00B3    322 _ENCCS	=	0x00b3
                    00B4    323 _ADCCON1	=	0x00b4
                    00B5    324 _ADCCON2	=	0x00b5
                    00B6    325 _ADCCON3	=	0x00b6
                    00B7    326 _RCCTL	=	0x00b7
                    00B8    327 _IEN1	=	0x00b8
                    00B9    328 _IP1	=	0x00b9
                    00BA    329 _ADCL	=	0x00ba
                    00BB    330 _ADCH	=	0x00bb
                    00BC    331 _RNDL	=	0x00bc
                    00BD    332 _RNDH	=	0x00bd
                    00BE    333 _SLEEP	=	0x00be
                    00C0    334 _IRCON	=	0x00c0
                    00C1    335 _U0BUF	=	0x00c1
                    00C2    336 _U0BAUD	=	0x00c2
                    00C3    337 _T2CNF	=	0x00c3
                    00C4    338 _U0UCR	=	0x00c4
                    00C5    339 _U0GCR	=	0x00c5
                    00C6    340 _CLKCON	=	0x00c6
                    00C7    341 _MEMCTR	=	0x00c7
                    00C8    342 _T2CON	=	0x00c8
                    00C9    343 _WDCTL	=	0x00c9
                    00CA    344 _T3CNT	=	0x00ca
                    00CB    345 _T3CTL	=	0x00cb
                    00CC    346 _T3CCTL0	=	0x00cc
                    00CD    347 _T3CC0	=	0x00cd
                    00CE    348 _T3CCTL1	=	0x00ce
                    00CF    349 _T3CC1	=	0x00cf
                    00D0    350 _PSW	=	0x00d0
                    00D1    351 _DMAIRQ	=	0x00d1
                    00D2    352 _DMA1CFGL	=	0x00d2
                    00D3    353 _DMA1CFGH	=	0x00d3
                    00D4    354 _DMA0CFGL	=	0x00d4
                    00D5    355 _DMA0CFGH	=	0x00d5
                    00D6    356 _DMAARM	=	0x00d6
                    00D7    357 _DMAREQ	=	0x00d7
                    00D8    358 _TIMIF	=	0x00d8
                    00D9    359 _RFD	=	0x00d9
                    00DA    360 _T1CC0L	=	0x00da
                    00DB    361 _T1CC0H	=	0x00db
                    00DC    362 _T1CC1L	=	0x00dc
                    00DD    363 _T1CC1H	=	0x00dd
                    00DE    364 _T1CC2L	=	0x00de
                    00DF    365 _T1CC2H	=	0x00df
                    00E0    366 _ACC	=	0x00e0
                    00E1    367 _RFST	=	0x00e1
                    00E2    368 _T1CNTL	=	0x00e2
                    00E3    369 _T1CNTH	=	0x00e3
                    00E4    370 _T1CTL	=	0x00e4
                    00E5    371 _T1CCTL0	=	0x00e5
                    00E6    372 _T1CCTL1	=	0x00e6
                    00E7    373 _T1CCTL2	=	0x00e7
                    00E8    374 _IRCON2	=	0x00e8
                    00E9    375 _RFIF	=	0x00e9
                    00EA    376 _T4CNT	=	0x00ea
                    00EB    377 _T4CTL	=	0x00eb
                    00EC    378 _T4CCTL0	=	0x00ec
                    00ED    379 _T4CC0	=	0x00ed
                    00EE    380 _T4CCTL1	=	0x00ee
                    00EF    381 _T4CC1	=	0x00ef
                    00F0    382 _B	=	0x00f0
                    00F1    383 _PERCFG	=	0x00f1
                    00F2    384 _ADCCFG	=	0x00f2
                    00F3    385 _P0SEL	=	0x00f3
                    00F4    386 _P1SEL	=	0x00f4
                    00F5    387 _P2SEL	=	0x00f5
                    00F6    388 _P1INP	=	0x00f6
                    00F7    389 _P2INP	=	0x00f7
                    00F8    390 _U1CSR	=	0x00f8
                    00F9    391 _U1BUF	=	0x00f9
                    00FA    392 _U1BAUD	=	0x00fa
                    00FB    393 _U1UCR	=	0x00fb
                    00FC    394 _U1GCR	=	0x00fc
                    00FD    395 _P0DIR	=	0x00fd
                    00FE    396 _P1DIR	=	0x00fe
                    00FF    397 _P2DIR	=	0x00ff
                            398 ;--------------------------------------------------------
                            399 ; special function bits
                            400 ;--------------------------------------------------------
                            401 	.area RSEG    (ABS,DATA)
   0000                     402 	.org 0x0000
                    0087    403 _P0_7	=	0x0087
                    0086    404 _P0_6	=	0x0086
                    0085    405 _P0_5	=	0x0085
                    0084    406 _P0_4	=	0x0084
                    0083    407 _P0_3	=	0x0083
                    0082    408 _P0_2	=	0x0082
                    0081    409 _P0_1	=	0x0081
                    0080    410 _P0_0	=	0x0080
                    008F    411 _TCON_URX1IF	=	0x008f
                    008D    412 _TCON_ADCIF	=	0x008d
                    008B    413 _TCON_URX0IF	=	0x008b
                    008A    414 _TCON_IT1	=	0x008a
                    0089    415 _TCON_RFERRIF	=	0x0089
                    0088    416 _TCON_IT0	=	0x0088
                    0090    417 _P1_0	=	0x0090
                    0091    418 _P1_1	=	0x0091
                    0092    419 _P1_2	=	0x0092
                    0093    420 _P1_3	=	0x0093
                    0094    421 _P1_4	=	0x0094
                    0095    422 _P1_5	=	0x0095
                    0096    423 _P1_6	=	0x0096
                    0097    424 _P1_7	=	0x0097
                    0099    425 _S0CON_ENCIF_1	=	0x0099
                    0098    426 _S0CON_ENCIF_0	=	0x0098
                    00A0    427 _P2_0	=	0x00a0
                    00A1    428 _P2_1	=	0x00a1
                    00A2    429 _P2_2	=	0x00a2
                    00A3    430 _P2_3	=	0x00a3
                    00A4    431 _P2_4	=	0x00a4
                    00AF    432 _EA	=	0x00af
                    00AF    433 _IEN0_EA	=	0x00af
                    00AD    434 _IEN0_STIE	=	0x00ad
                    00AC    435 _IEN0_ENCIE	=	0x00ac
                    00AB    436 _IEN0_URX1IE	=	0x00ab
                    00AA    437 _IEN0_URX0IE	=	0x00aa
                    00A9    438 _IEN0_ADCIE	=	0x00a9
                    00A8    439 _IEN0_RFERRIE	=	0x00a8
                    00BD    440 _IEN1_P0IE	=	0x00bd
                    00BC    441 _IEN1_T4IE	=	0x00bc
                    00BB    442 _IEN1_T3IE	=	0x00bb
                    00BA    443 _IEN1_T2IE	=	0x00ba
                    00B9    444 _IEN1_T1IE	=	0x00b9
                    00B8    445 _IEN1_DMAIE	=	0x00b8
                    00C7    446 _IRCON_STIF	=	0x00c7
                    00C5    447 _IRCON_P0IF	=	0x00c5
                    00C4    448 _IRCON_T4IF	=	0x00c4
                    00C3    449 _IRCON_T3IF	=	0x00c3
                    00C2    450 _IRCON_T2IF	=	0x00c2
                    00C1    451 _IRCON_T1IF	=	0x00c1
                    00C0    452 _IRCON_DMAIF	=	0x00c0
                    00D0    453 _P	=	0x00d0
                    00D1    454 _F1	=	0x00d1
                    00D2    455 _OV	=	0x00d2
                    00D3    456 _RS0	=	0x00d3
                    00D4    457 _RS1	=	0x00d4
                    00D5    458 _F0	=	0x00d5
                    00D6    459 _AC	=	0x00d6
                    00D7    460 _CY	=	0x00d7
                    00EC    461 _IRCON2_WDTIF	=	0x00ec
                    00EB    462 _IRCON2_P1IF	=	0x00eb
                    00EA    463 _IRCON2_UTX1IF	=	0x00ea
                    00E9    464 _IRCON2_UTX0IF	=	0x00e9
                    00E8    465 _IRCON2_P2IF	=	0x00e8
                            466 ;--------------------------------------------------------
                            467 ; overlayable register banks
                            468 ;--------------------------------------------------------
                            469 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                     470 	.ds 8
                            471 ;--------------------------------------------------------
                            472 ; internal ram data
                            473 ;--------------------------------------------------------
                            474 	.area DSEG    (DATA)
   0000                     475 _ser_par_status:
   0000                     476 	.ds 1
                            477 ;--------------------------------------------------------
                            478 ; overlayable items in internal ram 
                            479 ;--------------------------------------------------------
                            480 	.area OSEG    (OVR,DATA)
                            481 ;--------------------------------------------------------
                            482 ; indirectly addressable internal ram data
                            483 ;--------------------------------------------------------
                            484 	.area ISEG    (DATA)
                            485 ;--------------------------------------------------------
                            486 ; absolute internal ram data
                            487 ;--------------------------------------------------------
                            488 	.area IABS    (ABS,DATA)
                            489 	.area IABS    (ABS,DATA)
                            490 ;--------------------------------------------------------
                            491 ; bit data
                            492 ;--------------------------------------------------------
                            493 	.area BSEG    (BIT)
                            494 ;--------------------------------------------------------
                            495 ; paged external ram data
                            496 ;--------------------------------------------------------
                            497 	.area PSEG    (PAG,XDATA)
                            498 ;--------------------------------------------------------
                            499 ; external ram data
                            500 ;--------------------------------------------------------
                            501 	.area XSEG    (XDATA)
                    DF02    502 _MDMCTRL0H	=	0xdf02
                    DF03    503 _MDMCTRL0L	=	0xdf03
                    DF04    504 _MDMCTRL1H	=	0xdf04
                    DF05    505 _MDMCTRL1L	=	0xdf05
                    DF06    506 _RSSIH	=	0xdf06
                    DF07    507 _RSSIL	=	0xdf07
                    DF08    508 _SYNCWORDH	=	0xdf08
                    DF09    509 _SYNCWORDL	=	0xdf09
                    DF0A    510 _TXCTRLH	=	0xdf0a
                    DF0B    511 _TXCTRLL	=	0xdf0b
                    DF0C    512 _RXCTRL0H	=	0xdf0c
                    DF0D    513 _RXCTRL0L	=	0xdf0d
                    DF0E    514 _RXCTRL1H	=	0xdf0e
                    DF0F    515 _RXCTRL1L	=	0xdf0f
                    DF10    516 _FSCTRLH	=	0xdf10
                    DF11    517 _FSCTRLL	=	0xdf11
                    DF12    518 _CSPX	=	0xdf12
                    DF13    519 _CSPY	=	0xdf13
                    DF14    520 _CSPZ	=	0xdf14
                    DF15    521 _CSPCTRL	=	0xdf15
                    DF16    522 _CSPT	=	0xdf16
                    DF17    523 _RFPWR	=	0xdf17
                    DF20    524 _FSMTCH	=	0xdf20
                    DF21    525 _FSMTCL	=	0xdf21
                    DF22    526 _MANANDH	=	0xdf22
                    DF23    527 _MANANDL	=	0xdf23
                    DF24    528 _MANORH	=	0xdf24
                    DF25    529 _MANORL	=	0xdf25
                    DF26    530 _AGCCTRLH	=	0xdf26
                    DF27    531 _AGCCTRLL	=	0xdf27
                    DF39    532 _FSMSTATE	=	0xdf39
                    DF3A    533 _ADCTSTH	=	0xdf3a
                    DF3B    534 _ADCTSTL	=	0xdf3b
                    DF3C    535 _DACTSTH	=	0xdf3c
                    DF3D    536 _DACTSTL	=	0xdf3d
                    DF43    537 _IEEE_ADDR0	=	0xdf43
                    DF44    538 _IEEE_ADDR1	=	0xdf44
                    DF45    539 _IEEE_ADDR2	=	0xdf45
                    DF46    540 _IEEE_ADDR3	=	0xdf46
                    DF47    541 _IEEE_ADDR4	=	0xdf47
                    DF48    542 _IEEE_ADDR5	=	0xdf48
                    DF49    543 _IEEE_ADDR6	=	0xdf49
                    DF4A    544 _IEEE_ADDR7	=	0xdf4a
                    DF4B    545 _PANIDH	=	0xdf4b
                    DF4C    546 _PANIDL	=	0xdf4c
                    DF4D    547 _SHORTADDRH	=	0xdf4d
                    DF4E    548 _SHORTADDRL	=	0xdf4e
                    DF4F    549 _IOCFG0	=	0xdf4f
                    DF50    550 _IOCFG1	=	0xdf50
                    DF51    551 _IOCFG2	=	0xdf51
                    DF52    552 _IOCFG3	=	0xdf52
                    DF53    553 _RXFIFOCNT	=	0xdf53
                    DF54    554 _FSMTC1	=	0xdf54
                    DF60    555 _CHVER	=	0xdf60
                    DF61    556 _CHIPID	=	0xdf61
                    DF62    557 _RFSTATUS	=	0xdf62
                    DFC1    558 _U0BUF_SHADOW	=	0xdfc1
                    DFD9    559 _RFD_SHADOW	=	0xdfd9
                    DFF9    560 _U1BUF_SHADOW	=	0xdff9
                    DFBA    561 _ADC_SHADOW	=	0xdfba
                            562 ;--------------------------------------------------------
                            563 ; absolute external ram data
                            564 ;--------------------------------------------------------
                            565 	.area XABS    (ABS,XDATA)
                            566 ;--------------------------------------------------------
                            567 ; external initialized ram data
                            568 ;--------------------------------------------------------
                            569 	.area XISEG   (XDATA)
                            570 	.area HOME    (CODE)
                            571 	.area GSINIT0 (CODE)
                            572 	.area GSINIT1 (CODE)
                            573 	.area GSINIT2 (CODE)
                            574 	.area GSINIT3 (CODE)
                            575 	.area GSINIT4 (CODE)
                            576 	.area GSINIT5 (CODE)
                            577 	.area GSINIT  (CODE)
                            578 	.area GSFINAL (CODE)
                            579 	.area CSEG    (CODE)
                            580 ;--------------------------------------------------------
                            581 ; global & static initialisations
                            582 ;--------------------------------------------------------
                            583 	.area HOME    (CODE)
                            584 	.area GSINIT  (CODE)
                            585 	.area GSFINAL (CODE)
                            586 	.area GSINIT  (CODE)
                            587 ;--------------------------------------------------------
                            588 ; Home
                            589 ;--------------------------------------------------------
                            590 	.area HOME    (CODE)
                            591 	.area HOME    (CODE)
                            592 ;--------------------------------------------------------
                            593 ; code
                            594 ;--------------------------------------------------------
                            595 	.area CSEG    (CODE)
                            596 ;------------------------------------------------------------
                            597 ;Allocation info for local variables in function 'n740_ser_par_init'
                            598 ;------------------------------------------------------------
                            599 ;	../../platform/sensinode/dev/n740.c:80: n740_ser_par_init()
                            600 ;	-----------------------------------------
                            601 ;	 function n740_ser_par_init
                            602 ;	-----------------------------------------
   0000                     603 _n740_ser_par_init:
                    0007    604 	ar7 = 0x07
                    0006    605 	ar6 = 0x06
                    0005    606 	ar5 = 0x05
                    0004    607 	ar4 = 0x04
                    0003    608 	ar3 = 0x03
                    0002    609 	ar2 = 0x02
                    0001    610 	ar1 = 0x01
                    0000    611 	ar0 = 0x00
                            612 ;	../../platform/sensinode/dev/n740.c:83: P1DIR |= 0x0A;
   0000 43 FE 0A            613 	orl	_P1DIR,#0x0A
                            614 ;	../../platform/sensinode/dev/n740.c:84: P0DIR |= 0x04;
   0003 43 FD 04            615 	orl	_P0DIR,#0x04
   0006 22                  616 	ret
                            617 ;------------------------------------------------------------
                            618 ;Allocation info for local variables in function 'n740_ser_par_set'
                            619 ;------------------------------------------------------------
                            620 ;data                      Allocated to registers r7 
                            621 ;i                         Allocated to registers r5 
                            622 ;mask                      Allocated to registers r6 
                            623 ;temp                      Allocated to registers r4 
                            624 ;------------------------------------------------------------
                            625 ;	../../platform/sensinode/dev/n740.c:92: n740_ser_par_set(uint8_t data)
                            626 ;	-----------------------------------------
                            627 ;	 function n740_ser_par_set
                            628 ;	-----------------------------------------
   0007                     629 _n740_ser_par_set:
   0007 AF 82               630 	mov	r7,dpl
                            631 ;	../../platform/sensinode/dev/n740.c:95: uint8_t mask = 1;
   0009 7E 01               632 	mov	r6,#0x01
                            633 ;	../../platform/sensinode/dev/n740.c:98: DISABLE_INTERRUPTS();
   000B C2 AF               634 	clr	_EA
                            635 ;	../../platform/sensinode/dev/n740.c:100: for(i = 0; i < 8; i++) {
   000D 7D 00               636 	mov	r5,#0x00
   000F                     637 00110$:
   000F BD 08 00            638 	cjne	r5,#0x08,00125$
   0012                     639 00125$:
   0012 50 25               640 	jnc	00113$
                            641 ;	../../platform/sensinode/dev/n740.c:101: temp = (data & mask);
   0014 EE                  642 	mov	a,r6
   0015 5F                  643 	anl	a,r7
   0016 FC                  644 	mov	r4,a
                            645 ;	../../platform/sensinode/dev/n740.c:103: if(i && temp) {
   0017 ED                  646 	mov	a,r5
   0018 60 10               647 	jz	00105$
   001A EC                  648 	mov	a,r4
   001B 60 0D               649 	jz	00105$
                            650 ;	../../platform/sensinode/dev/n740.c:105: temp >>= i;
   001D 8D F0               651 	mov	b,r5
   001F 05 F0               652 	inc	b
   0021 EC                  653 	mov	a,r4
   0022 80 02               654 	sjmp	00130$
   0024                     655 00129$:
   0024 C3                  656 	clr	c
   0025 13                  657 	rrc	a
   0026                     658 00130$:
   0026 D5 F0 FB            659 	djnz	b,00129$
   0029 FC                  660 	mov	r4,a
   002A                     661 00105$:
                            662 ;	../../platform/sensinode/dev/n740.c:108: P0_2 = temp;
   002A EC                  663 	mov	a,r4
   002B 24 FF               664 	add	a,#0xff
   002D 92 82               665 	mov	_P0_2,c
                            666 ;	../../platform/sensinode/dev/n740.c:110: P1_3 = 1;
   002F D2 93               667 	setb	_P1_3
                            668 ;	../../platform/sensinode/dev/n740.c:111: P1_3 = 0;
   0031 C2 93               669 	clr	_P1_3
                            670 ;	../../platform/sensinode/dev/n740.c:112: mask <<= 1;
   0033 EE                  671 	mov	a,r6
   0034 2E                  672 	add	a,r6
   0035 FE                  673 	mov	r6,a
                            674 ;	../../platform/sensinode/dev/n740.c:100: for(i = 0; i < 8; i++) {
   0036 0D                  675 	inc	r5
   0037 80 D6               676 	sjmp	00110$
   0039                     677 00113$:
                            678 ;	../../platform/sensinode/dev/n740.c:115: P1_1 = 1;
   0039 D2 91               679 	setb	_P1_1
                            680 ;	../../platform/sensinode/dev/n740.c:116: P1_1 = 0;
   003B C2 91               681 	clr	_P1_1
                            682 ;	../../platform/sensinode/dev/n740.c:117: ENABLE_INTERRUPTS();
   003D D2 AF               683 	setb	_EA
                            684 ;	../../platform/sensinode/dev/n740.c:120: ser_par_status = data;
   003F 8F*00               685 	mov	_ser_par_status,r7
   0041 22                  686 	ret
                            687 ;------------------------------------------------------------
                            688 ;Allocation info for local variables in function 'n740_ser_par_get'
                            689 ;------------------------------------------------------------
                            690 ;	../../platform/sensinode/dev/n740.c:132: n740_ser_par_get()
                            691 ;	-----------------------------------------
                            692 ;	 function n740_ser_par_get
                            693 ;	-----------------------------------------
   0042                     694 _n740_ser_par_get:
                            695 ;	../../platform/sensinode/dev/n740.c:134: return ser_par_status;
   0042 85*00 82            696 	mov	dpl,_ser_par_status
   0045 22                  697 	ret
                            698 ;------------------------------------------------------------
                            699 ;Allocation info for local variables in function 'n740_analog_switch'
                            700 ;------------------------------------------------------------
                            701 ;state                     Allocated to registers r7 
                            702 ;------------------------------------------------------------
                            703 ;	../../platform/sensinode/dev/n740.c:138: n740_analog_switch(uint8_t state)
                            704 ;	-----------------------------------------
                            705 ;	 function n740_analog_switch
                            706 ;	-----------------------------------------
   0046                     707 _n740_analog_switch:
   0046 AF 82               708 	mov	r7,dpl
                            709 ;	../../platform/sensinode/dev/n740.c:141: DISABLE_INTERRUPTS();
   0048 C2 AF               710 	clr	_EA
                            711 ;	../../platform/sensinode/dev/n740.c:145: P0_3 = state;
   004A EF                  712 	mov	a,r7
   004B 24 FF               713 	add	a,#0xff
   004D 92 83               714 	mov	_P0_3,c
                            715 ;	../../platform/sensinode/dev/n740.c:149: if(P1_7 == 1 && P0_3 == N740_ANALOG_SWITCH_USB) {
   004F 30 97 03            716 	jnb	_P1_7,00104$
   0052 A2 83               717 	mov	c,_P0_3
   0054 B3                  718 	cpl	c
                            719 ;	../../platform/sensinode/dev/n740.c:152: ENABLE_INTERRUPTS();
   0055                     720 00104$:
   0055 D2 AF               721 	setb	_EA
   0057 22                  722 	ret
                            723 ;------------------------------------------------------------
                            724 ;Allocation info for local variables in function 'n740_analog_activate'
                            725 ;------------------------------------------------------------
                            726 ;ser_par                   Allocated to registers r7 
                            727 ;------------------------------------------------------------
                            728 ;	../../platform/sensinode/dev/n740.c:161: n740_analog_activate()
                            729 ;	-----------------------------------------
                            730 ;	 function n740_analog_activate
                            731 ;	-----------------------------------------
   0058                     732 _n740_analog_activate:
                            733 ;	../../platform/sensinode/dev/n740.c:163: uint8_t ser_par = n740_ser_par_get();
   0058 12s00r42            734 	lcall	_n740_ser_par_get
   005B AF 82               735 	mov	r7,dpl
                            736 ;	../../platform/sensinode/dev/n740.c:164: ser_par &= ~N740_SER_PAR_U5_ENABLE; /* Turn on */
   005D 8F 06               737 	mov	ar6,r7
   005F 53 06 DF            738 	anl	ar6,#0xDF
   0062 8E 07               739 	mov	ar7,r6
                            740 ;	../../platform/sensinode/dev/n740.c:166: N740_PINS_PER_IO();
   0064 43 F4 E0            741 	orl	_P1SEL,#0xE0
                            742 ;	../../platform/sensinode/dev/n740.c:168: n740_ser_par_set(ser_par);
   0067 8F 82               743 	mov	dpl,r7
   0069 02s00r07            744 	ljmp	_n740_ser_par_set
                            745 ;------------------------------------------------------------
                            746 ;Allocation info for local variables in function 'n740_analog_deactivate'
                            747 ;------------------------------------------------------------
                            748 ;ser_par                   Allocated to registers r7 
                            749 ;------------------------------------------------------------
                            750 ;	../../platform/sensinode/dev/n740.c:177: n740_analog_deactivate()
                            751 ;	-----------------------------------------
                            752 ;	 function n740_analog_deactivate
                            753 ;	-----------------------------------------
   006C                     754 _n740_analog_deactivate:
                            755 ;	../../platform/sensinode/dev/n740.c:179: uint8_t ser_par = n740_ser_par_get();
   006C 12s00r42            756 	lcall	_n740_ser_par_get
   006F AF 82               757 	mov	r7,dpl
                            758 ;	../../platform/sensinode/dev/n740.c:180: ser_par |= N740_SER_PAR_U5_ENABLE; /* Turn off */
   0071 43 07 20            759 	orl	ar7,#0x20
                            760 ;	../../platform/sensinode/dev/n740.c:182: n740_ser_par_set(ser_par);
   0074 8F 82               761 	mov	dpl,r7
   0076 12s00r07            762 	lcall	_n740_ser_par_set
                            763 ;	../../platform/sensinode/dev/n740.c:184: N740_PINS_GPIO();
   0079 AF F4               764 	mov	r7,_P1SEL
   007B 53 07 1F            765 	anl	ar7,#0x1F
   007E 8F F4               766 	mov	_P1SEL,r7
   0080 22                  767 	ret
                            768 	.area CSEG    (CODE)
                            769 	.area CONST   (CODE)
                            770 	.area XINIT   (CODE)
                            771 	.area CABS    (ABS,CODE)
