// Seed: 4093245649
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 1) id_1 = 1 & id_4;
  wor id_5 = 1;
  assign id_1 = 1;
  wire id_6;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output uwire id_2,
    output wor id_3,
    output wire id_4,
    input wand id_5,
    input wand id_6,
    input tri id_7,
    input supply1 id_8,
    input wire id_9
);
  wire id_11;
  wire id_12;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13
  );
endmodule
