v 20010722
P 2700 1000 2400 1000 1
{
T 2450 1050 5 8 1 1 0 0
pin5=1
T 2450 850 5 8 0 1 0 0
type=out
}
P 0 400 300 400 1
{
T 0 450 5 8 1 1 0 0
pin1=2
T 0 250 5 8 0 1 0 0
type=in
}
P 0 800 300 800 1
{
T 0 850 5 8 1 1 0 0
pin2=3
T 0 650 5 8 0 1 0 0
type=in
}
P 0 1200 300 1200 1
{
T 0 1250 5 8 1 1 0 0
pin3=4
T 0 1050 5 8 0 1 0 0
type=in
}
P 0 1600 300 1600 1
{
T 0 1650 5 8 1 1 0 0
pin4=5
T 0 1450 5 8 0 1 0 0
type=in
}
L 300 1800 1600 1800 3 0 0 0 -1 -1
L 300 200 1600 200 3 0 0 0 -1 -1
T 3100 0 5 10 0 0 0 0
net=VDD:14
T 3100 200 5 10 0 0 0 0
net=VSS:7
T 300 1900 2 10 1 1 0 0
uref=U?
T 3100 600 5 10 0 0 0 0
numslots=2
T 3100 800 5 10 0 0 0 0
slot1=2,3,4,5,1
T 3100 1000 5 10 0 0 0 0
slot2=9,10,11,12,13
T 3100 1200 5 10 0 0 0 0
slot=1 
A 1600 1000 800 270 180 3 0 0 0 -1 -1
L 300 1800 300 200 3 0 0 0 -1 -1
T 3100 400 5 10 0 0 0 0
device=4082
T 300 0 9 10 1 0 0 0
4082
