<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-1412</identifier><datestamp>2011-12-15T09:10:21Z</datestamp><dc:title>Multi-frequency transconductance technique for interface characterization of deep sub-micron SOI-MOSFETs</dc:title><dc:creator>KUMAR, A</dc:creator><dc:creator>MAHAPATRA, S</dc:creator><dc:creator>LAL, R</dc:creator><dc:creator>RAO, VR</dc:creator><dc:description>A multi-frequency transconductance technique for interface characterization of sub-micron SOI-MOSFETs is implemented. This technique is shown to be highly suitable for interface characterization in Sol devices where conventional charge-pumping techniques cannot be applied. Using this multi-frequency technique, sub-micron SOI-MNSFETs with a SiN dielectric deposited by a novel jet-vapor-deposition (JVD) process are characterized. Results are compared with charge pumping results obtained on bulk MNSFETs with identically processed JVD nitrides. (C) 2001 Elsevier Science Ltd. All rights reserved.</dc:description><dc:publisher>PERGAMON-ELSEVIER SCIENCE LTD</dc:publisher><dc:date>2011-10-20T04:48:31Z</dc:date><dc:date>2011-12-15T09:10:21Z</dc:date><dc:date>2011-10-20T04:48:31Z</dc:date><dc:date>2011-12-15T09:10:21Z</dc:date><dc:date>2001</dc:date><dc:type>Article; Proceedings Paper</dc:type><dc:identifier>MICROELECTRONICS RELIABILITY,41(7)1049-1051</dc:identifier><dc:identifier>0026-2714</dc:identifier><dc:identifier>http://dx.doi.org/10.1016/S0026-2714(01)00067-1</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/14588</dc:identifier><dc:identifier>http://hdl.handle.net/100/1412</dc:identifier><dc:source>11th Workshop on Dielectrics in Microelectronics (WoDiM 2000),MUNICH, GERMANY,NOV 13-15, 2000</dc:source><dc:language>English</dc:language></oai_dc:dc>