# Reading D:/Program Files/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do oscilloscope_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\Program Files\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\Program Files\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/oscilloscope.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oscilloscope
# -- Compiling architecture bdf_type of oscilloscope
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter0.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_counter0
# -- Compiling architecture SYN of lpm_counter0
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_counter2
# -- Compiling architecture SYN of lpm_counter2
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare0.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_compare0
# -- Compiling architecture SYN of lpm_compare0
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_compare1
# -- Compiling architecture SYN of lpm_compare1
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_compare2
# -- Compiling architecture SYN of lpm_compare2
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_counter3.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_counter3
# -- Compiling architecture SYN of lpm_counter3
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare3.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_compare3
# -- Compiling architecture SYN of lpm_compare3
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare4.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_compare4
# -- Compiling architecture SYN of lpm_compare4
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/lpm_compare5.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lpm_compare5
# -- Compiling architecture SYN of lpm_compare5
# 
# vcom -93 -work work {C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/simulation/modelsim/oscilloscope.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package MATH_REAL
# -- Compiling entity oscilloscope_vhd_tst
# -- Compiling architecture oscilloscope_arch of oscilloscope_vhd_tst
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs="+acc"  disp_timing_test
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps disp_timing_test 
# ** Error: (vsim-3170) Could not find 'C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/simulation/modelsim/rtl_work.disp_timing_test'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./oscilloscope_run_msim_rtl_vhdl.do PAUSED at line 21
vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.oscilloscope_vhd_tst
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.oscilloscope_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading ieee.math_real(body)
# Loading work.oscilloscope_vhd_tst(oscilloscope_arch)
# Loading work.oscilloscope(bdf_type)
# Loading work.lpm_counter2(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_components
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_counter(lpm_syn)
# Loading work.lpm_compare0(syn)
# Loading ieee.std_logic_signed(body)
# Loading lpm.lpm_compare(lpm_syn)
# Loading lpm.lpm_compare_unsigned(lpm_syn)
# Loading work.lpm_compare3(syn)
# Loading work.lpm_compare4(syn)
# Loading work.lpm_compare5(syn)
# Loading work.lpm_compare1(syn)
# Loading work.lpm_compare2(syn)
# Loading work.lpm_counter3(syn)
# Loading work.lpm_counter0(syn)
add wave -position insertpoint sim:/oscilloscope_vhd_tst/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst7/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst7/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst7/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst7/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst6/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst6/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst6/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst6/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst16/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst16/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst16/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst16/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst15/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst15/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst15/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst15/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst14/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst14/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst14/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst14/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /oscilloscope_vhd_tst/i1/b2v_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst7/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst7/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst6/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst6/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst16/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst16/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst15/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst15/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst14/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst14/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /oscilloscope_vhd_tst/i1/b2v_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst7/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst7/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst6/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst6/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst16/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst16/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst15/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst15/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst14/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst14/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst/LPM_COMPARE_component/L1/U1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /oscilloscope_vhd_tst/i1/b2v_inst/LPM_COMPARE_component/L1/U1
run
run
run
run
run
run
run
run
run
run
run
run
