
TP_Synthese.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c55c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000069c  0800c6ec  0800c6ec  0000d6ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cd88  0800cd88  0000e06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cd88  0800cd88  0000dd88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cd90  0800cd90  0000e06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cd90  0800cd90  0000dd90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cd94  0800cd94  0000dd94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800cd98  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005edc  2000006c  0800ce04  0000e06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005f48  0800ce04  0000ef48  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000244dc  00000000  00000000  0000e09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000054e9  00000000  00000000  00032578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e60  00000000  00000000  00037a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000178f  00000000  00000000  000398c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cea4  00000000  00000000  0003b057  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002756d  00000000  00000000  00067efb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105be3  00000000  00000000  0008f468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019504b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000087ac  00000000  00000000  00195090  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000094  00000000  00000000  0019d83c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c6d4 	.word	0x0800c6d4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800c6d4 	.word	0x0800c6d4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005a2:	4b10      	ldr	r3, [pc, #64]	@ (80005e4 <MX_DMA_Init+0x48>)
 80005a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80005a6:	4a0f      	ldr	r2, [pc, #60]	@ (80005e4 <MX_DMA_Init+0x48>)
 80005a8:	f043 0301 	orr.w	r3, r3, #1
 80005ac:	6493      	str	r3, [r2, #72]	@ 0x48
 80005ae:	4b0d      	ldr	r3, [pc, #52]	@ (80005e4 <MX_DMA_Init+0x48>)
 80005b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80005b2:	f003 0301 	and.w	r3, r3, #1
 80005b6:	607b      	str	r3, [r7, #4]
 80005b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80005ba:	2200      	movs	r2, #0
 80005bc:	2105      	movs	r1, #5
 80005be:	2010      	movs	r0, #16
 80005c0:	f001 fe6e 	bl	80022a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80005c4:	2010      	movs	r0, #16
 80005c6:	f001 fe87 	bl	80022d8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80005ca:	2200      	movs	r2, #0
 80005cc:	2105      	movs	r1, #5
 80005ce:	2011      	movs	r0, #17
 80005d0:	f001 fe66 	bl	80022a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80005d4:	2011      	movs	r0, #17
 80005d6:	f001 fe7f 	bl	80022d8 <HAL_NVIC_EnableIRQ>

}
 80005da:	bf00      	nop
 80005dc:	3708      	adds	r7, #8
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	40021000 	.word	0x40021000

080005e8 <drv_uart_receive>:

extern SemaphoreHandle_t uartRxSemaphore;
extern uint8_t rxCharBuffer;

uint8_t drv_uart_receive(char * pData, uint16_t size)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
 80005f0:	460b      	mov	r3, r1
 80005f2:	807b      	strh	r3, [r7, #2]
		xSemaphoreTake(uartRxSemaphore, portMAX_DELAY);
 80005f4:	4b07      	ldr	r3, [pc, #28]	@ (8000614 <drv_uart_receive+0x2c>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f04f 31ff 	mov.w	r1, #4294967295
 80005fc:	4618      	mov	r0, r3
 80005fe:	f009 f893 	bl	8009728 <xQueueSemaphoreTake>
		*pData = rxCharBuffer;
 8000602:	4b05      	ldr	r3, [pc, #20]	@ (8000618 <drv_uart_receive+0x30>)
 8000604:	781a      	ldrb	r2, [r3, #0]
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	701a      	strb	r2, [r3, #0]

	return 0;
 800060a:	2300      	movs	r3, #0
}
 800060c:	4618      	mov	r0, r3
 800060e:	3708      	adds	r7, #8
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	2000039c 	.word	0x2000039c
 8000618:	200003a0 	.word	0x200003a0

0800061c <drv_uart_transmit>:

uint8_t drv_uart_transmit(const char * pData, uint16_t size)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	460b      	mov	r3, r1
 8000626:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 8000628:	887a      	ldrh	r2, [r7, #2]
 800062a:	f04f 33ff 	mov.w	r3, #4294967295
 800062e:	6879      	ldr	r1, [r7, #4]
 8000630:	4803      	ldr	r0, [pc, #12]	@ (8000640 <drv_uart_transmit+0x24>)
 8000632:	f007 fa55 	bl	8007ae0 <HAL_UART_Transmit>

	return 0;
 8000636:	2300      	movs	r3, #0
}
 8000638:	4618      	mov	r0, r3
 800063a:	3708      	adds	r7, #8
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20000dfc 	.word	0x20000dfc

08000644 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000644:	b480      	push	{r7}
 8000646:	b085      	sub	sp, #20
 8000648:	af00      	add	r7, sp, #0
 800064a:	60f8      	str	r0, [r7, #12]
 800064c:	60b9      	str	r1, [r7, #8]
 800064e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	4a07      	ldr	r2, [pc, #28]	@ (8000670 <vApplicationGetIdleTaskMemory+0x2c>)
 8000654:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000656:	68bb      	ldr	r3, [r7, #8]
 8000658:	4a06      	ldr	r2, [pc, #24]	@ (8000674 <vApplicationGetIdleTaskMemory+0x30>)
 800065a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	2280      	movs	r2, #128	@ 0x80
 8000660:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000662:	bf00      	nop
 8000664:	3714      	adds	r7, #20
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	2000008c 	.word	0x2000008c
 8000674:	2000012c 	.word	0x2000012c

08000678 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000678:	b5b0      	push	{r4, r5, r7, lr}
 800067a:	b088      	sub	sp, #32
 800067c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800067e:	4b0a      	ldr	r3, [pc, #40]	@ (80006a8 <MX_FREERTOS_Init+0x30>)
 8000680:	1d3c      	adds	r4, r7, #4
 8000682:	461d      	mov	r5, r3
 8000684:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000686:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000688:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800068c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000690:	1d3b      	adds	r3, r7, #4
 8000692:	2100      	movs	r1, #0
 8000694:	4618      	mov	r0, r3
 8000696:	f008 fdde 	bl	8009256 <osThreadCreate>
 800069a:	4603      	mov	r3, r0
 800069c:	4a03      	ldr	r2, [pc, #12]	@ (80006ac <MX_FREERTOS_Init+0x34>)
 800069e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80006a0:	bf00      	nop
 80006a2:	3720      	adds	r7, #32
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bdb0      	pop	{r4, r5, r7, pc}
 80006a8:	0800c6f8 	.word	0x0800c6f8
 80006ac:	20000088 	.word	0x20000088

080006b0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80006b8:	2001      	movs	r0, #1
 80006ba:	f008 fe18 	bl	80092ee <osDelay>
 80006be:	e7fb      	b.n	80006b8 <StartDefaultTask+0x8>

080006c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b08a      	sub	sp, #40	@ 0x28
 80006c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c6:	f107 0314 	add.w	r3, r7, #20
 80006ca:	2200      	movs	r2, #0
 80006cc:	601a      	str	r2, [r3, #0]
 80006ce:	605a      	str	r2, [r3, #4]
 80006d0:	609a      	str	r2, [r3, #8]
 80006d2:	60da      	str	r2, [r3, #12]
 80006d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006d6:	4b38      	ldr	r3, [pc, #224]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 80006d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006da:	4a37      	ldr	r2, [pc, #220]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 80006dc:	f043 0304 	orr.w	r3, r3, #4
 80006e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006e2:	4b35      	ldr	r3, [pc, #212]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 80006e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006e6:	f003 0304 	and.w	r3, r3, #4
 80006ea:	613b      	str	r3, [r7, #16]
 80006ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ee:	4b32      	ldr	r3, [pc, #200]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 80006f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006f2:	4a31      	ldr	r2, [pc, #196]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 80006f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006fa:	4b2f      	ldr	r3, [pc, #188]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 80006fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000702:	60fb      	str	r3, [r7, #12]
 8000704:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000706:	4b2c      	ldr	r3, [pc, #176]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 8000708:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800070a:	4a2b      	ldr	r2, [pc, #172]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 800070c:	f043 0301 	orr.w	r3, r3, #1
 8000710:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000712:	4b29      	ldr	r3, [pc, #164]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 8000714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000716:	f003 0301 	and.w	r3, r3, #1
 800071a:	60bb      	str	r3, [r7, #8]
 800071c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800071e:	4b26      	ldr	r3, [pc, #152]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 8000720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000722:	4a25      	ldr	r2, [pc, #148]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 8000724:	f043 0302 	orr.w	r3, r3, #2
 8000728:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800072a:	4b23      	ldr	r3, [pc, #140]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 800072c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800072e:	f003 0302 	and.w	r3, r3, #2
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_SET);
 8000736:	2201      	movs	r2, #1
 8000738:	2101      	movs	r1, #1
 800073a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800073e:	f002 f9f9 	bl	8002b34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000742:	2200      	movs	r2, #0
 8000744:	2120      	movs	r1, #32
 8000746:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800074a:	f002 f9f3 	bl	8002b34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 800074e:	2201      	movs	r2, #1
 8000750:	2180      	movs	r1, #128	@ 0x80
 8000752:	481a      	ldr	r0, [pc, #104]	@ (80007bc <MX_GPIO_Init+0xfc>)
 8000754:	f002 f9ee 	bl	8002b34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000758:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800075c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800075e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000762:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000764:	2300      	movs	r3, #0
 8000766:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000768:	f107 0314 	add.w	r3, r7, #20
 800076c:	4619      	mov	r1, r3
 800076e:	4814      	ldr	r0, [pc, #80]	@ (80007c0 <MX_GPIO_Init+0x100>)
 8000770:	f002 f836 	bl	80027e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VU_nRESET_Pin LD2_Pin */
  GPIO_InitStruct.Pin = VU_nRESET_Pin|LD2_Pin;
 8000774:	2321      	movs	r3, #33	@ 0x21
 8000776:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000778:	2301      	movs	r3, #1
 800077a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077c:	2300      	movs	r3, #0
 800077e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000780:	2300      	movs	r3, #0
 8000782:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000784:	f107 0314 	add.w	r3, r7, #20
 8000788:	4619      	mov	r1, r3
 800078a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800078e:	f002 f827 	bl	80027e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_nCS_Pin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 8000792:	2380      	movs	r3, #128	@ 0x80
 8000794:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000796:	2301      	movs	r3, #1
 8000798:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079a:	2300      	movs	r3, #0
 800079c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800079e:	2300      	movs	r3, #0
 80007a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 80007a2:	f107 0314 	add.w	r3, r7, #20
 80007a6:	4619      	mov	r1, r3
 80007a8:	4804      	ldr	r0, [pc, #16]	@ (80007bc <MX_GPIO_Init+0xfc>)
 80007aa:	f002 f819 	bl	80027e0 <HAL_GPIO_Init>

}
 80007ae:	bf00      	nop
 80007b0:	3728      	adds	r7, #40	@ 0x28
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	40021000 	.word	0x40021000
 80007bc:	48000400 	.word	0x48000400
 80007c0:	48000800 	.word	0x48000800

080007c4 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80007c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000838 <MX_I2C2_Init+0x74>)
 80007ca:	4a1c      	ldr	r2, [pc, #112]	@ (800083c <MX_I2C2_Init+0x78>)
 80007cc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 80007ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000838 <MX_I2C2_Init+0x74>)
 80007d0:	4a1b      	ldr	r2, [pc, #108]	@ (8000840 <MX_I2C2_Init+0x7c>)
 80007d2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80007d4:	4b18      	ldr	r3, [pc, #96]	@ (8000838 <MX_I2C2_Init+0x74>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007da:	4b17      	ldr	r3, [pc, #92]	@ (8000838 <MX_I2C2_Init+0x74>)
 80007dc:	2201      	movs	r2, #1
 80007de:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007e0:	4b15      	ldr	r3, [pc, #84]	@ (8000838 <MX_I2C2_Init+0x74>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80007e6:	4b14      	ldr	r3, [pc, #80]	@ (8000838 <MX_I2C2_Init+0x74>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007ec:	4b12      	ldr	r3, [pc, #72]	@ (8000838 <MX_I2C2_Init+0x74>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007f2:	4b11      	ldr	r3, [pc, #68]	@ (8000838 <MX_I2C2_Init+0x74>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000838 <MX_I2C2_Init+0x74>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80007fe:	480e      	ldr	r0, [pc, #56]	@ (8000838 <MX_I2C2_Init+0x74>)
 8000800:	f002 f9b0 	bl	8002b64 <HAL_I2C_Init>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800080a:	f000 fca3 	bl	8001154 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800080e:	2100      	movs	r1, #0
 8000810:	4809      	ldr	r0, [pc, #36]	@ (8000838 <MX_I2C2_Init+0x74>)
 8000812:	f002 fef7 	bl	8003604 <HAL_I2CEx_ConfigAnalogFilter>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800081c:	f000 fc9a 	bl	8001154 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000820:	2100      	movs	r1, #0
 8000822:	4805      	ldr	r0, [pc, #20]	@ (8000838 <MX_I2C2_Init+0x74>)
 8000824:	f002 ff39 	bl	800369a <HAL_I2CEx_ConfigDigitalFilter>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800082e:	f000 fc91 	bl	8001154 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000832:	bf00      	nop
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	2000032c 	.word	0x2000032c
 800083c:	40005800 	.word	0x40005800
 8000840:	10d19ce4 	.word	0x10d19ce4

08000844 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b0ac      	sub	sp, #176	@ 0xb0
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
 8000854:	605a      	str	r2, [r3, #4]
 8000856:	609a      	str	r2, [r3, #8]
 8000858:	60da      	str	r2, [r3, #12]
 800085a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800085c:	f107 0314 	add.w	r3, r7, #20
 8000860:	2288      	movs	r2, #136	@ 0x88
 8000862:	2100      	movs	r1, #0
 8000864:	4618      	mov	r0, r3
 8000866:	f00a ff9f 	bl	800b7a8 <memset>
  if(i2cHandle->Instance==I2C2)
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	4a21      	ldr	r2, [pc, #132]	@ (80008f4 <HAL_I2C_MspInit+0xb0>)
 8000870:	4293      	cmp	r3, r2
 8000872:	d13b      	bne.n	80008ec <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000874:	2380      	movs	r3, #128	@ 0x80
 8000876:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000878:	2300      	movs	r3, #0
 800087a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800087c:	f107 0314 	add.w	r3, r7, #20
 8000880:	4618      	mov	r0, r3
 8000882:	f003 fded 	bl	8004460 <HAL_RCCEx_PeriphCLKConfig>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800088c:	f000 fc62 	bl	8001154 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000890:	4b19      	ldr	r3, [pc, #100]	@ (80008f8 <HAL_I2C_MspInit+0xb4>)
 8000892:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000894:	4a18      	ldr	r2, [pc, #96]	@ (80008f8 <HAL_I2C_MspInit+0xb4>)
 8000896:	f043 0302 	orr.w	r3, r3, #2
 800089a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800089c:	4b16      	ldr	r3, [pc, #88]	@ (80008f8 <HAL_I2C_MspInit+0xb4>)
 800089e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a0:	f003 0302 	and.w	r3, r3, #2
 80008a4:	613b      	str	r3, [r7, #16]
 80008a6:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80008a8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80008ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008b0:	2312      	movs	r3, #18
 80008b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b6:	2300      	movs	r3, #0
 80008b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008bc:	2303      	movs	r3, #3
 80008be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80008c2:	2304      	movs	r3, #4
 80008c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008c8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80008cc:	4619      	mov	r1, r3
 80008ce:	480b      	ldr	r0, [pc, #44]	@ (80008fc <HAL_I2C_MspInit+0xb8>)
 80008d0:	f001 ff86 	bl	80027e0 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80008d4:	4b08      	ldr	r3, [pc, #32]	@ (80008f8 <HAL_I2C_MspInit+0xb4>)
 80008d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008d8:	4a07      	ldr	r2, [pc, #28]	@ (80008f8 <HAL_I2C_MspInit+0xb4>)
 80008da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80008de:	6593      	str	r3, [r2, #88]	@ 0x58
 80008e0:	4b05      	ldr	r3, [pc, #20]	@ (80008f8 <HAL_I2C_MspInit+0xb4>)
 80008e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80008e8:	60fb      	str	r3, [r7, #12]
 80008ea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80008ec:	bf00      	nop
 80008ee:	37b0      	adds	r7, #176	@ 0xb0
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	40005800 	.word	0x40005800
 80008f8:	40021000 	.word	0x40021000
 80008fc:	48000400 	.word	0x48000400

08000900 <MCP23S17_Write>:
// Shadow registers to keep track of LED states
// Default to 0xFF (all LEDs OFF, assuming active-low)
static uint8_t shadow_gpio_a = 0x00;
static uint8_t shadow_gpio_b = 0x00;

static void MCP23S17_Write(uint8_t reg, uint8_t value) {
 8000900:	b580      	push	{r7, lr}
 8000902:	b084      	sub	sp, #16
 8000904:	af00      	add	r7, sp, #0
 8000906:	4603      	mov	r3, r0
 8000908:	460a      	mov	r2, r1
 800090a:	71fb      	strb	r3, [r7, #7]
 800090c:	4613      	mov	r3, r2
 800090e:	71bb      	strb	r3, [r7, #6]
    uint8_t data[3];
    data[0] = MCP_OPCODE_WRITE;
 8000910:	2340      	movs	r3, #64	@ 0x40
 8000912:	733b      	strb	r3, [r7, #12]
    data[1] = reg;
 8000914:	79fb      	ldrb	r3, [r7, #7]
 8000916:	737b      	strb	r3, [r7, #13]
    data[2] = value;
 8000918:	79bb      	ldrb	r3, [r7, #6]
 800091a:	73bb      	strb	r3, [r7, #14]

    HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 800091c:	2200      	movs	r2, #0
 800091e:	2180      	movs	r1, #128	@ 0x80
 8000920:	4809      	ldr	r0, [pc, #36]	@ (8000948 <MCP23S17_Write+0x48>)
 8000922:	f002 f907 	bl	8002b34 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, data, 3, HAL_MAX_DELAY);
 8000926:	f107 010c 	add.w	r1, r7, #12
 800092a:	f04f 33ff 	mov.w	r3, #4294967295
 800092e:	2203      	movs	r2, #3
 8000930:	4806      	ldr	r0, [pc, #24]	@ (800094c <MCP23S17_Write+0x4c>)
 8000932:	f006 f8c8 	bl	8006ac6 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 8000936:	2201      	movs	r2, #1
 8000938:	2180      	movs	r1, #128	@ 0x80
 800093a:	4803      	ldr	r0, [pc, #12]	@ (8000948 <MCP23S17_Write+0x48>)
 800093c:	f002 f8fa 	bl	8002b34 <HAL_GPIO_WritePin>
}
 8000940:	bf00      	nop
 8000942:	3710      	adds	r7, #16
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	48000400 	.word	0x48000400
 800094c:	20000d48 	.word	0x20000d48

08000950 <MCP23S17_Read>:

static uint8_t MCP23S17_Read(uint8_t reg) {
 8000950:	b580      	push	{r7, lr}
 8000952:	b086      	sub	sp, #24
 8000954:	af02      	add	r7, sp, #8
 8000956:	4603      	mov	r3, r0
 8000958:	71fb      	strb	r3, [r7, #7]
    uint8_t txData[3];
    uint8_t rxData[3];

    txData[0] = MCP_OPCODE_READ;
 800095a:	2341      	movs	r3, #65	@ 0x41
 800095c:	733b      	strb	r3, [r7, #12]
    txData[1] = reg;
 800095e:	79fb      	ldrb	r3, [r7, #7]
 8000960:	737b      	strb	r3, [r7, #13]
    txData[2] = 0x00; // Dummy byte
 8000962:	2300      	movs	r3, #0
 8000964:	73bb      	strb	r3, [r7, #14]

    HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 8000966:	2200      	movs	r2, #0
 8000968:	2180      	movs	r1, #128	@ 0x80
 800096a:	480c      	ldr	r0, [pc, #48]	@ (800099c <MCP23S17_Read+0x4c>)
 800096c:	f002 f8e2 	bl	8002b34 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi3, txData, rxData, 3, HAL_MAX_DELAY);
 8000970:	f107 0208 	add.w	r2, r7, #8
 8000974:	f107 010c 	add.w	r1, r7, #12
 8000978:	f04f 33ff 	mov.w	r3, #4294967295
 800097c:	9300      	str	r3, [sp, #0]
 800097e:	2303      	movs	r3, #3
 8000980:	4807      	ldr	r0, [pc, #28]	@ (80009a0 <MCP23S17_Read+0x50>)
 8000982:	f006 fa16 	bl	8006db2 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 8000986:	2201      	movs	r2, #1
 8000988:	2180      	movs	r1, #128	@ 0x80
 800098a:	4804      	ldr	r0, [pc, #16]	@ (800099c <MCP23S17_Read+0x4c>)
 800098c:	f002 f8d2 	bl	8002b34 <HAL_GPIO_WritePin>

    return rxData[2];
 8000990:	7abb      	ldrb	r3, [r7, #10]
}
 8000992:	4618      	mov	r0, r3
 8000994:	3710      	adds	r7, #16
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	48000400 	.word	0x48000400
 80009a0:	20000d48 	.word	0x20000d48

080009a4 <MCP23S17_Init>:

static void MCP23S17_Init(void) {
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
    // Hardware Reset
    HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_RESET);
 80009a8:	2200      	movs	r2, #0
 80009aa:	2101      	movs	r1, #1
 80009ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009b0:	f002 f8c0 	bl	8002b34 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80009b4:	2001      	movs	r0, #1
 80009b6:	f001 fb97 	bl	80020e8 <HAL_Delay>
    HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_SET);
 80009ba:	2201      	movs	r2, #1
 80009bc:	2101      	movs	r1, #1
 80009be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009c2:	f002 f8b7 	bl	8002b34 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80009c6:	2001      	movs	r0, #1
 80009c8:	f001 fb8e 	bl	80020e8 <HAL_Delay>

    // Configure Port A and B as outputs (IODIR = 0x00)
    MCP23S17_Write(MCP_IODIRA, 0x00);
 80009cc:	2100      	movs	r1, #0
 80009ce:	2000      	movs	r0, #0
 80009d0:	f7ff ff96 	bl	8000900 <MCP23S17_Write>
    MCP23S17_Write(MCP_IODIRB, 0x00);
 80009d4:	2100      	movs	r1, #0
 80009d6:	2001      	movs	r0, #1
 80009d8:	f7ff ff92 	bl	8000900 <MCP23S17_Write>

    // Set all LEDs OFF by default (active-low) using shadow registers
    shadow_gpio_a = 0xFF;
 80009dc:	4b09      	ldr	r3, [pc, #36]	@ (8000a04 <MCP23S17_Init+0x60>)
 80009de:	22ff      	movs	r2, #255	@ 0xff
 80009e0:	701a      	strb	r2, [r3, #0]
    shadow_gpio_b = 0xFF;
 80009e2:	4b09      	ldr	r3, [pc, #36]	@ (8000a08 <MCP23S17_Init+0x64>)
 80009e4:	22ff      	movs	r2, #255	@ 0xff
 80009e6:	701a      	strb	r2, [r3, #0]
    MCP23S17_Write(MCP_GPIOA, shadow_gpio_a);
 80009e8:	4b06      	ldr	r3, [pc, #24]	@ (8000a04 <MCP23S17_Init+0x60>)
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	4619      	mov	r1, r3
 80009ee:	2012      	movs	r0, #18
 80009f0:	f7ff ff86 	bl	8000900 <MCP23S17_Write>
    MCP23S17_Write(MCP_GPIOB, shadow_gpio_b);
 80009f4:	4b04      	ldr	r3, [pc, #16]	@ (8000a08 <MCP23S17_Init+0x64>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	4619      	mov	r1, r3
 80009fa:	2013      	movs	r0, #19
 80009fc:	f7ff ff80 	bl	8000900 <MCP23S17_Write>
}
 8000a00:	bf00      	nop
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	20000398 	.word	0x20000398
 8000a08:	20000399 	.word	0x20000399

08000a0c <Test_First_LED>:

static void Test_First_LED(void) {
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
    // Test GPIOA Pin 0
    // Note: This test function bypasses shadow register update for simplicity in test,
    // or it should update them. Let's just blink it.
    MCP23S17_Write(MCP_GPIOA, 0xFE); // LED 0 ON (Active Low)
 8000a10:	21fe      	movs	r1, #254	@ 0xfe
 8000a12:	2012      	movs	r0, #18
 8000a14:	f7ff ff74 	bl	8000900 <MCP23S17_Write>
    HAL_Delay(500);
 8000a18:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a1c:	f001 fb64 	bl	80020e8 <HAL_Delay>
    MCP23S17_Write(MCP_GPIOA, 0xFF); // LED 0 OFF
 8000a20:	21ff      	movs	r1, #255	@ 0xff
 8000a22:	2012      	movs	r0, #18
 8000a24:	f7ff ff6c 	bl	8000900 <MCP23S17_Write>
}
 8000a28:	bf00      	nop
 8000a2a:	bd80      	pop	{r7, pc}

08000a2c <LED_Chenillard>:

static void LED_Chenillard(void) {
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0
    // Run through GPIOA
    for (int i = 0; i < 8; i++) {
 8000a32:	2300      	movs	r3, #0
 8000a34:	607b      	str	r3, [r7, #4]
 8000a36:	e010      	b.n	8000a5a <LED_Chenillard+0x2e>
        MCP23S17_Write(MCP_GPIOA, ~(1 << i));
 8000a38:	2201      	movs	r2, #1
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a40:	b2db      	uxtb	r3, r3
 8000a42:	43db      	mvns	r3, r3
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	4619      	mov	r1, r3
 8000a48:	2012      	movs	r0, #18
 8000a4a:	f7ff ff59 	bl	8000900 <MCP23S17_Write>
        HAL_Delay(100);
 8000a4e:	2064      	movs	r0, #100	@ 0x64
 8000a50:	f001 fb4a 	bl	80020e8 <HAL_Delay>
    for (int i = 0; i < 8; i++) {
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	3301      	adds	r3, #1
 8000a58:	607b      	str	r3, [r7, #4]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	2b07      	cmp	r3, #7
 8000a5e:	ddeb      	ble.n	8000a38 <LED_Chenillard+0xc>
    }
    MCP23S17_Write(MCP_GPIOA, 0xFF);
 8000a60:	21ff      	movs	r1, #255	@ 0xff
 8000a62:	2012      	movs	r0, #18
 8000a64:	f7ff ff4c 	bl	8000900 <MCP23S17_Write>
    
    // Run through GPIOB
    for (int i = 0; i < 8; i++) {
 8000a68:	2300      	movs	r3, #0
 8000a6a:	603b      	str	r3, [r7, #0]
 8000a6c:	e010      	b.n	8000a90 <LED_Chenillard+0x64>
        MCP23S17_Write(MCP_GPIOB, ~(1 << i));
 8000a6e:	2201      	movs	r2, #1
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	fa02 f303 	lsl.w	r3, r2, r3
 8000a76:	b2db      	uxtb	r3, r3
 8000a78:	43db      	mvns	r3, r3
 8000a7a:	b2db      	uxtb	r3, r3
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	2013      	movs	r0, #19
 8000a80:	f7ff ff3e 	bl	8000900 <MCP23S17_Write>
        HAL_Delay(100);
 8000a84:	2064      	movs	r0, #100	@ 0x64
 8000a86:	f001 fb2f 	bl	80020e8 <HAL_Delay>
    for (int i = 0; i < 8; i++) {
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	3301      	adds	r3, #1
 8000a8e:	603b      	str	r3, [r7, #0]
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	2b07      	cmp	r3, #7
 8000a94:	ddeb      	ble.n	8000a6e <LED_Chenillard+0x42>
    }
    MCP23S17_Write(MCP_GPIOB, 0xFF);
 8000a96:	21ff      	movs	r1, #255	@ 0xff
 8000a98:	2013      	movs	r0, #19
 8000a9a:	f7ff ff31 	bl	8000900 <MCP23S17_Write>

    // Restore state from shadow registers after animation
    MCP23S17_Write(MCP_GPIOA, shadow_gpio_a);
 8000a9e:	4b08      	ldr	r3, [pc, #32]	@ (8000ac0 <LED_Chenillard+0x94>)
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	2012      	movs	r0, #18
 8000aa6:	f7ff ff2b 	bl	8000900 <MCP23S17_Write>
    MCP23S17_Write(MCP_GPIOB, shadow_gpio_b);
 8000aaa:	4b06      	ldr	r3, [pc, #24]	@ (8000ac4 <LED_Chenillard+0x98>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	4619      	mov	r1, r3
 8000ab0:	2013      	movs	r0, #19
 8000ab2:	f7ff ff25 	bl	8000900 <MCP23S17_Write>
}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	20000398 	.word	0x20000398
 8000ac4:	20000399 	.word	0x20000399

08000ac8 <Blink_All_LEDs>:

static void Blink_All_LEDs(void) {
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
    for(int i=0; i<3; i++) {
 8000ace:	2300      	movs	r3, #0
 8000ad0:	607b      	str	r3, [r7, #4]
 8000ad2:	e018      	b.n	8000b06 <Blink_All_LEDs+0x3e>
        MCP23S17_Write(MCP_GPIOA, 0x00); // All ON
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	2012      	movs	r0, #18
 8000ad8:	f7ff ff12 	bl	8000900 <MCP23S17_Write>
        MCP23S17_Write(MCP_GPIOB, 0x00);
 8000adc:	2100      	movs	r1, #0
 8000ade:	2013      	movs	r0, #19
 8000ae0:	f7ff ff0e 	bl	8000900 <MCP23S17_Write>
        HAL_Delay(200);
 8000ae4:	20c8      	movs	r0, #200	@ 0xc8
 8000ae6:	f001 faff 	bl	80020e8 <HAL_Delay>
        MCP23S17_Write(MCP_GPIOA, 0xFF); // All OFF
 8000aea:	21ff      	movs	r1, #255	@ 0xff
 8000aec:	2012      	movs	r0, #18
 8000aee:	f7ff ff07 	bl	8000900 <MCP23S17_Write>
        MCP23S17_Write(MCP_GPIOB, 0xFF);
 8000af2:	21ff      	movs	r1, #255	@ 0xff
 8000af4:	2013      	movs	r0, #19
 8000af6:	f7ff ff03 	bl	8000900 <MCP23S17_Write>
        HAL_Delay(200);
 8000afa:	20c8      	movs	r0, #200	@ 0xc8
 8000afc:	f001 faf4 	bl	80020e8 <HAL_Delay>
    for(int i=0; i<3; i++) {
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	3301      	adds	r3, #1
 8000b04:	607b      	str	r3, [r7, #4]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	2b02      	cmp	r3, #2
 8000b0a:	dde3      	ble.n	8000ad4 <Blink_All_LEDs+0xc>
    }
    // Restore state from shadow registers
    MCP23S17_Write(MCP_GPIOA, shadow_gpio_a);
 8000b0c:	4b07      	ldr	r3, [pc, #28]	@ (8000b2c <Blink_All_LEDs+0x64>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	4619      	mov	r1, r3
 8000b12:	2012      	movs	r0, #18
 8000b14:	f7ff fef4 	bl	8000900 <MCP23S17_Write>
    MCP23S17_Write(MCP_GPIOB, shadow_gpio_b);
 8000b18:	4b05      	ldr	r3, [pc, #20]	@ (8000b30 <Blink_All_LEDs+0x68>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	2013      	movs	r0, #19
 8000b20:	f7ff feee 	bl	8000900 <MCP23S17_Write>
}
 8000b24:	bf00      	nop
 8000b26:	3708      	adds	r7, #8
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	20000398 	.word	0x20000398
 8000b30:	20000399 	.word	0x20000399

08000b34 <shell_control_led>:

int shell_control_led(h_shell_t *h_shell, int argc, char **argv) {
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b08e      	sub	sp, #56	@ 0x38
 8000b38:	af02      	add	r7, sp, #8
 8000b3a:	60f8      	str	r0, [r7, #12]
 8000b3c:	60b9      	str	r1, [r7, #8]
 8000b3e:	607a      	str	r2, [r7, #4]
    if (argc != 4) {
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	2b04      	cmp	r3, #4
 8000b44:	d015      	beq.n	8000b72 <shell_control_led+0x3e>
        int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "Usage: l <port> <pin> <state>\r\n");
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000b4c:	4a57      	ldr	r2, [pc, #348]	@ (8000cac <shell_control_led+0x178>)
 8000b4e:	2128      	movs	r1, #40	@ 0x28
 8000b50:	4618      	mov	r0, r3
 8000b52:	f00a fd1b 	bl	800b58c <sniprintf>
 8000b56:	6178      	str	r0, [r7, #20]
        h_shell->drv.transmit(h_shell->print_buffer, size);
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000b5e:	68fa      	ldr	r2, [r7, #12]
 8000b60:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000b64:	6979      	ldr	r1, [r7, #20]
 8000b66:	b289      	uxth	r1, r1
 8000b68:	4610      	mov	r0, r2
 8000b6a:	4798      	blx	r3
        return -1;
 8000b6c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b70:	e097      	b.n	8000ca2 <shell_control_led+0x16e>
    }

    char port = argv[1][0];
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	3304      	adds	r3, #4
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    int pin = atoi(argv[2]);
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	3308      	adds	r3, #8
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4618      	mov	r0, r3
 8000b86:	f00a fb47 	bl	800b218 <atoi>
 8000b8a:	6278      	str	r0, [r7, #36]	@ 0x24
    int state = atoi(argv[3]);
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	330c      	adds	r3, #12
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4618      	mov	r0, r3
 8000b94:	f00a fb40 	bl	800b218 <atoi>
 8000b98:	6238      	str	r0, [r7, #32]

    if ((port != 'A' && port != 'B') || pin < 0 || pin > 7 || (state != 0 && state != 1)) {
 8000b9a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000b9e:	2b41      	cmp	r3, #65	@ 0x41
 8000ba0:	d003      	beq.n	8000baa <shell_control_led+0x76>
 8000ba2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000ba6:	2b42      	cmp	r3, #66	@ 0x42
 8000ba8:	d10b      	bne.n	8000bc2 <shell_control_led+0x8e>
 8000baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	db08      	blt.n	8000bc2 <shell_control_led+0x8e>
 8000bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bb2:	2b07      	cmp	r3, #7
 8000bb4:	dc05      	bgt.n	8000bc2 <shell_control_led+0x8e>
 8000bb6:	6a3b      	ldr	r3, [r7, #32]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d018      	beq.n	8000bee <shell_control_led+0xba>
 8000bbc:	6a3b      	ldr	r3, [r7, #32]
 8000bbe:	2b01      	cmp	r3, #1
 8000bc0:	d015      	beq.n	8000bee <shell_control_led+0xba>
        int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "Invalid arguments\r\n");
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000bc8:	4a39      	ldr	r2, [pc, #228]	@ (8000cb0 <shell_control_led+0x17c>)
 8000bca:	2128      	movs	r1, #40	@ 0x28
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f00a fcdd 	bl	800b58c <sniprintf>
 8000bd2:	61b8      	str	r0, [r7, #24]
        h_shell->drv.transmit(h_shell->print_buffer, size);
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000bda:	68fa      	ldr	r2, [r7, #12]
 8000bdc:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000be0:	69b9      	ldr	r1, [r7, #24]
 8000be2:	b289      	uxth	r1, r1
 8000be4:	4610      	mov	r0, r2
 8000be6:	4798      	blx	r3
        return -1;
 8000be8:	f04f 33ff 	mov.w	r3, #4294967295
 8000bec:	e059      	b.n	8000ca2 <shell_control_led+0x16e>
    }

    uint8_t *shadow_reg;
    uint8_t reg_addr;

    if (port == 'A') {
 8000bee:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000bf2:	2b41      	cmp	r3, #65	@ 0x41
 8000bf4:	d105      	bne.n	8000c02 <shell_control_led+0xce>
        shadow_reg = &shadow_gpio_a;
 8000bf6:	4b2f      	ldr	r3, [pc, #188]	@ (8000cb4 <shell_control_led+0x180>)
 8000bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        reg_addr = MCP_GPIOA;
 8000bfa:	2312      	movs	r3, #18
 8000bfc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8000c00:	e004      	b.n	8000c0c <shell_control_led+0xd8>
    } else {
        shadow_reg = &shadow_gpio_b;
 8000c02:	4b2d      	ldr	r3, [pc, #180]	@ (8000cb8 <shell_control_led+0x184>)
 8000c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
        reg_addr = MCP_GPIOB;
 8000c06:	2313      	movs	r3, #19
 8000c08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    }

    // Update shadow register
    if (state == 1) {
 8000c0c:	6a3b      	ldr	r3, [r7, #32]
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d10f      	bne.n	8000c32 <shell_control_led+0xfe>
        // ON -> Active Low -> Bit = 0
        *shadow_reg &= ~(1 << pin);
 8000c12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	b25a      	sxtb	r2, r3
 8000c18:	2101      	movs	r1, #1
 8000c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c20:	b25b      	sxtb	r3, r3
 8000c22:	43db      	mvns	r3, r3
 8000c24:	b25b      	sxtb	r3, r3
 8000c26:	4013      	ands	r3, r2
 8000c28:	b25b      	sxtb	r3, r3
 8000c2a:	b2da      	uxtb	r2, r3
 8000c2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c2e:	701a      	strb	r2, [r3, #0]
 8000c30:	e00c      	b.n	8000c4c <shell_control_led+0x118>
    } else {
        // OFF -> Active Low -> Bit = 1
        *shadow_reg |= (1 << pin);
 8000c32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	b25a      	sxtb	r2, r3
 8000c38:	2101      	movs	r1, #1
 8000c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c40:	b25b      	sxtb	r3, r3
 8000c42:	4313      	orrs	r3, r2
 8000c44:	b25b      	sxtb	r3, r3
 8000c46:	b2da      	uxtb	r2, r3
 8000c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c4a:	701a      	strb	r2, [r3, #0]
    }

    // Write to hardware
    if(led_driver.write) {
 8000c4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000cbc <shell_control_led+0x188>)
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d007      	beq.n	8000c64 <shell_control_led+0x130>
        led_driver.write(reg_addr, *shadow_reg);
 8000c54:	4b19      	ldr	r3, [pc, #100]	@ (8000cbc <shell_control_led+0x188>)
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000c5a:	7811      	ldrb	r1, [r2, #0]
 8000c5c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8000c60:	4610      	mov	r0, r2
 8000c62:	4798      	blx	r3
    }

    int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "LED %c%d -> %s\r\n", port, pin, state ? "ON" : "OFF");
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000c6a:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 8000c6e:	6a3b      	ldr	r3, [r7, #32]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d001      	beq.n	8000c78 <shell_control_led+0x144>
 8000c74:	4b12      	ldr	r3, [pc, #72]	@ (8000cc0 <shell_control_led+0x18c>)
 8000c76:	e000      	b.n	8000c7a <shell_control_led+0x146>
 8000c78:	4b12      	ldr	r3, [pc, #72]	@ (8000cc4 <shell_control_led+0x190>)
 8000c7a:	9301      	str	r3, [sp, #4]
 8000c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c7e:	9300      	str	r3, [sp, #0]
 8000c80:	4613      	mov	r3, r2
 8000c82:	4a11      	ldr	r2, [pc, #68]	@ (8000cc8 <shell_control_led+0x194>)
 8000c84:	2128      	movs	r1, #40	@ 0x28
 8000c86:	f00a fc81 	bl	800b58c <sniprintf>
 8000c8a:	61f8      	str	r0, [r7, #28]
h_shell->drv.transmit(h_shell->print_buffer, size);
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000c92:	68fa      	ldr	r2, [r7, #12]
 8000c94:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000c98:	69f9      	ldr	r1, [r7, #28]
 8000c9a:	b289      	uxth	r1, r1
 8000c9c:	4610      	mov	r0, r2
 8000c9e:	4798      	blx	r3

    return 0;
 8000ca0:	2300      	movs	r3, #0
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3730      	adds	r7, #48	@ 0x30
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	0800c714 	.word	0x0800c714
 8000cb0:	0800c734 	.word	0x0800c734
 8000cb4:	20000398 	.word	0x20000398
 8000cb8:	20000399 	.word	0x20000399
 8000cbc:	20000380 	.word	0x20000380
 8000cc0:	0800c748 	.word	0x0800c748
 8000cc4:	0800c74c 	.word	0x0800c74c
 8000cc8:	0800c750 	.word	0x0800c750

08000ccc <shell_chenillard>:

int shell_chenillard(h_shell_t *h_shell, int argc, char **argv) {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b086      	sub	sp, #24
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	60f8      	str	r0, [r7, #12]
 8000cd4:	60b9      	str	r1, [r7, #8]
 8000cd6:	607a      	str	r2, [r7, #4]
    int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "Running Chenillard...\r\n");
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000cde:	4a0e      	ldr	r2, [pc, #56]	@ (8000d18 <shell_chenillard+0x4c>)
 8000ce0:	2128      	movs	r1, #40	@ 0x28
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f00a fc52 	bl	800b58c <sniprintf>
 8000ce8:	6178      	str	r0, [r7, #20]
    h_shell->drv.transmit(h_shell->print_buffer, size);
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000cf0:	68fa      	ldr	r2, [r7, #12]
 8000cf2:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000cf6:	6979      	ldr	r1, [r7, #20]
 8000cf8:	b289      	uxth	r1, r1
 8000cfa:	4610      	mov	r0, r2
 8000cfc:	4798      	blx	r3
    
    if (led_driver.chenillard) {
 8000cfe:	4b07      	ldr	r3, [pc, #28]	@ (8000d1c <shell_chenillard+0x50>)
 8000d00:	691b      	ldr	r3, [r3, #16]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d002      	beq.n	8000d0c <shell_chenillard+0x40>
        led_driver.chenillard();
 8000d06:	4b05      	ldr	r3, [pc, #20]	@ (8000d1c <shell_chenillard+0x50>)
 8000d08:	691b      	ldr	r3, [r3, #16]
 8000d0a:	4798      	blx	r3
    }
    return 0;
 8000d0c:	2300      	movs	r3, #0
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3718      	adds	r7, #24
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	0800c764 	.word	0x0800c764
 8000d1c:	20000380 	.word	0x20000380

08000d20 <shell_blink_all>:

int shell_blink_all(h_shell_t *h_shell, int argc, char **argv) {
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b086      	sub	sp, #24
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	60f8      	str	r0, [r7, #12]
 8000d28:	60b9      	str	r1, [r7, #8]
 8000d2a:	607a      	str	r2, [r7, #4]
    int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "Blinking All LEDs...\r\n");
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000d32:	4a0e      	ldr	r2, [pc, #56]	@ (8000d6c <shell_blink_all+0x4c>)
 8000d34:	2128      	movs	r1, #40	@ 0x28
 8000d36:	4618      	mov	r0, r3
 8000d38:	f00a fc28 	bl	800b58c <sniprintf>
 8000d3c:	6178      	str	r0, [r7, #20]
    h_shell->drv.transmit(h_shell->print_buffer, size);
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000d44:	68fa      	ldr	r2, [r7, #12]
 8000d46:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000d4a:	6979      	ldr	r1, [r7, #20]
 8000d4c:	b289      	uxth	r1, r1
 8000d4e:	4610      	mov	r0, r2
 8000d50:	4798      	blx	r3

    if (led_driver.blink_all) {
 8000d52:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <shell_blink_all+0x50>)
 8000d54:	695b      	ldr	r3, [r3, #20]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d002      	beq.n	8000d60 <shell_blink_all+0x40>
        led_driver.blink_all();
 8000d5a:	4b05      	ldr	r3, [pc, #20]	@ (8000d70 <shell_blink_all+0x50>)
 8000d5c:	695b      	ldr	r3, [r3, #20]
 8000d5e:	4798      	blx	r3
    }
    return 0;
 8000d60:	2300      	movs	r3, #0
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	3718      	adds	r7, #24
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	0800c77c 	.word	0x0800c77c
 8000d70:	20000380 	.word	0x20000380

08000d74 <LED_Driver_Init>:

void LED_Driver_Init(LED_Driver_t *driver) {
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
    driver->init = MCP23S17_Init;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	4a0c      	ldr	r2, [pc, #48]	@ (8000db0 <LED_Driver_Init+0x3c>)
 8000d80:	601a      	str	r2, [r3, #0]
    driver->write = MCP23S17_Write;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	4a0b      	ldr	r2, [pc, #44]	@ (8000db4 <LED_Driver_Init+0x40>)
 8000d86:	605a      	str	r2, [r3, #4]
    driver->read = MCP23S17_Read;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	4a0b      	ldr	r2, [pc, #44]	@ (8000db8 <LED_Driver_Init+0x44>)
 8000d8c:	609a      	str	r2, [r3, #8]
    driver->test_first_led = Test_First_LED;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4a0a      	ldr	r2, [pc, #40]	@ (8000dbc <LED_Driver_Init+0x48>)
 8000d92:	60da      	str	r2, [r3, #12]
    driver->chenillard = LED_Chenillard;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc0 <LED_Driver_Init+0x4c>)
 8000d98:	611a      	str	r2, [r3, #16]
    driver->blink_all = Blink_All_LEDs;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	4a09      	ldr	r2, [pc, #36]	@ (8000dc4 <LED_Driver_Init+0x50>)
 8000d9e:	615a      	str	r2, [r3, #20]

    // Perform hardware initialization
    driver->init();
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4798      	blx	r3
}
 8000da6:	bf00      	nop
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	080009a5 	.word	0x080009a5
 8000db4:	08000901 	.word	0x08000901
 8000db8:	08000951 	.word	0x08000951
 8000dbc:	08000a0d 	.word	0x08000a0d
 8000dc0:	08000a2d 	.word	0x08000a2d
 8000dc4:	08000ac9 	.word	0x08000ac9

08000dc8 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000dd0:	1d39      	adds	r1, r7, #4
 8000dd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	4803      	ldr	r0, [pc, #12]	@ (8000de8 <__io_putchar+0x20>)
 8000dda:	f006 fe81 	bl	8007ae0 <HAL_UART_Transmit>

	return ch;
 8000dde:	687b      	ldr	r3, [r7, #4]
}
 8000de0:	4618      	mov	r0, r3
 8000de2:	3708      	adds	r7, #8
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	20000dfc 	.word	0x20000dfc

08000dec <ShellTask>:


void ShellTask(void * unused)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	f5ad 7d5c 	sub.w	sp, sp, #880	@ 0x370
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 8000df8:	f5a3 735b 	sub.w	r3, r3, #876	@ 0x36c
 8000dfc:	6018      	str	r0, [r3, #0]
	h_shell_t h_shell;
	drv_shell_t drv_shell;

	drv_shell.transmit = drv_uart_transmit;
 8000dfe:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 8000e02:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 8000e06:	4a1e      	ldr	r2, [pc, #120]	@ (8000e80 <ShellTask+0x94>)
 8000e08:	601a      	str	r2, [r3, #0]
	drv_shell.receive = drv_uart_receive;
 8000e0a:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 8000e0e:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 8000e12:	4a1c      	ldr	r2, [pc, #112]	@ (8000e84 <ShellTask+0x98>)
 8000e14:	605a      	str	r2, [r3, #4]

	h_shell.drv = drv_shell;
 8000e16:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 8000e1a:	f5a3 7357 	sub.w	r3, r3, #860	@ 0x35c
 8000e1e:	f507 725c 	add.w	r2, r7, #880	@ 0x370
 8000e22:	f5a2 7259 	sub.w	r2, r2, #868	@ 0x364
 8000e26:	f503 7355 	add.w	r3, r3, #852	@ 0x354
 8000e2a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e2e:	e883 0003 	stmia.w	r3, {r0, r1}

	shell_init(&h_shell);
 8000e32:	f107 0314 	add.w	r3, r7, #20
 8000e36:	4618      	mov	r0, r3
 8000e38:	f000 fcac 	bl	8001794 <shell_init>

	// Init LED Driver and add command
	LED_Driver_Init(&led_driver);
 8000e3c:	4812      	ldr	r0, [pc, #72]	@ (8000e88 <ShellTask+0x9c>)
 8000e3e:	f7ff ff99 	bl	8000d74 <LED_Driver_Init>
	shell_add(&h_shell, 'l', shell_control_led, "Control LEDs: l <port> <pin> <state>");
 8000e42:	f107 0014 	add.w	r0, r7, #20
 8000e46:	4b11      	ldr	r3, [pc, #68]	@ (8000e8c <ShellTask+0xa0>)
 8000e48:	4a11      	ldr	r2, [pc, #68]	@ (8000e90 <ShellTask+0xa4>)
 8000e4a:	216c      	movs	r1, #108	@ 0x6c
 8000e4c:	f000 fcce 	bl	80017ec <shell_add>
	shell_add(&h_shell, 'k', shell_chenillard, "Chenillard effect");
 8000e50:	f107 0014 	add.w	r0, r7, #20
 8000e54:	4b0f      	ldr	r3, [pc, #60]	@ (8000e94 <ShellTask+0xa8>)
 8000e56:	4a10      	ldr	r2, [pc, #64]	@ (8000e98 <ShellTask+0xac>)
 8000e58:	216b      	movs	r1, #107	@ 0x6b
 8000e5a:	f000 fcc7 	bl	80017ec <shell_add>
	shell_add(&h_shell, 'b', shell_blink_all, "Blink all LEDs");
 8000e5e:	f107 0014 	add.w	r0, r7, #20
 8000e62:	4b0e      	ldr	r3, [pc, #56]	@ (8000e9c <ShellTask+0xb0>)
 8000e64:	4a0e      	ldr	r2, [pc, #56]	@ (8000ea0 <ShellTask+0xb4>)
 8000e66:	2162      	movs	r1, #98	@ 0x62
 8000e68:	f000 fcc0 	bl	80017ec <shell_add>

	shell_run(&h_shell);
 8000e6c:	f107 0314 	add.w	r3, r7, #20
 8000e70:	4618      	mov	r0, r3
 8000e72:	f000 fd67 	bl	8001944 <shell_run>
}
 8000e76:	bf00      	nop
 8000e78:	f507 775c 	add.w	r7, r7, #880	@ 0x370
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	0800061d 	.word	0x0800061d
 8000e84:	080005e9 	.word	0x080005e9
 8000e88:	20000380 	.word	0x20000380
 8000e8c:	0800c794 	.word	0x0800c794
 8000e90:	08000b35 	.word	0x08000b35
 8000e94:	0800c7bc 	.word	0x0800c7bc
 8000e98:	08000ccd 	.word	0x08000ccd
 8000e9c:	0800c7d0 	.word	0x0800c7d0
 8000ea0:	08000d21 	.word	0x08000d21

08000ea4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eaa:	f001 f8dd 	bl	8002068 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eae:	f000 f869 	bl	8000f84 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000eb2:	f000 f8b8 	bl	8001026 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eb6:	f7ff fc03 	bl	80006c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000eba:	f7ff fb6f 	bl	800059c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000ebe:	f001 f815 	bl	8001eec <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8000ec2:	f000 fdc9 	bl	8001a58 <MX_SPI3_Init>
  MX_I2C2_Init();
 8000ec6:	f7ff fc7d 	bl	80007c4 <MX_I2C2_Init>
  MX_SAI2_Init();
 8000eca:	f000 f949 	bl	8001160 <MX_SAI2_Init>
  /* USER CODE BEGIN 2 */
  __HAL_SAI_ENABLE(&hsai_BlockA2);
 8000ece:	4b21      	ldr	r3, [pc, #132]	@ (8000f54 <main+0xb0>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	681a      	ldr	r2, [r3, #0]
 8000ed4:	4b1f      	ldr	r3, [pc, #124]	@ (8000f54 <main+0xb0>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000edc:	601a      	str	r2, [r3, #0]

  sgtl5000_handle.hi2c = &hi2c2;
 8000ede:	4b1e      	ldr	r3, [pc, #120]	@ (8000f58 <main+0xb4>)
 8000ee0:	4a1e      	ldr	r2, [pc, #120]	@ (8000f5c <main+0xb8>)
 8000ee2:	601a      	str	r2, [r3, #0]
  sgtl5000_handle.i2c_address = SGTL5000_I2C_ADDR_WRITE;
 8000ee4:	4b1c      	ldr	r3, [pc, #112]	@ (8000f58 <main+0xb4>)
 8000ee6:	2214      	movs	r2, #20
 8000ee8:	809a      	strh	r2, [r3, #4]
  sgtl5000_init(&sgtl5000_handle);
 8000eea:	481b      	ldr	r0, [pc, #108]	@ (8000f58 <main+0xb4>)
 8000eec:	f000 fb2c 	bl	8001548 <sgtl5000_init>

  // Start SAI DMA transfers
  HAL_SAI_Transmit_DMA(&hsai_BlockA2, (uint8_t*)audio_tx_buffer, AUDIO_BUFFER_SIZE);
 8000ef0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ef4:	491a      	ldr	r1, [pc, #104]	@ (8000f60 <main+0xbc>)
 8000ef6:	4817      	ldr	r0, [pc, #92]	@ (8000f54 <main+0xb0>)
 8000ef8:	f004 ffd6 	bl	8005ea8 <HAL_SAI_Transmit_DMA>
  HAL_SAI_Receive_DMA(&hsai_BlockB2, (uint8_t*)audio_rx_buffer, AUDIO_BUFFER_SIZE);
 8000efc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f00:	4918      	ldr	r1, [pc, #96]	@ (8000f64 <main+0xc0>)
 8000f02:	4819      	ldr	r0, [pc, #100]	@ (8000f68 <main+0xc4>)
 8000f04:	f005 f880 	bl	8006008 <HAL_SAI_Receive_DMA>

  uartRxSemaphore = xSemaphoreCreateBinary();
 8000f08:	2203      	movs	r2, #3
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	2001      	movs	r0, #1
 8000f0e:	f008 fb21 	bl	8009554 <xQueueGenericCreate>
 8000f12:	4603      	mov	r3, r0
 8000f14:	4a15      	ldr	r2, [pc, #84]	@ (8000f6c <main+0xc8>)
 8000f16:	6013      	str	r3, [r2, #0]
  HAL_UART_Receive_IT(&huart2, &rxCharBuffer, 1);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	4915      	ldr	r1, [pc, #84]	@ (8000f70 <main+0xcc>)
 8000f1c:	4815      	ldr	r0, [pc, #84]	@ (8000f74 <main+0xd0>)
 8000f1e:	f006 fe69 	bl	8007bf4 <HAL_UART_Receive_IT>

  if (xTaskCreate(ShellTask, "Shell", 1024, NULL, 1, NULL) != pdPASS)
 8000f22:	2300      	movs	r3, #0
 8000f24:	9301      	str	r3, [sp, #4]
 8000f26:	2301      	movs	r3, #1
 8000f28:	9300      	str	r3, [sp, #0]
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f30:	4911      	ldr	r1, [pc, #68]	@ (8000f78 <main+0xd4>)
 8000f32:	4812      	ldr	r0, [pc, #72]	@ (8000f7c <main+0xd8>)
 8000f34:	f008 fde8 	bl	8009b08 <xTaskCreate>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b01      	cmp	r3, #1
 8000f3c:	d004      	beq.n	8000f48 <main+0xa4>
  {
	  printf("Task Creation Failed\r\n");
 8000f3e:	4810      	ldr	r0, [pc, #64]	@ (8000f80 <main+0xdc>)
 8000f40:	f00a fb1c 	bl	800b57c <puts>
	  Error_Handler();
 8000f44:	f000 f906 	bl	8001154 <Error_Handler>
  }
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000f48:	f7ff fb96 	bl	8000678 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000f4c:	f008 f97c 	bl	8009248 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f50:	bf00      	nop
 8000f52:	e7fd      	b.n	8000f50 <main+0xac>
 8000f54:	20000bac 	.word	0x20000bac
 8000f58:	200003a4 	.word	0x200003a4
 8000f5c:	2000032c 	.word	0x2000032c
 8000f60:	200003ac 	.word	0x200003ac
 8000f64:	200007ac 	.word	0x200007ac
 8000f68:	20000c30 	.word	0x20000c30
 8000f6c:	2000039c 	.word	0x2000039c
 8000f70:	200003a0 	.word	0x200003a0
 8000f74:	20000dfc 	.word	0x20000dfc
 8000f78:	0800c7e0 	.word	0x0800c7e0
 8000f7c:	08000ded 	.word	0x08000ded
 8000f80:	0800c7e8 	.word	0x0800c7e8

08000f84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b096      	sub	sp, #88	@ 0x58
 8000f88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f8a:	f107 0314 	add.w	r3, r7, #20
 8000f8e:	2244      	movs	r2, #68	@ 0x44
 8000f90:	2100      	movs	r1, #0
 8000f92:	4618      	mov	r0, r3
 8000f94:	f00a fc08 	bl	800b7a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f98:	463b      	mov	r3, r7
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	605a      	str	r2, [r3, #4]
 8000fa0:	609a      	str	r2, [r3, #8]
 8000fa2:	60da      	str	r2, [r3, #12]
 8000fa4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000fa6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000faa:	f002 fbd1 	bl	8003750 <HAL_PWREx_ControlVoltageScaling>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000fb4:	f000 f8ce 	bl	8001154 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fb8:	2302      	movs	r3, #2
 8000fba:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fbc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fc0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fc2:	2310      	movs	r3, #16
 8000fc4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fca:	2302      	movs	r3, #2
 8000fcc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000fd2:	230a      	movs	r3, #10
 8000fd4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000fd6:	2307      	movs	r3, #7
 8000fd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fe2:	f107 0314 	add.w	r3, r7, #20
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f002 fc08 	bl	80037fc <HAL_RCC_OscConfig>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000ff2:	f000 f8af 	bl	8001154 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ff6:	230f      	movs	r3, #15
 8000ff8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ffe:	2300      	movs	r3, #0
 8001000:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001002:	2300      	movs	r3, #0
 8001004:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001006:	2300      	movs	r3, #0
 8001008:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800100a:	463b      	mov	r3, r7
 800100c:	2104      	movs	r1, #4
 800100e:	4618      	mov	r0, r3
 8001010:	f002 ffd0 	bl	8003fb4 <HAL_RCC_ClockConfig>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800101a:	f000 f89b 	bl	8001154 <Error_Handler>
  }
}
 800101e:	bf00      	nop
 8001020:	3758      	adds	r7, #88	@ 0x58
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001026:	b580      	push	{r7, lr}
 8001028:	b0a2      	sub	sp, #136	@ 0x88
 800102a:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800102c:	463b      	mov	r3, r7
 800102e:	2288      	movs	r2, #136	@ 0x88
 8001030:	2100      	movs	r1, #0
 8001032:	4618      	mov	r0, r3
 8001034:	f00a fbb8 	bl	800b7a8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8001038:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800103c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 800103e:	2300      	movs	r3, #0
 8001040:	66bb      	str	r3, [r7, #104]	@ 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001042:	2302      	movs	r3, #2
 8001044:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001046:	2301      	movs	r3, #1
 8001048:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 800104a:	230d      	movs	r3, #13
 800104c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 800104e:	2311      	movs	r3, #17
 8001050:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001052:	2302      	movs	r3, #2
 8001054:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001056:	2302      	movs	r3, #2
 8001058:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 800105a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800105e:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001060:	463b      	mov	r3, r7
 8001062:	4618      	mov	r0, r3
 8001064:	f003 f9fc 	bl	8004460 <HAL_RCCEx_PeriphCLKConfig>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 800106e:	f000 f871 	bl	8001154 <Error_Handler>
  }
}
 8001072:	bf00      	nop
 8001074:	3788      	adds	r7, #136	@ 0x88
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
	...

0800107c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a10      	ldr	r2, [pc, #64]	@ (80010cc <HAL_UART_RxCpltCallback+0x50>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d119      	bne.n	80010c2 <HAL_UART_RxCpltCallback+0x46>
  {
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800108e:	2300      	movs	r3, #0
 8001090:	60fb      	str	r3, [r7, #12]

    xSemaphoreGiveFromISR(uartRxSemaphore, &xHigherPriorityTaskWoken);
 8001092:	4b0f      	ldr	r3, [pc, #60]	@ (80010d0 <HAL_UART_RxCpltCallback+0x54>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f107 020c 	add.w	r2, r7, #12
 800109a:	4611      	mov	r1, r2
 800109c:	4618      	mov	r0, r3
 800109e:	f008 fab3 	bl	8009608 <xQueueGiveFromISR>

    HAL_UART_Receive_IT(&huart2, &rxCharBuffer, 1);
 80010a2:	2201      	movs	r2, #1
 80010a4:	490b      	ldr	r1, [pc, #44]	@ (80010d4 <HAL_UART_RxCpltCallback+0x58>)
 80010a6:	480c      	ldr	r0, [pc, #48]	@ (80010d8 <HAL_UART_RxCpltCallback+0x5c>)
 80010a8:	f006 fda4 	bl	8007bf4 <HAL_UART_Receive_IT>

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d007      	beq.n	80010c2 <HAL_UART_RxCpltCallback+0x46>
 80010b2:	4b0a      	ldr	r3, [pc, #40]	@ (80010dc <HAL_UART_RxCpltCallback+0x60>)
 80010b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	f3bf 8f4f 	dsb	sy
 80010be:	f3bf 8f6f 	isb	sy
  }
}
 80010c2:	bf00      	nop
 80010c4:	3710      	adds	r7, #16
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40004400 	.word	0x40004400
 80010d0:	2000039c 	.word	0x2000039c
 80010d4:	200003a0 	.word	0x200003a0
 80010d8:	20000dfc 	.word	0x20000dfc
 80010dc:	e000ed04 	.word	0xe000ed04

080010e0 <HAL_SAI_TxHalfCpltCallback>:

// SAI Transmit Half-Complete Callback
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI2_Block_A)
  {
    // Process the first half of the TX buffer
    // For now, this is a placeholder. Test signal generation or bypass logic will go here.
  }
}
 80010e8:	bf00      	nop
 80010ea:	370c      	adds	r7, #12
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <HAL_SAI_TxCpltCallback>:

// SAI Transmit Complete Callback
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI2_Block_A)
  {
    // Process the second half of the TX buffer
    // For now, this is a placeholder. Test signal generation or bypass logic will go here.
  }
}
 80010fc:	bf00      	nop
 80010fe:	370c      	adds	r7, #12
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <HAL_SAI_RxHalfCpltCallback>:

// SAI Receive Half-Complete Callback
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI2_Block_B)
  {
    // Process the first half of the RX buffer
    // For now, this is a placeholder. Bypass logic will go here.
  }
}
 8001110:	bf00      	nop
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <HAL_SAI_RxCpltCallback>:

// SAI Receive Complete Callback
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI2_Block_B)
  {
    // Process the second half of the RX buffer
    // For now, this is a placeholder. Bypass logic will go here.
  }
}
 8001124:	bf00      	nop
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr

08001130 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4a04      	ldr	r2, [pc, #16]	@ (8001150 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d101      	bne.n	8001146 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001142:	f000 ffb1 	bl	80020a8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001146:	bf00      	nop
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	40001000 	.word	0x40001000

08001154 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001158:	b672      	cpsid	i
}
 800115a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800115c:	bf00      	nop
 800115e:	e7fd      	b.n	800115c <Error_Handler+0x8>

08001160 <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8001164:	4b2a      	ldr	r3, [pc, #168]	@ (8001210 <MX_SAI2_Init+0xb0>)
 8001166:	4a2b      	ldr	r2, [pc, #172]	@ (8001214 <MX_SAI2_Init+0xb4>)
 8001168:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 800116a:	4b29      	ldr	r3, [pc, #164]	@ (8001210 <MX_SAI2_Init+0xb0>)
 800116c:	2200      	movs	r2, #0
 800116e:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8001170:	4b27      	ldr	r3, [pc, #156]	@ (8001210 <MX_SAI2_Init+0xb0>)
 8001172:	2200      	movs	r2, #0
 8001174:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001176:	4b26      	ldr	r3, [pc, #152]	@ (8001210 <MX_SAI2_Init+0xb0>)
 8001178:	2200      	movs	r2, #0
 800117a:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800117c:	4b24      	ldr	r3, [pc, #144]	@ (8001210 <MX_SAI2_Init+0xb0>)
 800117e:	2200      	movs	r2, #0
 8001180:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001182:	4b23      	ldr	r3, [pc, #140]	@ (8001210 <MX_SAI2_Init+0xb0>)
 8001184:	2200      	movs	r2, #0
 8001186:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8001188:	4b21      	ldr	r3, [pc, #132]	@ (8001210 <MX_SAI2_Init+0xb0>)
 800118a:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800118e:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001190:	4b1f      	ldr	r3, [pc, #124]	@ (8001210 <MX_SAI2_Init+0xb0>)
 8001192:	2200      	movs	r2, #0
 8001194:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001196:	4b1e      	ldr	r3, [pc, #120]	@ (8001210 <MX_SAI2_Init+0xb0>)
 8001198:	2200      	movs	r2, #0
 800119a:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 800119c:	4b1c      	ldr	r3, [pc, #112]	@ (8001210 <MX_SAI2_Init+0xb0>)
 800119e:	2200      	movs	r2, #0
 80011a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80011a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001210 <MX_SAI2_Init+0xb0>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 80011a8:	2302      	movs	r3, #2
 80011aa:	2200      	movs	r2, #0
 80011ac:	2100      	movs	r1, #0
 80011ae:	4818      	ldr	r0, [pc, #96]	@ (8001210 <MX_SAI2_Init+0xb0>)
 80011b0:	f004 fc70 	bl	8005a94 <HAL_SAI_InitProtocol>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 80011ba:	f7ff ffcb 	bl	8001154 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 80011be:	4b16      	ldr	r3, [pc, #88]	@ (8001218 <MX_SAI2_Init+0xb8>)
 80011c0:	4a16      	ldr	r2, [pc, #88]	@ (800121c <MX_SAI2_Init+0xbc>)
 80011c2:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 80011c4:	4b14      	ldr	r3, [pc, #80]	@ (8001218 <MX_SAI2_Init+0xb8>)
 80011c6:	2203      	movs	r2, #3
 80011c8:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 80011ca:	4b13      	ldr	r3, [pc, #76]	@ (8001218 <MX_SAI2_Init+0xb8>)
 80011cc:	2201      	movs	r2, #1
 80011ce:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80011d0:	4b11      	ldr	r3, [pc, #68]	@ (8001218 <MX_SAI2_Init+0xb8>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80011d6:	4b10      	ldr	r3, [pc, #64]	@ (8001218 <MX_SAI2_Init+0xb8>)
 80011d8:	2200      	movs	r2, #0
 80011da:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80011dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001218 <MX_SAI2_Init+0xb8>)
 80011de:	2200      	movs	r2, #0
 80011e0:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 80011e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001218 <MX_SAI2_Init+0xb8>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 80011e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001218 <MX_SAI2_Init+0xb8>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80011ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001218 <MX_SAI2_Init+0xb8>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 80011f4:	2302      	movs	r3, #2
 80011f6:	2200      	movs	r2, #0
 80011f8:	2100      	movs	r1, #0
 80011fa:	4807      	ldr	r0, [pc, #28]	@ (8001218 <MX_SAI2_Init+0xb8>)
 80011fc:	f004 fc4a 	bl	8005a94 <HAL_SAI_InitProtocol>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8001206:	f7ff ffa5 	bl	8001154 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 800120a:	bf00      	nop
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	20000bac 	.word	0x20000bac
 8001214:	40015804 	.word	0x40015804
 8001218:	20000c30 	.word	0x20000c30
 800121c:	40015824 	.word	0x40015824

08001220 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b08a      	sub	sp, #40	@ 0x28
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a64      	ldr	r2, [pc, #400]	@ (80013c0 <HAL_SAI_MspInit+0x1a0>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d15e      	bne.n	80012f0 <HAL_SAI_MspInit+0xd0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 8001232:	4b64      	ldr	r3, [pc, #400]	@ (80013c4 <HAL_SAI_MspInit+0x1a4>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d113      	bne.n	8001262 <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 800123a:	4b63      	ldr	r3, [pc, #396]	@ (80013c8 <HAL_SAI_MspInit+0x1a8>)
 800123c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800123e:	4a62      	ldr	r2, [pc, #392]	@ (80013c8 <HAL_SAI_MspInit+0x1a8>)
 8001240:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001244:	6613      	str	r3, [r2, #96]	@ 0x60
 8001246:	4b60      	ldr	r3, [pc, #384]	@ (80013c8 <HAL_SAI_MspInit+0x1a8>)
 8001248:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800124a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800124e:	613b      	str	r3, [r7, #16]
 8001250:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8001252:	2200      	movs	r2, #0
 8001254:	2105      	movs	r1, #5
 8001256:	204b      	movs	r0, #75	@ 0x4b
 8001258:	f001 f822 	bl	80022a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI2_IRQn);
 800125c:	204b      	movs	r0, #75	@ 0x4b
 800125e:	f001 f83b 	bl	80022d8 <HAL_NVIC_EnableIRQ>
    }
    SAI2_client ++;
 8001262:	4b58      	ldr	r3, [pc, #352]	@ (80013c4 <HAL_SAI_MspInit+0x1a4>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	3301      	adds	r3, #1
 8001268:	4a56      	ldr	r2, [pc, #344]	@ (80013c4 <HAL_SAI_MspInit+0x1a4>)
 800126a:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800126c:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001270:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001272:	2302      	movs	r3, #2
 8001274:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001276:	2300      	movs	r3, #0
 8001278:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127a:	2300      	movs	r3, #0
 800127c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800127e:	230d      	movs	r3, #13
 8001280:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001282:	f107 0314 	add.w	r3, r7, #20
 8001286:	4619      	mov	r1, r3
 8001288:	4850      	ldr	r0, [pc, #320]	@ (80013cc <HAL_SAI_MspInit+0x1ac>)
 800128a:	f001 faa9 	bl	80027e0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 800128e:	4b50      	ldr	r3, [pc, #320]	@ (80013d0 <HAL_SAI_MspInit+0x1b0>)
 8001290:	4a50      	ldr	r2, [pc, #320]	@ (80013d4 <HAL_SAI_MspInit+0x1b4>)
 8001292:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8001294:	4b4e      	ldr	r3, [pc, #312]	@ (80013d0 <HAL_SAI_MspInit+0x1b0>)
 8001296:	2201      	movs	r2, #1
 8001298:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800129a:	4b4d      	ldr	r3, [pc, #308]	@ (80013d0 <HAL_SAI_MspInit+0x1b0>)
 800129c:	2210      	movs	r2, #16
 800129e:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 80012a0:	4b4b      	ldr	r3, [pc, #300]	@ (80013d0 <HAL_SAI_MspInit+0x1b0>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 80012a6:	4b4a      	ldr	r3, [pc, #296]	@ (80013d0 <HAL_SAI_MspInit+0x1b0>)
 80012a8:	2280      	movs	r2, #128	@ 0x80
 80012aa:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012ac:	4b48      	ldr	r3, [pc, #288]	@ (80013d0 <HAL_SAI_MspInit+0x1b0>)
 80012ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012b2:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80012b4:	4b46      	ldr	r3, [pc, #280]	@ (80013d0 <HAL_SAI_MspInit+0x1b0>)
 80012b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012ba:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 80012bc:	4b44      	ldr	r3, [pc, #272]	@ (80013d0 <HAL_SAI_MspInit+0x1b0>)
 80012be:	2220      	movs	r2, #32
 80012c0:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 80012c2:	4b43      	ldr	r3, [pc, #268]	@ (80013d0 <HAL_SAI_MspInit+0x1b0>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 80012c8:	4841      	ldr	r0, [pc, #260]	@ (80013d0 <HAL_SAI_MspInit+0x1b0>)
 80012ca:	f001 f813 	bl	80022f4 <HAL_DMA_Init>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <HAL_SAI_MspInit+0xb8>
    {
      Error_Handler();
 80012d4:	f7ff ff3e 	bl	8001154 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	4a3d      	ldr	r2, [pc, #244]	@ (80013d0 <HAL_SAI_MspInit+0x1b0>)
 80012dc:	671a      	str	r2, [r3, #112]	@ 0x70
 80012de:	4a3c      	ldr	r2, [pc, #240]	@ (80013d0 <HAL_SAI_MspInit+0x1b0>)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	4a3a      	ldr	r2, [pc, #232]	@ (80013d0 <HAL_SAI_MspInit+0x1b0>)
 80012e8:	66da      	str	r2, [r3, #108]	@ 0x6c
 80012ea:	4a39      	ldr	r2, [pc, #228]	@ (80013d0 <HAL_SAI_MspInit+0x1b0>)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a38      	ldr	r2, [pc, #224]	@ (80013d8 <HAL_SAI_MspInit+0x1b8>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d15e      	bne.n	80013b8 <HAL_SAI_MspInit+0x198>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 80012fa:	4b32      	ldr	r3, [pc, #200]	@ (80013c4 <HAL_SAI_MspInit+0x1a4>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d113      	bne.n	800132a <HAL_SAI_MspInit+0x10a>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8001302:	4b31      	ldr	r3, [pc, #196]	@ (80013c8 <HAL_SAI_MspInit+0x1a8>)
 8001304:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001306:	4a30      	ldr	r2, [pc, #192]	@ (80013c8 <HAL_SAI_MspInit+0x1a8>)
 8001308:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800130c:	6613      	str	r3, [r2, #96]	@ 0x60
 800130e:	4b2e      	ldr	r3, [pc, #184]	@ (80013c8 <HAL_SAI_MspInit+0x1a8>)
 8001310:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001312:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001316:	60fb      	str	r3, [r7, #12]
 8001318:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 800131a:	2200      	movs	r2, #0
 800131c:	2105      	movs	r1, #5
 800131e:	204b      	movs	r0, #75	@ 0x4b
 8001320:	f000 ffbe 	bl	80022a0 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8001324:	204b      	movs	r0, #75	@ 0x4b
 8001326:	f000 ffd7 	bl	80022d8 <HAL_NVIC_EnableIRQ>
      }
    SAI2_client ++;
 800132a:	4b26      	ldr	r3, [pc, #152]	@ (80013c4 <HAL_SAI_MspInit+0x1a4>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	3301      	adds	r3, #1
 8001330:	4a24      	ldr	r2, [pc, #144]	@ (80013c4 <HAL_SAI_MspInit+0x1a4>)
 8001332:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001334:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001338:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800133a:	2302      	movs	r3, #2
 800133c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133e:	2300      	movs	r3, #0
 8001340:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001342:	2300      	movs	r3, #0
 8001344:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001346:	230d      	movs	r3, #13
 8001348:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800134a:	f107 0314 	add.w	r3, r7, #20
 800134e:	4619      	mov	r1, r3
 8001350:	4822      	ldr	r0, [pc, #136]	@ (80013dc <HAL_SAI_MspInit+0x1bc>)
 8001352:	f001 fa45 	bl	80027e0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 8001356:	4b22      	ldr	r3, [pc, #136]	@ (80013e0 <HAL_SAI_MspInit+0x1c0>)
 8001358:	4a22      	ldr	r2, [pc, #136]	@ (80013e4 <HAL_SAI_MspInit+0x1c4>)
 800135a:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 800135c:	4b20      	ldr	r3, [pc, #128]	@ (80013e0 <HAL_SAI_MspInit+0x1c0>)
 800135e:	2201      	movs	r2, #1
 8001360:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001362:	4b1f      	ldr	r3, [pc, #124]	@ (80013e0 <HAL_SAI_MspInit+0x1c0>)
 8001364:	2200      	movs	r2, #0
 8001366:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8001368:	4b1d      	ldr	r3, [pc, #116]	@ (80013e0 <HAL_SAI_MspInit+0x1c0>)
 800136a:	2200      	movs	r2, #0
 800136c:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 800136e:	4b1c      	ldr	r3, [pc, #112]	@ (80013e0 <HAL_SAI_MspInit+0x1c0>)
 8001370:	2280      	movs	r2, #128	@ 0x80
 8001372:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001374:	4b1a      	ldr	r3, [pc, #104]	@ (80013e0 <HAL_SAI_MspInit+0x1c0>)
 8001376:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800137a:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800137c:	4b18      	ldr	r3, [pc, #96]	@ (80013e0 <HAL_SAI_MspInit+0x1c0>)
 800137e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001382:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8001384:	4b16      	ldr	r3, [pc, #88]	@ (80013e0 <HAL_SAI_MspInit+0x1c0>)
 8001386:	2220      	movs	r2, #32
 8001388:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 800138a:	4b15      	ldr	r3, [pc, #84]	@ (80013e0 <HAL_SAI_MspInit+0x1c0>)
 800138c:	2200      	movs	r2, #0
 800138e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8001390:	4813      	ldr	r0, [pc, #76]	@ (80013e0 <HAL_SAI_MspInit+0x1c0>)
 8001392:	f000 ffaf 	bl	80022f4 <HAL_DMA_Init>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <HAL_SAI_MspInit+0x180>
    {
      Error_Handler();
 800139c:	f7ff feda 	bl	8001154 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	4a0f      	ldr	r2, [pc, #60]	@ (80013e0 <HAL_SAI_MspInit+0x1c0>)
 80013a4:	671a      	str	r2, [r3, #112]	@ 0x70
 80013a6:	4a0e      	ldr	r2, [pc, #56]	@ (80013e0 <HAL_SAI_MspInit+0x1c0>)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	4a0c      	ldr	r2, [pc, #48]	@ (80013e0 <HAL_SAI_MspInit+0x1c0>)
 80013b0:	66da      	str	r2, [r3, #108]	@ 0x6c
 80013b2:	4a0b      	ldr	r2, [pc, #44]	@ (80013e0 <HAL_SAI_MspInit+0x1c0>)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 80013b8:	bf00      	nop
 80013ba:	3728      	adds	r7, #40	@ 0x28
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40015804 	.word	0x40015804
 80013c4:	20000d44 	.word	0x20000d44
 80013c8:	40021000 	.word	0x40021000
 80013cc:	48000400 	.word	0x48000400
 80013d0:	20000cb4 	.word	0x20000cb4
 80013d4:	4002006c 	.word	0x4002006c
 80013d8:	40015824 	.word	0x40015824
 80013dc:	48000800 	.word	0x48000800
 80013e0:	20000cfc 	.word	0x20000cfc
 80013e4:	40020080 	.word	0x40020080

080013e8 <sgtl5000_i2c_write_register>:
#include "sgtl5000.h"
#include "main.h"
#include <stdio.h>

HAL_StatusTypeDef sgtl5000_i2c_write_register(h_sgtl5000_t *h_sgtl5000, uint16_t reg, uint16_t value) {
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b086      	sub	sp, #24
 80013ec:	af02      	add	r7, sp, #8
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	460b      	mov	r3, r1
 80013f2:	807b      	strh	r3, [r7, #2]
 80013f4:	4613      	mov	r3, r2
 80013f6:	803b      	strh	r3, [r7, #0]
    uint8_t data[4];
    data[0] = (reg >> 8) & 0xFF;        // High byte of the register address
 80013f8:	887b      	ldrh	r3, [r7, #2]
 80013fa:	0a1b      	lsrs	r3, r3, #8
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	723b      	strb	r3, [r7, #8]
    data[1] = reg & 0xFF;               // Low byte of the register address
 8001402:	887b      	ldrh	r3, [r7, #2]
 8001404:	b2db      	uxtb	r3, r3
 8001406:	727b      	strb	r3, [r7, #9]
    data[2] = (value >> 8) & 0xFF;      // High byte of the value
 8001408:	883b      	ldrh	r3, [r7, #0]
 800140a:	0a1b      	lsrs	r3, r3, #8
 800140c:	b29b      	uxth	r3, r3
 800140e:	b2db      	uxtb	r3, r3
 8001410:	72bb      	strb	r3, [r7, #10]
    data[3] = value & 0xFF;             // Low byte of the value
 8001412:	883b      	ldrh	r3, [r7, #0]
 8001414:	b2db      	uxtb	r3, r3
 8001416:	72fb      	strb	r3, [r7, #11]

    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(h_sgtl5000->hi2c, h_sgtl5000->i2c_address, data, 4, HAL_MAX_DELAY);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6818      	ldr	r0, [r3, #0]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	8899      	ldrh	r1, [r3, #4]
 8001420:	f107 0208 	add.w	r2, r7, #8
 8001424:	f04f 33ff 	mov.w	r3, #4294967295
 8001428:	9300      	str	r3, [sp, #0]
 800142a:	2304      	movs	r3, #4
 800142c:	f001 fc36 	bl	8002c9c <HAL_I2C_Master_Transmit>
 8001430:	4603      	mov	r3, r0
 8001432:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 8001434:	7bfb      	ldrb	r3, [r7, #15]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d005      	beq.n	8001446 <sgtl5000_i2c_write_register+0x5e>
        printf("SGTL5000 Write Error: Reg 0x%04X, Val 0x%04X, Status %d\r\n", reg, value, status);
 800143a:	8879      	ldrh	r1, [r7, #2]
 800143c:	883a      	ldrh	r2, [r7, #0]
 800143e:	7bfb      	ldrb	r3, [r7, #15]
 8001440:	4803      	ldr	r0, [pc, #12]	@ (8001450 <sgtl5000_i2c_write_register+0x68>)
 8001442:	f00a f833 	bl	800b4ac <iprintf>
    }
    return status;
 8001446:	7bfb      	ldrb	r3, [r7, #15]
}
 8001448:	4618      	mov	r0, r3
 800144a:	3710      	adds	r7, #16
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	0800c800 	.word	0x0800c800

08001454 <sgtl5000_i2c_read_register>:

HAL_StatusTypeDef sgtl5000_i2c_read_register(h_sgtl5000_t *h_sgtl5000, uint16_t reg, uint16_t *value) {
 8001454:	b580      	push	{r7, lr}
 8001456:	b088      	sub	sp, #32
 8001458:	af02      	add	r7, sp, #8
 800145a:	60f8      	str	r0, [r7, #12]
 800145c:	460b      	mov	r3, r1
 800145e:	607a      	str	r2, [r7, #4]
 8001460:	817b      	strh	r3, [r7, #10]
    uint8_t reg_addr[2];
    uint8_t data_rx[2];

    reg_addr[0] = (reg >> 8) & 0xFF;    // High byte of the register address
 8001462:	897b      	ldrh	r3, [r7, #10]
 8001464:	0a1b      	lsrs	r3, r3, #8
 8001466:	b29b      	uxth	r3, r3
 8001468:	b2db      	uxtb	r3, r3
 800146a:	753b      	strb	r3, [r7, #20]
    reg_addr[1] = reg & 0xFF;           // Low byte of the register address
 800146c:	897b      	ldrh	r3, [r7, #10]
 800146e:	b2db      	uxtb	r3, r3
 8001470:	757b      	strb	r3, [r7, #21]

    // Send register address
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(h_sgtl5000->hi2c, h_sgtl5000->i2c_address, reg_addr, 2, HAL_MAX_DELAY);
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	6818      	ldr	r0, [r3, #0]
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	8899      	ldrh	r1, [r3, #4]
 800147a:	f107 0214 	add.w	r2, r7, #20
 800147e:	f04f 33ff 	mov.w	r3, #4294967295
 8001482:	9300      	str	r3, [sp, #0]
 8001484:	2302      	movs	r3, #2
 8001486:	f001 fc09 	bl	8002c9c <HAL_I2C_Master_Transmit>
 800148a:	4603      	mov	r3, r0
 800148c:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 800148e:	7dfb      	ldrb	r3, [r7, #23]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d007      	beq.n	80014a4 <sgtl5000_i2c_read_register+0x50>
        printf("SGTL5000 Read Error (Addr Tx): Reg 0x%04X, Status %d\r\n", reg, status);
 8001494:	897b      	ldrh	r3, [r7, #10]
 8001496:	7dfa      	ldrb	r2, [r7, #23]
 8001498:	4619      	mov	r1, r3
 800149a:	4817      	ldr	r0, [pc, #92]	@ (80014f8 <sgtl5000_i2c_read_register+0xa4>)
 800149c:	f00a f806 	bl	800b4ac <iprintf>
        return status;
 80014a0:	7dfb      	ldrb	r3, [r7, #23]
 80014a2:	e024      	b.n	80014ee <sgtl5000_i2c_read_register+0x9a>
    }

    // Receive data
    status = HAL_I2C_Master_Receive(h_sgtl5000->hi2c, h_sgtl5000->i2c_address, data_rx, 2, HAL_MAX_DELAY);
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	6818      	ldr	r0, [r3, #0]
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	8899      	ldrh	r1, [r3, #4]
 80014ac:	f107 0210 	add.w	r2, r7, #16
 80014b0:	f04f 33ff 	mov.w	r3, #4294967295
 80014b4:	9300      	str	r3, [sp, #0]
 80014b6:	2302      	movs	r3, #2
 80014b8:	f001 fd08 	bl	8002ecc <HAL_I2C_Master_Receive>
 80014bc:	4603      	mov	r3, r0
 80014be:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 80014c0:	7dfb      	ldrb	r3, [r7, #23]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d007      	beq.n	80014d6 <sgtl5000_i2c_read_register+0x82>
        printf("SGTL5000 Read Error (Data Rx): Reg 0x%04X, Status %d\r\n", reg, status);
 80014c6:	897b      	ldrh	r3, [r7, #10]
 80014c8:	7dfa      	ldrb	r2, [r7, #23]
 80014ca:	4619      	mov	r1, r3
 80014cc:	480b      	ldr	r0, [pc, #44]	@ (80014fc <sgtl5000_i2c_read_register+0xa8>)
 80014ce:	f009 ffed 	bl	800b4ac <iprintf>
        return status;
 80014d2:	7dfb      	ldrb	r3, [r7, #23]
 80014d4:	e00b      	b.n	80014ee <sgtl5000_i2c_read_register+0x9a>
    }

    *value = (data_rx[0] << 8) | data_rx[1]; // Combine bytes to 16-bit value
 80014d6:	7c3b      	ldrb	r3, [r7, #16]
 80014d8:	b21b      	sxth	r3, r3
 80014da:	021b      	lsls	r3, r3, #8
 80014dc:	b21a      	sxth	r2, r3
 80014de:	7c7b      	ldrb	r3, [r7, #17]
 80014e0:	b21b      	sxth	r3, r3
 80014e2:	4313      	orrs	r3, r2
 80014e4:	b21b      	sxth	r3, r3
 80014e6:	b29a      	uxth	r2, r3
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	801a      	strh	r2, [r3, #0]
    return HAL_OK;
 80014ec:	2300      	movs	r3, #0
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3718      	adds	r7, #24
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	0800c83c 	.word	0x0800c83c
 80014fc:	0800c874 	.word	0x0800c874

08001500 <sgtl5000_i2c_set_bit>:

HAL_StatusTypeDef sgtl5000_i2c_set_bit(h_sgtl5000_t *h_sgtl5000, uint16_t reg, uint16_t mask) {
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	460b      	mov	r3, r1
 800150a:	807b      	strh	r3, [r7, #2]
 800150c:	4613      	mov	r3, r2
 800150e:	803b      	strh	r3, [r7, #0]
    uint16_t current_value;
    HAL_StatusTypeDef ret = sgtl5000_i2c_read_register(h_sgtl5000, reg, &current_value);
 8001510:	f107 020c 	add.w	r2, r7, #12
 8001514:	887b      	ldrh	r3, [r7, #2]
 8001516:	4619      	mov	r1, r3
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f7ff ff9b 	bl	8001454 <sgtl5000_i2c_read_register>
 800151e:	4603      	mov	r3, r0
 8001520:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) return ret;
 8001522:	7bfb      	ldrb	r3, [r7, #15]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <sgtl5000_i2c_set_bit+0x2c>
 8001528:	7bfb      	ldrb	r3, [r7, #15]
 800152a:	e009      	b.n	8001540 <sgtl5000_i2c_set_bit+0x40>
    return sgtl5000_i2c_write_register(h_sgtl5000, reg, current_value | mask);
 800152c:	89ba      	ldrh	r2, [r7, #12]
 800152e:	883b      	ldrh	r3, [r7, #0]
 8001530:	4313      	orrs	r3, r2
 8001532:	b29a      	uxth	r2, r3
 8001534:	887b      	ldrh	r3, [r7, #2]
 8001536:	4619      	mov	r1, r3
 8001538:	6878      	ldr	r0, [r7, #4]
 800153a:	f7ff ff55 	bl	80013e8 <sgtl5000_i2c_write_register>
 800153e:	4603      	mov	r3, r0
}
 8001540:	4618      	mov	r0, r3
 8001542:	3710      	adds	r7, #16
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}

08001548 <sgtl5000_init>:
    HAL_StatusTypeDef ret = sgtl5000_i2c_read_register(h_sgtl5000, reg, &current_value);
    if (ret != HAL_OK) return ret;
    return sgtl5000_i2c_write_register(h_sgtl5000, reg, current_value & ~mask);
}

HAL_StatusTypeDef sgtl5000_init(h_sgtl5000_t *h_sgtl5000) {
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef ret = HAL_OK;
 8001550:	2300      	movs	r3, #0
 8001552:	73fb      	strb	r3, [r7, #15]
    uint16_t chip_id_value;

    printf("SGTL5000: Starting initialization...\r\n");
 8001554:	485f      	ldr	r0, [pc, #380]	@ (80016d4 <sgtl5000_init+0x18c>)
 8001556:	f00a f811 	bl	800b57c <puts>

    // --- 1. Read CHIP_ID to verify communication ---
    ret = sgtl5000_i2c_read_register(h_sgtl5000, SGTL5000_CHIP_ID, &chip_id_value);
 800155a:	f107 030c 	add.w	r3, r7, #12
 800155e:	461a      	mov	r2, r3
 8001560:	2100      	movs	r1, #0
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f7ff ff76 	bl	8001454 <sgtl5000_i2c_read_register>
 8001568:	4603      	mov	r3, r0
 800156a:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) {
 800156c:	7bfb      	ldrb	r3, [r7, #15]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d006      	beq.n	8001580 <sgtl5000_init+0x38>
        printf("SGTL5000: Failed to read CHIP_ID. Status: %d\r\n", ret);
 8001572:	7bfb      	ldrb	r3, [r7, #15]
 8001574:	4619      	mov	r1, r3
 8001576:	4858      	ldr	r0, [pc, #352]	@ (80016d8 <sgtl5000_init+0x190>)
 8001578:	f009 ff98 	bl	800b4ac <iprintf>
        return ret;
 800157c:	7bfb      	ldrb	r3, [r7, #15]
 800157e:	e0a4      	b.n	80016ca <sgtl5000_init+0x182>
    }
    printf("SGTL5000: CHIP_ID = 0x%04X \r\n", chip_id_value);
 8001580:	89bb      	ldrh	r3, [r7, #12]
 8001582:	4619      	mov	r1, r3
 8001584:	4855      	ldr	r0, [pc, #340]	@ (80016dc <sgtl5000_init+0x194>)
 8001586:	f009 ff91 	bl	800b4ac <iprintf>


    // Power up LINEOUT, HP, ADC, DAC, REFTOP, VAG (from ANA_POWER register)
    // Value: 0x6AFF (bits: LINEOUT_POWERUP, ADC_POWERUP, CAPLESS_HEADPHONE_POWERUP, DAC_POWERUP, HEADPHONE_POWERUP, REFTOP_POWERUP)
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, 0x6AFF);
 800158a:	f646 22ff 	movw	r2, #27391	@ 0x6aff
 800158e:	2130      	movs	r1, #48	@ 0x30
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f7ff ff29 	bl	80013e8 <sgtl5000_i2c_write_register>
 8001596:	4603      	mov	r3, r0
 8001598:	461a      	mov	r2, r3
 800159a:	7bfb      	ldrb	r3, [r7, #15]
 800159c:	4313      	orrs	r3, r2
 800159e:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_ANA_POWER set to 0x6AFF\r\n");
 80015a0:	484f      	ldr	r0, [pc, #316]	@ (80016e0 <sgtl5000_init+0x198>)
 80015a2:	f009 ffeb 	bl	800b57c <puts>

    // Configure charge pump to use VDDIO rail (bit 5 and bit 6 of LINREG_CTRL)
    // This is needed if VDDA and VDDIO are > 3.1V (e.g., 3.3V)
    ret |= sgtl5000_i2c_set_bit(h_sgtl5000, SGTL5000_CHIP_LINREG_CTRL, (1 << 5) | (1 << 6));
 80015a6:	2260      	movs	r2, #96	@ 0x60
 80015a8:	2126      	movs	r1, #38	@ 0x26
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f7ff ffa8 	bl	8001500 <sgtl5000_i2c_set_bit>
 80015b0:	4603      	mov	r3, r0
 80015b2:	461a      	mov	r2, r3
 80015b4:	7bfb      	ldrb	r3, [r7, #15]
 80015b6:	4313      	orrs	r3, r2
 80015b8:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_LINREG_CTRL charge pump configured\r\n");
 80015ba:	484a      	ldr	r0, [pc, #296]	@ (80016e4 <sgtl5000_init+0x19c>)
 80015bc:	f009 ffde 	bl	800b57c <puts>

    // Set ground, ADC, DAC reference voltage (VDDA/2) and bias current.
    // Assuming VDDA = 3.3V, VDDA/2 is approx 1.65V. The default 0.8V is 0x0118.
    // For 1.575V VAG_VAL (0x01FF) and BIAS_CTRL = -50% (bit 1) and SMALL_POP = 1 (bit 0)
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_REF_CTRL, 0x01FF);
 80015c0:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80015c4:	2128      	movs	r1, #40	@ 0x28
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff ff0e 	bl	80013e8 <sgtl5000_i2c_write_register>
 80015cc:	4603      	mov	r3, r0
 80015ce:	461a      	mov	r2, r3
 80015d0:	7bfb      	ldrb	r3, [r7, #15]
 80015d2:	4313      	orrs	r3, r2
 80015d4:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_REF_CTRL set to 0x01FF\r\n");
 80015d6:	4844      	ldr	r0, [pc, #272]	@ (80016e8 <sgtl5000_init+0x1a0>)
 80015d8:	f009 ffd0 	bl	800b57c <puts>

    // Set LINEOUT reference voltage to VDDIO/2 (1.65 V) and bias current to 0.36 mA
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_CTRL, 0x031E);
 80015dc:	f240 321e 	movw	r2, #798	@ 0x31e
 80015e0:	212c      	movs	r1, #44	@ 0x2c
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f7ff ff00 	bl	80013e8 <sgtl5000_i2c_write_register>
 80015e8:	4603      	mov	r3, r0
 80015ea:	461a      	mov	r2, r3
 80015ec:	7bfb      	ldrb	r3, [r7, #15]
 80015ee:	4313      	orrs	r3, r2
 80015f0:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_LINE_OUT_CTRL set to 0x031E\r\n");
 80015f2:	483e      	ldr	r0, [pc, #248]	@ (80016ec <sgtl5000_init+0x1a4>)
 80015f4:	f009 ffc2 	bl	800b57c <puts>

    // Enable short detect mode for headphone (HP_OUT)
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SHORT_CTRL, 0x1106);
 80015f8:	f241 1206 	movw	r2, #4358	@ 0x1106
 80015fc:	213c      	movs	r1, #60	@ 0x3c
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f7ff fef2 	bl	80013e8 <sgtl5000_i2c_write_register>
 8001604:	4603      	mov	r3, r0
 8001606:	461a      	mov	r2, r3
 8001608:	7bfb      	ldrb	r3, [r7, #15]
 800160a:	4313      	orrs	r3, r2
 800160c:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_SHORT_CTRL set to 0x1106\r\n");
 800160e:	4838      	ldr	r0, [pc, #224]	@ (80016f0 <sgtl5000_init+0x1a8>)
 8001610:	f009 ffb4 	bl	800b57c <puts>

    // Enable Zero-cross detect for HP_OUT and ADC (CHIP_ANA_CTRL)
    // And set ADC input to Line-In
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_CTRL, 0x0004); // SELECT_ADC = LINEIN
 8001614:	2204      	movs	r2, #4
 8001616:	2124      	movs	r1, #36	@ 0x24
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f7ff fee5 	bl	80013e8 <sgtl5000_i2c_write_register>
 800161e:	4603      	mov	r3, r0
 8001620:	461a      	mov	r2, r3
 8001622:	7bfb      	ldrb	r3, [r7, #15]
 8001624:	4313      	orrs	r3, r2
 8001626:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_ANA_CTRL set to 0x0004 (ADC from Line-In)\r\n");
 8001628:	4832      	ldr	r0, [pc, #200]	@ (80016f4 <sgtl5000_init+0x1ac>)
 800162a:	f009 ffa7 	bl	800b57c <puts>

    // Power up desired digital blocks: I2S_IN, I2S_OUT, DAC, ADC
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DIG_POWER, 0x0073);
 800162e:	2273      	movs	r2, #115	@ 0x73
 8001630:	2102      	movs	r1, #2
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f7ff fed8 	bl	80013e8 <sgtl5000_i2c_write_register>
 8001638:	4603      	mov	r3, r0
 800163a:	461a      	mov	r2, r3
 800163c:	7bfb      	ldrb	r3, [r7, #15]
 800163e:	4313      	orrs	r3, r2
 8001640:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_DIG_POWER set to 0x0073\r\n");
 8001642:	482d      	ldr	r0, [pc, #180]	@ (80016f8 <sgtl5000_init+0x1b0>)
 8001644:	f009 ff9a 	bl	800b57c <puts>

    // --- 3. System MCLK and Sample Clock ---

    // Configure SYS_FS (sample rate) to 48 kHz. MCLK_FREQ is for 256*Fs
    // For 48kHz, SYS_FS = 0x0002 (bits 3:2)
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_CLK_CTRL, 0x0004); // SYS_FS = 48kHz (bit 2 is 1)
 8001648:	2204      	movs	r2, #4
 800164a:	2104      	movs	r1, #4
 800164c:	6878      	ldr	r0, [r7, #4]
 800164e:	f7ff fecb 	bl	80013e8 <sgtl5000_i2c_write_register>
 8001652:	4603      	mov	r3, r0
 8001654:	461a      	mov	r2, r3
 8001656:	7bfb      	ldrb	r3, [r7, #15]
 8001658:	4313      	orrs	r3, r2
 800165a:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_CLK_CTRL set to 0x0004 (48kHz SYS_FS)\r\n");
 800165c:	4827      	ldr	r0, [pc, #156]	@ (80016fc <sgtl5000_init+0x1b4>)
 800165e:	f009 ff8d 	bl	800b57c <puts>

    // Configure I2S interface in slave mode (SGTL5000 acts as slave to STM32)
    // I2S_MS=0 (Slave), I2S_DLEN=16 bits (0x10)
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_I2S_CTRL, 0x0130);
 8001662:	f44f 7298 	mov.w	r2, #304	@ 0x130
 8001666:	2106      	movs	r1, #6
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f7ff febd 	bl	80013e8 <sgtl5000_i2c_write_register>
 800166e:	4603      	mov	r3, r0
 8001670:	461a      	mov	r2, r3
 8001672:	7bfb      	ldrb	r3, [r7, #15]
 8001674:	4313      	orrs	r3, r2
 8001676:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_I2S_CTRL set to 0x0130 (I2S Slave, 16-bit)\r\n");
 8001678:	4821      	ldr	r0, [pc, #132]	@ (8001700 <sgtl5000_init+0x1b8>)
 800167a:	f009 ff7f 	bl	800b57c <puts>

    // --- 4. Input/Output Routing ---

    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ADCDAC_CTRL, 0x0000); // DAC_MUTE = 0
 800167e:	2200      	movs	r2, #0
 8001680:	210e      	movs	r1, #14
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f7ff feb0 	bl	80013e8 <sgtl5000_i2c_write_register>
 8001688:	4603      	mov	r3, r0
 800168a:	461a      	mov	r2, r3
 800168c:	7bfb      	ldrb	r3, [r7, #15]
 800168e:	4313      	orrs	r3, r2
 8001690:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_ADCDAC_CTRL set to 0x0000 (DAC Unmuted)\r\n");
 8001692:	481c      	ldr	r0, [pc, #112]	@ (8001704 <sgtl5000_init+0x1bc>)
 8001694:	f009 ff72 	bl	800b57c <puts>

    // Set DAC volume (0dB, max)
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DAC_VOL, 0x3C3C); // 0x3C = 0dB
 8001698:	f643 423c 	movw	r2, #15420	@ 0x3c3c
 800169c:	2110      	movs	r1, #16
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f7ff fea2 	bl	80013e8 <sgtl5000_i2c_write_register>
 80016a4:	4603      	mov	r3, r0
 80016a6:	461a      	mov	r2, r3
 80016a8:	7bfb      	ldrb	r3, [r7, #15]
 80016aa:	4313      	orrs	r3, r2
 80016ac:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_DAC_VOL set to 0x3C3C (0dB)\r\n");
 80016ae:	4816      	ldr	r0, [pc, #88]	@ (8001708 <sgtl5000_init+0x1c0>)
 80016b0:	f009 ff64 	bl	800b57c <puts>

    if (ret != HAL_OK) {
 80016b4:	7bfb      	ldrb	r3, [r7, #15]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d003      	beq.n	80016c2 <sgtl5000_init+0x17a>
        printf("SGTL5000: Initialization failed during one or more steps.\r\n");
 80016ba:	4814      	ldr	r0, [pc, #80]	@ (800170c <sgtl5000_init+0x1c4>)
 80016bc:	f009 ff5e 	bl	800b57c <puts>
 80016c0:	e002      	b.n	80016c8 <sgtl5000_init+0x180>
    } else {
        printf("SGTL5000: Initialization complete.\r\n");
 80016c2:	4813      	ldr	r0, [pc, #76]	@ (8001710 <sgtl5000_init+0x1c8>)
 80016c4:	f009 ff5a 	bl	800b57c <puts>
    }

    return ret;
 80016c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	0800c8ac 	.word	0x0800c8ac
 80016d8:	0800c8d4 	.word	0x0800c8d4
 80016dc:	0800c904 	.word	0x0800c904
 80016e0:	0800c924 	.word	0x0800c924
 80016e4:	0800c94c 	.word	0x0800c94c
 80016e8:	0800c980 	.word	0x0800c980
 80016ec:	0800c9a8 	.word	0x0800c9a8
 80016f0:	0800c9d4 	.word	0x0800c9d4
 80016f4:	0800ca00 	.word	0x0800ca00
 80016f8:	0800ca3c 	.word	0x0800ca3c
 80016fc:	0800ca64 	.word	0x0800ca64
 8001700:	0800ca9c 	.word	0x0800ca9c
 8001704:	0800cad8 	.word	0x0800cad8
 8001708:	0800cb10 	.word	0x0800cb10
 800170c:	0800cb3c 	.word	0x0800cb3c
 8001710:	0800cb78 	.word	0x0800cb78

08001714 <sh_help>:

#include "shell.h"

#include <stdio.h>

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 8001714:	b590      	push	{r4, r7, lr}
 8001716:	b089      	sub	sp, #36	@ 0x24
 8001718:	af02      	add	r7, sp, #8
 800171a:	60f8      	str	r0, [r7, #12]
 800171c:	60b9      	str	r1, [r7, #8]
 800171e:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001720:	2300      	movs	r3, #0
 8001722:	617b      	str	r3, [r7, #20]
 8001724:	e029      	b.n	800177a <sh_help+0x66>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->func_list[i].c, h_shell->func_list[i].description);
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800172c:	68f9      	ldr	r1, [r7, #12]
 800172e:	697a      	ldr	r2, [r7, #20]
 8001730:	4613      	mov	r3, r2
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	4413      	add	r3, r2
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	440b      	add	r3, r1
 800173a:	3304      	adds	r3, #4
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	461c      	mov	r4, r3
 8001740:	68f9      	ldr	r1, [r7, #12]
 8001742:	697a      	ldr	r2, [r7, #20]
 8001744:	4613      	mov	r3, r2
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	4413      	add	r3, r2
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	440b      	add	r3, r1
 800174e:	330c      	adds	r3, #12
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	9300      	str	r3, [sp, #0]
 8001754:	4623      	mov	r3, r4
 8001756:	4a0e      	ldr	r2, [pc, #56]	@ (8001790 <sh_help+0x7c>)
 8001758:	2128      	movs	r1, #40	@ 0x28
 800175a:	f009 ff17 	bl	800b58c <sniprintf>
 800175e:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8001766:	68fa      	ldr	r2, [r7, #12]
 8001768:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800176c:	6939      	ldr	r1, [r7, #16]
 800176e:	b289      	uxth	r1, r1
 8001770:	4610      	mov	r0, r2
 8001772:	4798      	blx	r3
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	3301      	adds	r3, #1
 8001778:	617b      	str	r3, [r7, #20]
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	697a      	ldr	r2, [r7, #20]
 8001780:	429a      	cmp	r2, r3
 8001782:	dbd0      	blt.n	8001726 <sh_help+0x12>
	}

	return 0;
 8001784:	2300      	movs	r3, #0
}
 8001786:	4618      	mov	r0, r3
 8001788:	371c      	adds	r7, #28
 800178a:	46bd      	mov	sp, r7
 800178c:	bd90      	pop	{r4, r7, pc}
 800178e:	bf00      	nop
 8001790:	0800cb9c 	.word	0x0800cb9c

08001794 <shell_init>:

void shell_init(h_shell_t * h_shell) {
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
	int size = 0;
 800179c:	2300      	movs	r3, #0
 800179e:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80017ac:	4a0c      	ldr	r2, [pc, #48]	@ (80017e0 <shell_init+0x4c>)
 80017ae:	2128      	movs	r1, #40	@ 0x28
 80017b0:	4618      	mov	r0, r3
 80017b2:	f009 feeb 	bl	800b58c <sniprintf>
 80017b6:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80017c4:	68f9      	ldr	r1, [r7, #12]
 80017c6:	b289      	uxth	r1, r1
 80017c8:	4610      	mov	r0, r2
 80017ca:	4798      	blx	r3

	shell_add(h_shell, 'h', sh_help, "Help");
 80017cc:	4b05      	ldr	r3, [pc, #20]	@ (80017e4 <shell_init+0x50>)
 80017ce:	4a06      	ldr	r2, [pc, #24]	@ (80017e8 <shell_init+0x54>)
 80017d0:	2168      	movs	r1, #104	@ 0x68
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f000 f80a 	bl	80017ec <shell_add>
}
 80017d8:	bf00      	nop
 80017da:	3710      	adds	r7, #16
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	0800cba8 	.word	0x0800cba8
 80017e4:	0800cbd0 	.word	0x0800cbd0
 80017e8:	08001715 	.word	0x08001715

080017ec <shell_add>:

int shell_add(h_shell_t * h_shell, char c, shell_func_pointer_t pfunc, char * description) {
 80017ec:	b480      	push	{r7}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	607a      	str	r2, [r7, #4]
 80017f6:	603b      	str	r3, [r7, #0]
 80017f8:	460b      	mov	r3, r1
 80017fa:	72fb      	strb	r3, [r7, #11]
	if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2b3f      	cmp	r3, #63	@ 0x3f
 8001802:	dc27      	bgt.n	8001854 <shell_add+0x68>
		h_shell->func_list[h_shell->func_list_size].c = c;
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	68f9      	ldr	r1, [r7, #12]
 800180a:	4613      	mov	r3, r2
 800180c:	005b      	lsls	r3, r3, #1
 800180e:	4413      	add	r3, r2
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	440b      	add	r3, r1
 8001814:	3304      	adds	r3, #4
 8001816:	7afa      	ldrb	r2, [r7, #11]
 8001818:	701a      	strb	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].func = pfunc;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	68f9      	ldr	r1, [r7, #12]
 8001820:	4613      	mov	r3, r2
 8001822:	005b      	lsls	r3, r3, #1
 8001824:	4413      	add	r3, r2
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	440b      	add	r3, r1
 800182a:	3308      	adds	r3, #8
 800182c:	687a      	ldr	r2, [r7, #4]
 800182e:	601a      	str	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].description = description;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	68f9      	ldr	r1, [r7, #12]
 8001836:	4613      	mov	r3, r2
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	4413      	add	r3, r2
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	440b      	add	r3, r1
 8001840:	330c      	adds	r3, #12
 8001842:	683a      	ldr	r2, [r7, #0]
 8001844:	601a      	str	r2, [r3, #0]
		h_shell->func_list_size++;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	1c5a      	adds	r2, r3, #1
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	601a      	str	r2, [r3, #0]
		return 0;
 8001850:	2300      	movs	r3, #0
 8001852:	e001      	b.n	8001858 <shell_add+0x6c>
	}

	return -1;
 8001854:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001858:	4618      	mov	r0, r3
 800185a:	3714      	adds	r7, #20
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 8001864:	b580      	push	{r7, lr}
 8001866:	b090      	sub	sp, #64	@ 0x40
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001876:	2300      	movs	r3, #0
 8001878:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800187a:	e041      	b.n	8001900 <shell_exec+0x9c>
		if (h_shell->func_list[i].c == c) {
 800187c:	6879      	ldr	r1, [r7, #4]
 800187e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001880:	4613      	mov	r3, r2
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	4413      	add	r3, r2
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	440b      	add	r3, r1
 800188a:	3304      	adds	r3, #4
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001892:	429a      	cmp	r2, r3
 8001894:	d131      	bne.n	80018fa <shell_exec+0x96>
			argc = 1;
 8001896:	2301      	movs	r3, #1
 8001898:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80018a2:	e013      	b.n	80018cc <shell_exec+0x68>
				if(*p == ' ') {
 80018a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	2b20      	cmp	r3, #32
 80018aa:	d10c      	bne.n	80018c6 <shell_exec+0x62>
					*p = '\0';
 80018ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018ae:	2200      	movs	r2, #0
 80018b0:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 80018b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018b4:	1c5a      	adds	r2, r3, #1
 80018b6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80018b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018ba:	3201      	adds	r2, #1
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	3340      	adds	r3, #64	@ 0x40
 80018c0:	443b      	add	r3, r7
 80018c2:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80018c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018c8:	3301      	adds	r3, #1
 80018ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80018cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d002      	beq.n	80018da <shell_exec+0x76>
 80018d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018d6:	2b07      	cmp	r3, #7
 80018d8:	dde4      	ble.n	80018a4 <shell_exec+0x40>
				}
			}

			return h_shell->func_list[i].func(h_shell, argc, argv);
 80018da:	6879      	ldr	r1, [r7, #4]
 80018dc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80018de:	4613      	mov	r3, r2
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	4413      	add	r3, r2
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	440b      	add	r3, r1
 80018e8:	3308      	adds	r3, #8
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f107 020c 	add.w	r2, r7, #12
 80018f0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	4798      	blx	r3
 80018f6:	4603      	mov	r3, r0
 80018f8:	e01d      	b.n	8001936 <shell_exec+0xd2>
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 80018fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80018fc:	3301      	adds	r3, #1
 80018fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001906:	429a      	cmp	r2, r3
 8001908:	dbb8      	blt.n	800187c <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001910:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001914:	4a0a      	ldr	r2, [pc, #40]	@ (8001940 <shell_exec+0xdc>)
 8001916:	2128      	movs	r1, #40	@ 0x28
 8001918:	f009 fe38 	bl	800b58c <sniprintf>
 800191c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8001924:	687a      	ldr	r2, [r7, #4]
 8001926:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800192a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800192c:	b289      	uxth	r1, r1
 800192e:	4610      	mov	r0, r2
 8001930:	4798      	blx	r3
	return -1;
 8001932:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001936:	4618      	mov	r0, r3
 8001938:	3740      	adds	r7, #64	@ 0x40
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	0800cbd8 	.word	0x0800cbd8

08001944 <shell_run>:

static const char backspace[] = "\b \b";
static const char prompt[] = "> ";

int shell_run(h_shell_t * h_shell) {
 8001944:	b580      	push	{r7, lr}
 8001946:	b086      	sub	sp, #24
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
	int reading = 0;
 800194c:	2300      	movs	r3, #0
 800194e:	617b      	str	r3, [r7, #20]
	int pos = 0;
 8001950:	2300      	movs	r3, #0
 8001952:	613b      	str	r3, [r7, #16]

	while (1) {
		h_shell->drv.transmit(prompt, 2);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800195a:	2102      	movs	r1, #2
 800195c:	483a      	ldr	r0, [pc, #232]	@ (8001a48 <shell_run+0x104>)
 800195e:	4798      	blx	r3
		reading = 1;
 8001960:	2301      	movs	r3, #1
 8001962:	617b      	str	r3, [r7, #20]

		while(reading) {
 8001964:	e064      	b.n	8001a30 <shell_run+0xec>
			char c;
			h_shell->drv.receive(&c, 1);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 800196c:	f107 020b 	add.w	r2, r7, #11
 8001970:	2101      	movs	r1, #1
 8001972:	4610      	mov	r0, r2
 8001974:	4798      	blx	r3
			int size;

			switch (c) {
 8001976:	7afb      	ldrb	r3, [r7, #11]
 8001978:	2b08      	cmp	r3, #8
 800197a:	d036      	beq.n	80019ea <shell_run+0xa6>
 800197c:	2b0d      	cmp	r3, #13
 800197e:	d141      	bne.n	8001a04 <shell_run+0xc0>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001986:	4a31      	ldr	r2, [pc, #196]	@ (8001a4c <shell_run+0x108>)
 8001988:	2128      	movs	r1, #40	@ 0x28
 800198a:	4618      	mov	r0, r3
 800198c:	f009 fdfe 	bl	800b58c <sniprintf>
 8001990:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800199e:	68f9      	ldr	r1, [r7, #12]
 80019a0:	b289      	uxth	r1, r1
 80019a2:	4610      	mov	r0, r2
 80019a4:	4798      	blx	r3
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	1c5a      	adds	r2, r3, #1
 80019aa:	613a      	str	r2, [r7, #16]
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	4413      	add	r3, r2
 80019b0:	2200      	movs	r2, #0
 80019b2:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 80019c2:	4a23      	ldr	r2, [pc, #140]	@ (8001a50 <shell_run+0x10c>)
 80019c4:	2128      	movs	r1, #40	@ 0x28
 80019c6:	f009 fde1 	bl	800b58c <sniprintf>
 80019ca:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80019d2:	687a      	ldr	r2, [r7, #4]
 80019d4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80019d8:	68f9      	ldr	r1, [r7, #12]
 80019da:	b289      	uxth	r1, r1
 80019dc:	4610      	mov	r0, r2
 80019de:	4798      	blx	r3
				reading = 0;        //exit read loop
 80019e0:	2300      	movs	r3, #0
 80019e2:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 80019e4:	2300      	movs	r3, #0
 80019e6:	613b      	str	r3, [r7, #16]
				break;
 80019e8:	e022      	b.n	8001a30 <shell_run+0xec>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	dd1e      	ble.n	8001a2e <shell_run+0xea>
					pos--;          //remove it in buffer
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	3b01      	subs	r3, #1
 80019f4:	613b      	str	r3, [r7, #16]

					h_shell->drv.transmit(backspace, 3);	// delete the char on the terminal
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80019fc:	2103      	movs	r1, #3
 80019fe:	4815      	ldr	r0, [pc, #84]	@ (8001a54 <shell_run+0x110>)
 8001a00:	4798      	blx	r3
				}
				break;
 8001a02:	e014      	b.n	8001a2e <shell_run+0xea>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	2b27      	cmp	r3, #39	@ 0x27
 8001a08:	dc12      	bgt.n	8001a30 <shell_run+0xec>
					h_shell->drv.transmit(&c, 1);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8001a10:	f107 020b 	add.w	r2, r7, #11
 8001a14:	2101      	movs	r1, #1
 8001a16:	4610      	mov	r0, r2
 8001a18:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c; //store
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	1c5a      	adds	r2, r3, #1
 8001a1e:	613a      	str	r2, [r7, #16]
 8001a20:	7af9      	ldrb	r1, [r7, #11]
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	4413      	add	r3, r2
 8001a26:	460a      	mov	r2, r1
 8001a28:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
 8001a2c:	e000      	b.n	8001a30 <shell_run+0xec>
				break;
 8001a2e:	bf00      	nop
		while(reading) {
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d197      	bne.n	8001966 <shell_run+0x22>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f7ff ff10 	bl	8001864 <shell_exec>
		h_shell->drv.transmit(prompt, 2);
 8001a44:	e786      	b.n	8001954 <shell_run+0x10>
 8001a46:	bf00      	nop
 8001a48:	0800cc08 	.word	0x0800cc08
 8001a4c:	0800cbf0 	.word	0x0800cbf0
 8001a50:	0800cbf4 	.word	0x0800cbf4
 8001a54:	0800cc04 	.word	0x0800cc04

08001a58 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001a5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001acc <MX_SPI3_Init+0x74>)
 8001a5e:	4a1c      	ldr	r2, [pc, #112]	@ (8001ad0 <MX_SPI3_Init+0x78>)
 8001a60:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001a62:	4b1a      	ldr	r3, [pc, #104]	@ (8001acc <MX_SPI3_Init+0x74>)
 8001a64:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a68:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001a6a:	4b18      	ldr	r3, [pc, #96]	@ (8001acc <MX_SPI3_Init+0x74>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a70:	4b16      	ldr	r3, [pc, #88]	@ (8001acc <MX_SPI3_Init+0x74>)
 8001a72:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001a76:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a78:	4b14      	ldr	r3, [pc, #80]	@ (8001acc <MX_SPI3_Init+0x74>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a7e:	4b13      	ldr	r3, [pc, #76]	@ (8001acc <MX_SPI3_Init+0x74>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001a84:	4b11      	ldr	r3, [pc, #68]	@ (8001acc <MX_SPI3_Init+0x74>)
 8001a86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a8a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a8c:	4b0f      	ldr	r3, [pc, #60]	@ (8001acc <MX_SPI3_Init+0x74>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a92:	4b0e      	ldr	r3, [pc, #56]	@ (8001acc <MX_SPI3_Init+0x74>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a98:	4b0c      	ldr	r3, [pc, #48]	@ (8001acc <MX_SPI3_Init+0x74>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001acc <MX_SPI3_Init+0x74>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001aa4:	4b09      	ldr	r3, [pc, #36]	@ (8001acc <MX_SPI3_Init+0x74>)
 8001aa6:	2207      	movs	r2, #7
 8001aa8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001aaa:	4b08      	ldr	r3, [pc, #32]	@ (8001acc <MX_SPI3_Init+0x74>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001ab0:	4b06      	ldr	r3, [pc, #24]	@ (8001acc <MX_SPI3_Init+0x74>)
 8001ab2:	2208      	movs	r2, #8
 8001ab4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001ab6:	4805      	ldr	r0, [pc, #20]	@ (8001acc <MX_SPI3_Init+0x74>)
 8001ab8:	f004 ff62 	bl	8006980 <HAL_SPI_Init>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001ac2:	f7ff fb47 	bl	8001154 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001ac6:	bf00      	nop
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	20000d48 	.word	0x20000d48
 8001ad0:	40003c00 	.word	0x40003c00

08001ad4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b08a      	sub	sp, #40	@ 0x28
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001adc:	f107 0314 	add.w	r3, r7, #20
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	605a      	str	r2, [r3, #4]
 8001ae6:	609a      	str	r2, [r3, #8]
 8001ae8:	60da      	str	r2, [r3, #12]
 8001aea:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a25      	ldr	r2, [pc, #148]	@ (8001b88 <HAL_SPI_MspInit+0xb4>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d144      	bne.n	8001b80 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001af6:	4b25      	ldr	r3, [pc, #148]	@ (8001b8c <HAL_SPI_MspInit+0xb8>)
 8001af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001afa:	4a24      	ldr	r2, [pc, #144]	@ (8001b8c <HAL_SPI_MspInit+0xb8>)
 8001afc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b00:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b02:	4b22      	ldr	r3, [pc, #136]	@ (8001b8c <HAL_SPI_MspInit+0xb8>)
 8001b04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b06:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b0a:	613b      	str	r3, [r7, #16]
 8001b0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b0e:	4b1f      	ldr	r3, [pc, #124]	@ (8001b8c <HAL_SPI_MspInit+0xb8>)
 8001b10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b12:	4a1e      	ldr	r2, [pc, #120]	@ (8001b8c <HAL_SPI_MspInit+0xb8>)
 8001b14:	f043 0304 	orr.w	r3, r3, #4
 8001b18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001b8c <HAL_SPI_MspInit+0xb8>)
 8001b1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b1e:	f003 0304 	and.w	r3, r3, #4
 8001b22:	60fb      	str	r3, [r7, #12]
 8001b24:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b26:	4b19      	ldr	r3, [pc, #100]	@ (8001b8c <HAL_SPI_MspInit+0xb8>)
 8001b28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b2a:	4a18      	ldr	r2, [pc, #96]	@ (8001b8c <HAL_SPI_MspInit+0xb8>)
 8001b2c:	f043 0302 	orr.w	r3, r3, #2
 8001b30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b32:	4b16      	ldr	r3, [pc, #88]	@ (8001b8c <HAL_SPI_MspInit+0xb8>)
 8001b34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b36:	f003 0302 	and.w	r3, r3, #2
 8001b3a:	60bb      	str	r3, [r7, #8]
 8001b3c:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = VU_SCK_Pin|VU_MISO_Pin;
 8001b3e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001b42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b44:	2302      	movs	r3, #2
 8001b46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001b50:	2306      	movs	r3, #6
 8001b52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b54:	f107 0314 	add.w	r3, r7, #20
 8001b58:	4619      	mov	r1, r3
 8001b5a:	480d      	ldr	r0, [pc, #52]	@ (8001b90 <HAL_SPI_MspInit+0xbc>)
 8001b5c:	f000 fe40 	bl	80027e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VU_MOSI_Pin;
 8001b60:	2320      	movs	r3, #32
 8001b62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b64:	2302      	movs	r3, #2
 8001b66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001b70:	2306      	movs	r3, #6
 8001b72:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(VU_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001b74:	f107 0314 	add.w	r3, r7, #20
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4806      	ldr	r0, [pc, #24]	@ (8001b94 <HAL_SPI_MspInit+0xc0>)
 8001b7c:	f000 fe30 	bl	80027e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001b80:	bf00      	nop
 8001b82:	3728      	adds	r7, #40	@ 0x28
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	40003c00 	.word	0x40003c00
 8001b8c:	40021000 	.word	0x40021000
 8001b90:	48000800 	.word	0x48000800
 8001b94:	48000400 	.word	0x48000400

08001b98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b9e:	4b11      	ldr	r3, [pc, #68]	@ (8001be4 <HAL_MspInit+0x4c>)
 8001ba0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ba2:	4a10      	ldr	r2, [pc, #64]	@ (8001be4 <HAL_MspInit+0x4c>)
 8001ba4:	f043 0301 	orr.w	r3, r3, #1
 8001ba8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001baa:	4b0e      	ldr	r3, [pc, #56]	@ (8001be4 <HAL_MspInit+0x4c>)
 8001bac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bae:	f003 0301 	and.w	r3, r3, #1
 8001bb2:	607b      	str	r3, [r7, #4]
 8001bb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8001be4 <HAL_MspInit+0x4c>)
 8001bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bba:	4a0a      	ldr	r2, [pc, #40]	@ (8001be4 <HAL_MspInit+0x4c>)
 8001bbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bc2:	4b08      	ldr	r3, [pc, #32]	@ (8001be4 <HAL_MspInit+0x4c>)
 8001bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bca:	603b      	str	r3, [r7, #0]
 8001bcc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001bce:	2200      	movs	r2, #0
 8001bd0:	210f      	movs	r1, #15
 8001bd2:	f06f 0001 	mvn.w	r0, #1
 8001bd6:	f000 fb63 	bl	80022a0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bda:	bf00      	nop
 8001bdc:	3708      	adds	r7, #8
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40021000 	.word	0x40021000

08001be8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b08e      	sub	sp, #56	@ 0x38
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001bf6:	4b34      	ldr	r3, [pc, #208]	@ (8001cc8 <HAL_InitTick+0xe0>)
 8001bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bfa:	4a33      	ldr	r2, [pc, #204]	@ (8001cc8 <HAL_InitTick+0xe0>)
 8001bfc:	f043 0310 	orr.w	r3, r3, #16
 8001c00:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c02:	4b31      	ldr	r3, [pc, #196]	@ (8001cc8 <HAL_InitTick+0xe0>)
 8001c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c06:	f003 0310 	and.w	r3, r3, #16
 8001c0a:	60fb      	str	r3, [r7, #12]
 8001c0c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c0e:	f107 0210 	add.w	r2, r7, #16
 8001c12:	f107 0314 	add.w	r3, r7, #20
 8001c16:	4611      	mov	r1, r2
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f002 fb8f 	bl	800433c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001c1e:	6a3b      	ldr	r3, [r7, #32]
 8001c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001c22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d103      	bne.n	8001c30 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c28:	f002 fb5c 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 8001c2c:	6378      	str	r0, [r7, #52]	@ 0x34
 8001c2e:	e004      	b.n	8001c3a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001c30:	f002 fb58 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 8001c34:	4603      	mov	r3, r0
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c3c:	4a23      	ldr	r2, [pc, #140]	@ (8001ccc <HAL_InitTick+0xe4>)
 8001c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c42:	0c9b      	lsrs	r3, r3, #18
 8001c44:	3b01      	subs	r3, #1
 8001c46:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001c48:	4b21      	ldr	r3, [pc, #132]	@ (8001cd0 <HAL_InitTick+0xe8>)
 8001c4a:	4a22      	ldr	r2, [pc, #136]	@ (8001cd4 <HAL_InitTick+0xec>)
 8001c4c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001c4e:	4b20      	ldr	r3, [pc, #128]	@ (8001cd0 <HAL_InitTick+0xe8>)
 8001c50:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c54:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001c56:	4a1e      	ldr	r2, [pc, #120]	@ (8001cd0 <HAL_InitTick+0xe8>)
 8001c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c5a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001c5c:	4b1c      	ldr	r3, [pc, #112]	@ (8001cd0 <HAL_InitTick+0xe8>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c62:	4b1b      	ldr	r3, [pc, #108]	@ (8001cd0 <HAL_InitTick+0xe8>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c68:	4b19      	ldr	r3, [pc, #100]	@ (8001cd0 <HAL_InitTick+0xe8>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001c6e:	4818      	ldr	r0, [pc, #96]	@ (8001cd0 <HAL_InitTick+0xe8>)
 8001c70:	f005 fc22 	bl	80074b8 <HAL_TIM_Base_Init>
 8001c74:	4603      	mov	r3, r0
 8001c76:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001c7a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d11b      	bne.n	8001cba <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001c82:	4813      	ldr	r0, [pc, #76]	@ (8001cd0 <HAL_InitTick+0xe8>)
 8001c84:	f005 fc7a 	bl	800757c <HAL_TIM_Base_Start_IT>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001c8e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d111      	bne.n	8001cba <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001c96:	2036      	movs	r0, #54	@ 0x36
 8001c98:	f000 fb1e 	bl	80022d8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2b0f      	cmp	r3, #15
 8001ca0:	d808      	bhi.n	8001cb4 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	6879      	ldr	r1, [r7, #4]
 8001ca6:	2036      	movs	r0, #54	@ 0x36
 8001ca8:	f000 fafa 	bl	80022a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cac:	4a0a      	ldr	r2, [pc, #40]	@ (8001cd8 <HAL_InitTick+0xf0>)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6013      	str	r3, [r2, #0]
 8001cb2:	e002      	b.n	8001cba <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001cba:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3738      	adds	r7, #56	@ 0x38
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40021000 	.word	0x40021000
 8001ccc:	431bde83 	.word	0x431bde83
 8001cd0:	20000dac 	.word	0x20000dac
 8001cd4:	40001000 	.word	0x40001000
 8001cd8:	20000004 	.word	0x20000004

08001cdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ce0:	bf00      	nop
 8001ce2:	e7fd      	b.n	8001ce0 <NMI_Handler+0x4>

08001ce4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ce8:	bf00      	nop
 8001cea:	e7fd      	b.n	8001ce8 <HardFault_Handler+0x4>

08001cec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cf0:	bf00      	nop
 8001cf2:	e7fd      	b.n	8001cf0 <MemManage_Handler+0x4>

08001cf4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cf8:	bf00      	nop
 8001cfa:	e7fd      	b.n	8001cf8 <BusFault_Handler+0x4>

08001cfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d00:	bf00      	nop
 8001d02:	e7fd      	b.n	8001d00 <UsageFault_Handler+0x4>

08001d04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d08:	bf00      	nop
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
	...

08001d14 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8001d18:	4802      	ldr	r0, [pc, #8]	@ (8001d24 <DMA1_Channel6_IRQHandler+0x10>)
 8001d1a:	f000 fc82 	bl	8002622 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	20000cb4 	.word	0x20000cb4

08001d28 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8001d2c:	4802      	ldr	r0, [pc, #8]	@ (8001d38 <DMA1_Channel7_IRQHandler+0x10>)
 8001d2e:	f000 fc78 	bl	8002622 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001d32:	bf00      	nop
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	20000cfc 	.word	0x20000cfc

08001d3c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d40:	4802      	ldr	r0, [pc, #8]	@ (8001d4c <USART2_IRQHandler+0x10>)
 8001d42:	f005 ffa3 	bl	8007c8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d46:	bf00      	nop
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	20000dfc 	.word	0x20000dfc

08001d50 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001d54:	4802      	ldr	r0, [pc, #8]	@ (8001d60 <TIM6_DAC_IRQHandler+0x10>)
 8001d56:	f005 fc81 	bl	800765c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001d5a:	bf00      	nop
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	20000dac 	.word	0x20000dac

08001d64 <SAI2_IRQHandler>:

/**
  * @brief This function handles SAI2 global interrupt.
  */
void SAI2_IRQHandler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI2_IRQn 0 */

  /* USER CODE END SAI2_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA2);
 8001d68:	4803      	ldr	r0, [pc, #12]	@ (8001d78 <SAI2_IRQHandler+0x14>)
 8001d6a:	f004 f9db 	bl	8006124 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB2);
 8001d6e:	4803      	ldr	r0, [pc, #12]	@ (8001d7c <SAI2_IRQHandler+0x18>)
 8001d70:	f004 f9d8 	bl	8006124 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI2_IRQn 1 */

  /* USER CODE END SAI2_IRQn 1 */
}
 8001d74:	bf00      	nop
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	20000bac 	.word	0x20000bac
 8001d7c:	20000c30 	.word	0x20000c30

08001d80 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	60b9      	str	r1, [r7, #8]
 8001d8a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	617b      	str	r3, [r7, #20]
 8001d90:	e00a      	b.n	8001da8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d92:	f3af 8000 	nop.w
 8001d96:	4601      	mov	r1, r0
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	1c5a      	adds	r2, r3, #1
 8001d9c:	60ba      	str	r2, [r7, #8]
 8001d9e:	b2ca      	uxtb	r2, r1
 8001da0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	3301      	adds	r3, #1
 8001da6:	617b      	str	r3, [r7, #20]
 8001da8:	697a      	ldr	r2, [r7, #20]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	dbf0      	blt.n	8001d92 <_read+0x12>
  }

  return len;
 8001db0:	687b      	ldr	r3, [r7, #4]
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3718      	adds	r7, #24
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}

08001dba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dba:	b580      	push	{r7, lr}
 8001dbc:	b086      	sub	sp, #24
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	60f8      	str	r0, [r7, #12]
 8001dc2:	60b9      	str	r1, [r7, #8]
 8001dc4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	617b      	str	r3, [r7, #20]
 8001dca:	e009      	b.n	8001de0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	1c5a      	adds	r2, r3, #1
 8001dd0:	60ba      	str	r2, [r7, #8]
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7fe fff7 	bl	8000dc8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	617b      	str	r3, [r7, #20]
 8001de0:	697a      	ldr	r2, [r7, #20]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	dbf1      	blt.n	8001dcc <_write+0x12>
  }
  return len;
 8001de8:	687b      	ldr	r3, [r7, #4]
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3718      	adds	r7, #24
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <_close>:

int _close(int file)
{
 8001df2:	b480      	push	{r7}
 8001df4:	b083      	sub	sp, #12
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dfa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr

08001e0a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	b083      	sub	sp, #12
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
 8001e12:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e1a:	605a      	str	r2, [r3, #4]
  return 0;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr

08001e2a <_isatty>:

int _isatty(int file)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	b083      	sub	sp, #12
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e32:	2301      	movs	r3, #1
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b085      	sub	sp, #20
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e4c:	2300      	movs	r3, #0
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3714      	adds	r7, #20
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
	...

08001e5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e64:	4a14      	ldr	r2, [pc, #80]	@ (8001eb8 <_sbrk+0x5c>)
 8001e66:	4b15      	ldr	r3, [pc, #84]	@ (8001ebc <_sbrk+0x60>)
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e70:	4b13      	ldr	r3, [pc, #76]	@ (8001ec0 <_sbrk+0x64>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d102      	bne.n	8001e7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e78:	4b11      	ldr	r3, [pc, #68]	@ (8001ec0 <_sbrk+0x64>)
 8001e7a:	4a12      	ldr	r2, [pc, #72]	@ (8001ec4 <_sbrk+0x68>)
 8001e7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e7e:	4b10      	ldr	r3, [pc, #64]	@ (8001ec0 <_sbrk+0x64>)
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4413      	add	r3, r2
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d207      	bcs.n	8001e9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e8c:	f009 fd38 	bl	800b900 <__errno>
 8001e90:	4603      	mov	r3, r0
 8001e92:	220c      	movs	r2, #12
 8001e94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e96:	f04f 33ff 	mov.w	r3, #4294967295
 8001e9a:	e009      	b.n	8001eb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e9c:	4b08      	ldr	r3, [pc, #32]	@ (8001ec0 <_sbrk+0x64>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ea2:	4b07      	ldr	r3, [pc, #28]	@ (8001ec0 <_sbrk+0x64>)
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4413      	add	r3, r2
 8001eaa:	4a05      	ldr	r2, [pc, #20]	@ (8001ec0 <_sbrk+0x64>)
 8001eac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001eae:	68fb      	ldr	r3, [r7, #12]
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3718      	adds	r7, #24
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	20018000 	.word	0x20018000
 8001ebc:	00000400 	.word	0x00000400
 8001ec0:	20000df8 	.word	0x20000df8
 8001ec4:	20005f48 	.word	0x20005f48

08001ec8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001ecc:	4b06      	ldr	r3, [pc, #24]	@ (8001ee8 <SystemInit+0x20>)
 8001ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ed2:	4a05      	ldr	r2, [pc, #20]	@ (8001ee8 <SystemInit+0x20>)
 8001ed4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ed8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001edc:	bf00      	nop
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	e000ed00 	.word	0xe000ed00

08001eec <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ef0:	4b14      	ldr	r3, [pc, #80]	@ (8001f44 <MX_USART2_UART_Init+0x58>)
 8001ef2:	4a15      	ldr	r2, [pc, #84]	@ (8001f48 <MX_USART2_UART_Init+0x5c>)
 8001ef4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ef6:	4b13      	ldr	r3, [pc, #76]	@ (8001f44 <MX_USART2_UART_Init+0x58>)
 8001ef8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001efc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001efe:	4b11      	ldr	r3, [pc, #68]	@ (8001f44 <MX_USART2_UART_Init+0x58>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f04:	4b0f      	ldr	r3, [pc, #60]	@ (8001f44 <MX_USART2_UART_Init+0x58>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f44 <MX_USART2_UART_Init+0x58>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f10:	4b0c      	ldr	r3, [pc, #48]	@ (8001f44 <MX_USART2_UART_Init+0x58>)
 8001f12:	220c      	movs	r2, #12
 8001f14:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f16:	4b0b      	ldr	r3, [pc, #44]	@ (8001f44 <MX_USART2_UART_Init+0x58>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f1c:	4b09      	ldr	r3, [pc, #36]	@ (8001f44 <MX_USART2_UART_Init+0x58>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f22:	4b08      	ldr	r3, [pc, #32]	@ (8001f44 <MX_USART2_UART_Init+0x58>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f28:	4b06      	ldr	r3, [pc, #24]	@ (8001f44 <MX_USART2_UART_Init+0x58>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f2e:	4805      	ldr	r0, [pc, #20]	@ (8001f44 <MX_USART2_UART_Init+0x58>)
 8001f30:	f005 fd88 	bl	8007a44 <HAL_UART_Init>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001f3a:	f7ff f90b 	bl	8001154 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f3e:	bf00      	nop
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	20000dfc 	.word	0x20000dfc
 8001f48:	40004400 	.word	0x40004400

08001f4c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b0ac      	sub	sp, #176	@ 0xb0
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f54:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	605a      	str	r2, [r3, #4]
 8001f5e:	609a      	str	r2, [r3, #8]
 8001f60:	60da      	str	r2, [r3, #12]
 8001f62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f64:	f107 0314 	add.w	r3, r7, #20
 8001f68:	2288      	movs	r2, #136	@ 0x88
 8001f6a:	2100      	movs	r1, #0
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f009 fc1b 	bl	800b7a8 <memset>
  if(uartHandle->Instance==USART2)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a25      	ldr	r2, [pc, #148]	@ (800200c <HAL_UART_MspInit+0xc0>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d143      	bne.n	8002004 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001f80:	2300      	movs	r3, #0
 8001f82:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f84:	f107 0314 	add.w	r3, r7, #20
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f002 fa69 	bl	8004460 <HAL_RCCEx_PeriphCLKConfig>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d001      	beq.n	8001f98 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001f94:	f7ff f8de 	bl	8001154 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f98:	4b1d      	ldr	r3, [pc, #116]	@ (8002010 <HAL_UART_MspInit+0xc4>)
 8001f9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f9c:	4a1c      	ldr	r2, [pc, #112]	@ (8002010 <HAL_UART_MspInit+0xc4>)
 8001f9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fa2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fa4:	4b1a      	ldr	r3, [pc, #104]	@ (8002010 <HAL_UART_MspInit+0xc4>)
 8001fa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fac:	613b      	str	r3, [r7, #16]
 8001fae:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fb0:	4b17      	ldr	r3, [pc, #92]	@ (8002010 <HAL_UART_MspInit+0xc4>)
 8001fb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fb4:	4a16      	ldr	r2, [pc, #88]	@ (8002010 <HAL_UART_MspInit+0xc4>)
 8001fb6:	f043 0301 	orr.w	r3, r3, #1
 8001fba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fbc:	4b14      	ldr	r3, [pc, #80]	@ (8002010 <HAL_UART_MspInit+0xc4>)
 8001fbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fc0:	f003 0301 	and.w	r3, r3, #1
 8001fc4:	60fb      	str	r3, [r7, #12]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001fc8:	230c      	movs	r3, #12
 8001fca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fce:	2302      	movs	r3, #2
 8001fd0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001fe0:	2307      	movs	r3, #7
 8001fe2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001fea:	4619      	mov	r1, r3
 8001fec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ff0:	f000 fbf6 	bl	80027e0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	2105      	movs	r1, #5
 8001ff8:	2026      	movs	r0, #38	@ 0x26
 8001ffa:	f000 f951 	bl	80022a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ffe:	2026      	movs	r0, #38	@ 0x26
 8002000:	f000 f96a 	bl	80022d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002004:	bf00      	nop
 8002006:	37b0      	adds	r7, #176	@ 0xb0
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40004400 	.word	0x40004400
 8002010:	40021000 	.word	0x40021000

08002014 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002014:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800204c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002018:	f7ff ff56 	bl	8001ec8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800201c:	480c      	ldr	r0, [pc, #48]	@ (8002050 <LoopForever+0x6>)
  ldr r1, =_edata
 800201e:	490d      	ldr	r1, [pc, #52]	@ (8002054 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002020:	4a0d      	ldr	r2, [pc, #52]	@ (8002058 <LoopForever+0xe>)
  movs r3, #0
 8002022:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002024:	e002      	b.n	800202c <LoopCopyDataInit>

08002026 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002026:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002028:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800202a:	3304      	adds	r3, #4

0800202c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800202c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800202e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002030:	d3f9      	bcc.n	8002026 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002032:	4a0a      	ldr	r2, [pc, #40]	@ (800205c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002034:	4c0a      	ldr	r4, [pc, #40]	@ (8002060 <LoopForever+0x16>)
  movs r3, #0
 8002036:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002038:	e001      	b.n	800203e <LoopFillZerobss>

0800203a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800203a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800203c:	3204      	adds	r2, #4

0800203e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800203e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002040:	d3fb      	bcc.n	800203a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002042:	f009 fc63 	bl	800b90c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002046:	f7fe ff2d 	bl	8000ea4 <main>

0800204a <LoopForever>:

LoopForever:
    b LoopForever
 800204a:	e7fe      	b.n	800204a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800204c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002050:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002054:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002058:	0800cd98 	.word	0x0800cd98
  ldr r2, =_sbss
 800205c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002060:	20005f48 	.word	0x20005f48

08002064 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002064:	e7fe      	b.n	8002064 <ADC1_2_IRQHandler>
	...

08002068 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800206e:	2300      	movs	r3, #0
 8002070:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002072:	4b0c      	ldr	r3, [pc, #48]	@ (80020a4 <HAL_Init+0x3c>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a0b      	ldr	r2, [pc, #44]	@ (80020a4 <HAL_Init+0x3c>)
 8002078:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800207c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800207e:	2003      	movs	r0, #3
 8002080:	f000 f903 	bl	800228a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002084:	200f      	movs	r0, #15
 8002086:	f7ff fdaf 	bl	8001be8 <HAL_InitTick>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d002      	beq.n	8002096 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	71fb      	strb	r3, [r7, #7]
 8002094:	e001      	b.n	800209a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002096:	f7ff fd7f 	bl	8001b98 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800209a:	79fb      	ldrb	r3, [r7, #7]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	40022000 	.word	0x40022000

080020a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80020ac:	4b06      	ldr	r3, [pc, #24]	@ (80020c8 <HAL_IncTick+0x20>)
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	461a      	mov	r2, r3
 80020b2:	4b06      	ldr	r3, [pc, #24]	@ (80020cc <HAL_IncTick+0x24>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4413      	add	r3, r2
 80020b8:	4a04      	ldr	r2, [pc, #16]	@ (80020cc <HAL_IncTick+0x24>)
 80020ba:	6013      	str	r3, [r2, #0]
}
 80020bc:	bf00      	nop
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	20000008 	.word	0x20000008
 80020cc:	20000e84 	.word	0x20000e84

080020d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  return uwTick;
 80020d4:	4b03      	ldr	r3, [pc, #12]	@ (80020e4 <HAL_GetTick+0x14>)
 80020d6:	681b      	ldr	r3, [r3, #0]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	20000e84 	.word	0x20000e84

080020e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020f0:	f7ff ffee 	bl	80020d0 <HAL_GetTick>
 80020f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002100:	d005      	beq.n	800210e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002102:	4b0a      	ldr	r3, [pc, #40]	@ (800212c <HAL_Delay+0x44>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	461a      	mov	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	4413      	add	r3, r2
 800210c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800210e:	bf00      	nop
 8002110:	f7ff ffde 	bl	80020d0 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	429a      	cmp	r2, r3
 800211e:	d8f7      	bhi.n	8002110 <HAL_Delay+0x28>
  {
  }
}
 8002120:	bf00      	nop
 8002122:	bf00      	nop
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	20000008 	.word	0x20000008

08002130 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f003 0307 	and.w	r3, r3, #7
 800213e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002140:	4b0c      	ldr	r3, [pc, #48]	@ (8002174 <__NVIC_SetPriorityGrouping+0x44>)
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002146:	68ba      	ldr	r2, [r7, #8]
 8002148:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800214c:	4013      	ands	r3, r2
 800214e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002158:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800215c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002160:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002162:	4a04      	ldr	r2, [pc, #16]	@ (8002174 <__NVIC_SetPriorityGrouping+0x44>)
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	60d3      	str	r3, [r2, #12]
}
 8002168:	bf00      	nop
 800216a:	3714      	adds	r7, #20
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	e000ed00 	.word	0xe000ed00

08002178 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800217c:	4b04      	ldr	r3, [pc, #16]	@ (8002190 <__NVIC_GetPriorityGrouping+0x18>)
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	0a1b      	lsrs	r3, r3, #8
 8002182:	f003 0307 	and.w	r3, r3, #7
}
 8002186:	4618      	mov	r0, r3
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr
 8002190:	e000ed00 	.word	0xe000ed00

08002194 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	4603      	mov	r3, r0
 800219c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800219e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	db0b      	blt.n	80021be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021a6:	79fb      	ldrb	r3, [r7, #7]
 80021a8:	f003 021f 	and.w	r2, r3, #31
 80021ac:	4907      	ldr	r1, [pc, #28]	@ (80021cc <__NVIC_EnableIRQ+0x38>)
 80021ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021b2:	095b      	lsrs	r3, r3, #5
 80021b4:	2001      	movs	r0, #1
 80021b6:	fa00 f202 	lsl.w	r2, r0, r2
 80021ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80021be:	bf00      	nop
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	e000e100 	.word	0xe000e100

080021d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	4603      	mov	r3, r0
 80021d8:	6039      	str	r1, [r7, #0]
 80021da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	db0a      	blt.n	80021fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	b2da      	uxtb	r2, r3
 80021e8:	490c      	ldr	r1, [pc, #48]	@ (800221c <__NVIC_SetPriority+0x4c>)
 80021ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ee:	0112      	lsls	r2, r2, #4
 80021f0:	b2d2      	uxtb	r2, r2
 80021f2:	440b      	add	r3, r1
 80021f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021f8:	e00a      	b.n	8002210 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	b2da      	uxtb	r2, r3
 80021fe:	4908      	ldr	r1, [pc, #32]	@ (8002220 <__NVIC_SetPriority+0x50>)
 8002200:	79fb      	ldrb	r3, [r7, #7]
 8002202:	f003 030f 	and.w	r3, r3, #15
 8002206:	3b04      	subs	r3, #4
 8002208:	0112      	lsls	r2, r2, #4
 800220a:	b2d2      	uxtb	r2, r2
 800220c:	440b      	add	r3, r1
 800220e:	761a      	strb	r2, [r3, #24]
}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr
 800221c:	e000e100 	.word	0xe000e100
 8002220:	e000ed00 	.word	0xe000ed00

08002224 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002224:	b480      	push	{r7}
 8002226:	b089      	sub	sp, #36	@ 0x24
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f003 0307 	and.w	r3, r3, #7
 8002236:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	f1c3 0307 	rsb	r3, r3, #7
 800223e:	2b04      	cmp	r3, #4
 8002240:	bf28      	it	cs
 8002242:	2304      	movcs	r3, #4
 8002244:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	3304      	adds	r3, #4
 800224a:	2b06      	cmp	r3, #6
 800224c:	d902      	bls.n	8002254 <NVIC_EncodePriority+0x30>
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	3b03      	subs	r3, #3
 8002252:	e000      	b.n	8002256 <NVIC_EncodePriority+0x32>
 8002254:	2300      	movs	r3, #0
 8002256:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002258:	f04f 32ff 	mov.w	r2, #4294967295
 800225c:	69bb      	ldr	r3, [r7, #24]
 800225e:	fa02 f303 	lsl.w	r3, r2, r3
 8002262:	43da      	mvns	r2, r3
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	401a      	ands	r2, r3
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800226c:	f04f 31ff 	mov.w	r1, #4294967295
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	fa01 f303 	lsl.w	r3, r1, r3
 8002276:	43d9      	mvns	r1, r3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800227c:	4313      	orrs	r3, r2
         );
}
 800227e:	4618      	mov	r0, r3
 8002280:	3724      	adds	r7, #36	@ 0x24
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	b082      	sub	sp, #8
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f7ff ff4c 	bl	8002130 <__NVIC_SetPriorityGrouping>
}
 8002298:	bf00      	nop
 800229a:	3708      	adds	r7, #8
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	4603      	mov	r3, r0
 80022a8:	60b9      	str	r1, [r7, #8]
 80022aa:	607a      	str	r2, [r7, #4]
 80022ac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80022ae:	2300      	movs	r3, #0
 80022b0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80022b2:	f7ff ff61 	bl	8002178 <__NVIC_GetPriorityGrouping>
 80022b6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	68b9      	ldr	r1, [r7, #8]
 80022bc:	6978      	ldr	r0, [r7, #20]
 80022be:	f7ff ffb1 	bl	8002224 <NVIC_EncodePriority>
 80022c2:	4602      	mov	r2, r0
 80022c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022c8:	4611      	mov	r1, r2
 80022ca:	4618      	mov	r0, r3
 80022cc:	f7ff ff80 	bl	80021d0 <__NVIC_SetPriority>
}
 80022d0:	bf00      	nop
 80022d2:	3718      	adds	r7, #24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7ff ff54 	bl	8002194 <__NVIC_EnableIRQ>
}
 80022ec:	bf00      	nop
 80022ee:	3708      	adds	r7, #8
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d101      	bne.n	8002306 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e098      	b.n	8002438 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	461a      	mov	r2, r3
 800230c:	4b4d      	ldr	r3, [pc, #308]	@ (8002444 <HAL_DMA_Init+0x150>)
 800230e:	429a      	cmp	r2, r3
 8002310:	d80f      	bhi.n	8002332 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	461a      	mov	r2, r3
 8002318:	4b4b      	ldr	r3, [pc, #300]	@ (8002448 <HAL_DMA_Init+0x154>)
 800231a:	4413      	add	r3, r2
 800231c:	4a4b      	ldr	r2, [pc, #300]	@ (800244c <HAL_DMA_Init+0x158>)
 800231e:	fba2 2303 	umull	r2, r3, r2, r3
 8002322:	091b      	lsrs	r3, r3, #4
 8002324:	009a      	lsls	r2, r3, #2
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a48      	ldr	r2, [pc, #288]	@ (8002450 <HAL_DMA_Init+0x15c>)
 800232e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002330:	e00e      	b.n	8002350 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	461a      	mov	r2, r3
 8002338:	4b46      	ldr	r3, [pc, #280]	@ (8002454 <HAL_DMA_Init+0x160>)
 800233a:	4413      	add	r3, r2
 800233c:	4a43      	ldr	r2, [pc, #268]	@ (800244c <HAL_DMA_Init+0x158>)
 800233e:	fba2 2303 	umull	r2, r3, r2, r3
 8002342:	091b      	lsrs	r3, r3, #4
 8002344:	009a      	lsls	r2, r3, #2
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a42      	ldr	r2, [pc, #264]	@ (8002458 <HAL_DMA_Init+0x164>)
 800234e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2202      	movs	r2, #2
 8002354:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002366:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800236a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002374:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002380:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	699b      	ldr	r3, [r3, #24]
 8002386:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800238c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6a1b      	ldr	r3, [r3, #32]
 8002392:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002394:	68fa      	ldr	r2, [r7, #12]
 8002396:	4313      	orrs	r3, r2
 8002398:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	68fa      	ldr	r2, [r7, #12]
 80023a0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80023aa:	d039      	beq.n	8002420 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b0:	4a27      	ldr	r2, [pc, #156]	@ (8002450 <HAL_DMA_Init+0x15c>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d11a      	bne.n	80023ec <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80023b6:	4b29      	ldr	r3, [pc, #164]	@ (800245c <HAL_DMA_Init+0x168>)
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023be:	f003 031c 	and.w	r3, r3, #28
 80023c2:	210f      	movs	r1, #15
 80023c4:	fa01 f303 	lsl.w	r3, r1, r3
 80023c8:	43db      	mvns	r3, r3
 80023ca:	4924      	ldr	r1, [pc, #144]	@ (800245c <HAL_DMA_Init+0x168>)
 80023cc:	4013      	ands	r3, r2
 80023ce:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80023d0:	4b22      	ldr	r3, [pc, #136]	@ (800245c <HAL_DMA_Init+0x168>)
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6859      	ldr	r1, [r3, #4]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023dc:	f003 031c 	and.w	r3, r3, #28
 80023e0:	fa01 f303 	lsl.w	r3, r1, r3
 80023e4:	491d      	ldr	r1, [pc, #116]	@ (800245c <HAL_DMA_Init+0x168>)
 80023e6:	4313      	orrs	r3, r2
 80023e8:	600b      	str	r3, [r1, #0]
 80023ea:	e019      	b.n	8002420 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80023ec:	4b1c      	ldr	r3, [pc, #112]	@ (8002460 <HAL_DMA_Init+0x16c>)
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f4:	f003 031c 	and.w	r3, r3, #28
 80023f8:	210f      	movs	r1, #15
 80023fa:	fa01 f303 	lsl.w	r3, r1, r3
 80023fe:	43db      	mvns	r3, r3
 8002400:	4917      	ldr	r1, [pc, #92]	@ (8002460 <HAL_DMA_Init+0x16c>)
 8002402:	4013      	ands	r3, r2
 8002404:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002406:	4b16      	ldr	r3, [pc, #88]	@ (8002460 <HAL_DMA_Init+0x16c>)
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6859      	ldr	r1, [r3, #4]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002412:	f003 031c 	and.w	r3, r3, #28
 8002416:	fa01 f303 	lsl.w	r3, r1, r3
 800241a:	4911      	ldr	r1, [pc, #68]	@ (8002460 <HAL_DMA_Init+0x16c>)
 800241c:	4313      	orrs	r3, r2
 800241e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2201      	movs	r2, #1
 800242a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2200      	movs	r2, #0
 8002432:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002436:	2300      	movs	r3, #0
}
 8002438:	4618      	mov	r0, r3
 800243a:	3714      	adds	r7, #20
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr
 8002444:	40020407 	.word	0x40020407
 8002448:	bffdfff8 	.word	0xbffdfff8
 800244c:	cccccccd 	.word	0xcccccccd
 8002450:	40020000 	.word	0x40020000
 8002454:	bffdfbf8 	.word	0xbffdfbf8
 8002458:	40020400 	.word	0x40020400
 800245c:	400200a8 	.word	0x400200a8
 8002460:	400204a8 	.word	0x400204a8

08002464 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b086      	sub	sp, #24
 8002468:	af00      	add	r7, sp, #0
 800246a:	60f8      	str	r0, [r7, #12]
 800246c:	60b9      	str	r1, [r7, #8]
 800246e:	607a      	str	r2, [r7, #4]
 8002470:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002472:	2300      	movs	r3, #0
 8002474:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800247c:	2b01      	cmp	r3, #1
 800247e:	d101      	bne.n	8002484 <HAL_DMA_Start_IT+0x20>
 8002480:	2302      	movs	r3, #2
 8002482:	e04b      	b.n	800251c <HAL_DMA_Start_IT+0xb8>
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2201      	movs	r2, #1
 8002488:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002492:	b2db      	uxtb	r3, r3
 8002494:	2b01      	cmp	r3, #1
 8002496:	d13a      	bne.n	800250e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2202      	movs	r2, #2
 800249c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2200      	movs	r2, #0
 80024a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f022 0201 	bic.w	r2, r2, #1
 80024b4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	68b9      	ldr	r1, [r7, #8]
 80024bc:	68f8      	ldr	r0, [r7, #12]
 80024be:	f000 f95f 	bl	8002780 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d008      	beq.n	80024dc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f042 020e 	orr.w	r2, r2, #14
 80024d8:	601a      	str	r2, [r3, #0]
 80024da:	e00f      	b.n	80024fc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f022 0204 	bic.w	r2, r2, #4
 80024ea:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f042 020a 	orr.w	r2, r2, #10
 80024fa:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f042 0201 	orr.w	r2, r2, #1
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	e005      	b.n	800251a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2200      	movs	r2, #0
 8002512:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002516:	2302      	movs	r3, #2
 8002518:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800251a:	7dfb      	ldrb	r3, [r7, #23]
}
 800251c:	4618      	mov	r0, r3
 800251e:	3718      	adds	r7, #24
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002524:	b480      	push	{r7}
 8002526:	b085      	sub	sp, #20
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800252c:	2300      	movs	r3, #0
 800252e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002536:	b2db      	uxtb	r3, r3
 8002538:	2b02      	cmp	r3, #2
 800253a:	d008      	beq.n	800254e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2204      	movs	r2, #4
 8002540:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e022      	b.n	8002594 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f022 020e 	bic.w	r2, r2, #14
 800255c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f022 0201 	bic.w	r2, r2, #1
 800256c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002572:	f003 021c 	and.w	r2, r3, #28
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257a:	2101      	movs	r1, #1
 800257c:	fa01 f202 	lsl.w	r2, r1, r2
 8002580:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2201      	movs	r2, #1
 8002586:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2200      	movs	r2, #0
 800258e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002592:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002594:	4618      	mov	r0, r3
 8002596:	3714      	adds	r7, #20
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025a8:	2300      	movs	r3, #0
 80025aa:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d005      	beq.n	80025c4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2204      	movs	r2, #4
 80025bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	73fb      	strb	r3, [r7, #15]
 80025c2:	e029      	b.n	8002618 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f022 020e 	bic.w	r2, r2, #14
 80025d2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f022 0201 	bic.w	r2, r2, #1
 80025e2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e8:	f003 021c 	and.w	r2, r3, #28
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f0:	2101      	movs	r1, #1
 80025f2:	fa01 f202 	lsl.w	r2, r1, r2
 80025f6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800260c:	2b00      	cmp	r3, #0
 800260e:	d003      	beq.n	8002618 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	4798      	blx	r3
    }
  }
  return status;
 8002618:	7bfb      	ldrb	r3, [r7, #15]
}
 800261a:	4618      	mov	r0, r3
 800261c:	3710      	adds	r7, #16
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}

08002622 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002622:	b580      	push	{r7, lr}
 8002624:	b084      	sub	sp, #16
 8002626:	af00      	add	r7, sp, #0
 8002628:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800263e:	f003 031c 	and.w	r3, r3, #28
 8002642:	2204      	movs	r2, #4
 8002644:	409a      	lsls	r2, r3
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	4013      	ands	r3, r2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d026      	beq.n	800269c <HAL_DMA_IRQHandler+0x7a>
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	f003 0304 	and.w	r3, r3, #4
 8002654:	2b00      	cmp	r3, #0
 8002656:	d021      	beq.n	800269c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0320 	and.w	r3, r3, #32
 8002662:	2b00      	cmp	r3, #0
 8002664:	d107      	bne.n	8002676 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f022 0204 	bic.w	r2, r2, #4
 8002674:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800267a:	f003 021c 	and.w	r2, r3, #28
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002682:	2104      	movs	r1, #4
 8002684:	fa01 f202 	lsl.w	r2, r1, r2
 8002688:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268e:	2b00      	cmp	r3, #0
 8002690:	d071      	beq.n	8002776 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800269a:	e06c      	b.n	8002776 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a0:	f003 031c 	and.w	r3, r3, #28
 80026a4:	2202      	movs	r2, #2
 80026a6:	409a      	lsls	r2, r3
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	4013      	ands	r3, r2
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d02e      	beq.n	800270e <HAL_DMA_IRQHandler+0xec>
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	f003 0302 	and.w	r3, r3, #2
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d029      	beq.n	800270e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0320 	and.w	r3, r3, #32
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d10b      	bne.n	80026e0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f022 020a 	bic.w	r2, r2, #10
 80026d6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e4:	f003 021c 	and.w	r2, r3, #28
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ec:	2102      	movs	r1, #2
 80026ee:	fa01 f202 	lsl.w	r2, r1, r2
 80026f2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2200      	movs	r2, #0
 80026f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002700:	2b00      	cmp	r3, #0
 8002702:	d038      	beq.n	8002776 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800270c:	e033      	b.n	8002776 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002712:	f003 031c 	and.w	r3, r3, #28
 8002716:	2208      	movs	r2, #8
 8002718:	409a      	lsls	r2, r3
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	4013      	ands	r3, r2
 800271e:	2b00      	cmp	r3, #0
 8002720:	d02a      	beq.n	8002778 <HAL_DMA_IRQHandler+0x156>
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	f003 0308 	and.w	r3, r3, #8
 8002728:	2b00      	cmp	r3, #0
 800272a:	d025      	beq.n	8002778 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 020e 	bic.w	r2, r2, #14
 800273a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002740:	f003 021c 	and.w	r2, r3, #28
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002748:	2101      	movs	r1, #1
 800274a:	fa01 f202 	lsl.w	r2, r1, r2
 800274e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2201      	movs	r2, #1
 800275a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800276a:	2b00      	cmp	r3, #0
 800276c:	d004      	beq.n	8002778 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002776:	bf00      	nop
 8002778:	bf00      	nop
}
 800277a:	3710      	adds	r7, #16
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
 800278c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002792:	f003 021c 	and.w	r2, r3, #28
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279a:	2101      	movs	r1, #1
 800279c:	fa01 f202 	lsl.w	r2, r1, r2
 80027a0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	683a      	ldr	r2, [r7, #0]
 80027a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	2b10      	cmp	r3, #16
 80027b0:	d108      	bne.n	80027c4 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80027c2:	e007      	b.n	80027d4 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	68ba      	ldr	r2, [r7, #8]
 80027ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	60da      	str	r2, [r3, #12]
}
 80027d4:	bf00      	nop
 80027d6:	3714      	adds	r7, #20
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b087      	sub	sp, #28
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
 80027e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027ea:	2300      	movs	r3, #0
 80027ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027ee:	e17f      	b.n	8002af0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	2101      	movs	r1, #1
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	fa01 f303 	lsl.w	r3, r1, r3
 80027fc:	4013      	ands	r3, r2
 80027fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	2b00      	cmp	r3, #0
 8002804:	f000 8171 	beq.w	8002aea <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f003 0303 	and.w	r3, r3, #3
 8002810:	2b01      	cmp	r3, #1
 8002812:	d005      	beq.n	8002820 <HAL_GPIO_Init+0x40>
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f003 0303 	and.w	r3, r3, #3
 800281c:	2b02      	cmp	r3, #2
 800281e:	d130      	bne.n	8002882 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	2203      	movs	r2, #3
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	43db      	mvns	r3, r3
 8002832:	693a      	ldr	r2, [r7, #16]
 8002834:	4013      	ands	r3, r2
 8002836:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	68da      	ldr	r2, [r3, #12]
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	005b      	lsls	r3, r3, #1
 8002840:	fa02 f303 	lsl.w	r3, r2, r3
 8002844:	693a      	ldr	r2, [r7, #16]
 8002846:	4313      	orrs	r3, r2
 8002848:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	693a      	ldr	r2, [r7, #16]
 800284e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002856:	2201      	movs	r2, #1
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	fa02 f303 	lsl.w	r3, r2, r3
 800285e:	43db      	mvns	r3, r3
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	4013      	ands	r3, r2
 8002864:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	091b      	lsrs	r3, r3, #4
 800286c:	f003 0201 	and.w	r2, r3, #1
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	fa02 f303 	lsl.w	r3, r2, r3
 8002876:	693a      	ldr	r2, [r7, #16]
 8002878:	4313      	orrs	r3, r2
 800287a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	693a      	ldr	r2, [r7, #16]
 8002880:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f003 0303 	and.w	r3, r3, #3
 800288a:	2b03      	cmp	r3, #3
 800288c:	d118      	bne.n	80028c0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002892:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002894:	2201      	movs	r2, #1
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	fa02 f303 	lsl.w	r3, r2, r3
 800289c:	43db      	mvns	r3, r3
 800289e:	693a      	ldr	r2, [r7, #16]
 80028a0:	4013      	ands	r3, r2
 80028a2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	08db      	lsrs	r3, r3, #3
 80028aa:	f003 0201 	and.w	r2, r3, #1
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	693a      	ldr	r2, [r7, #16]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	693a      	ldr	r2, [r7, #16]
 80028be:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	f003 0303 	and.w	r3, r3, #3
 80028c8:	2b03      	cmp	r3, #3
 80028ca:	d017      	beq.n	80028fc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	2203      	movs	r2, #3
 80028d8:	fa02 f303 	lsl.w	r3, r2, r3
 80028dc:	43db      	mvns	r3, r3
 80028de:	693a      	ldr	r2, [r7, #16]
 80028e0:	4013      	ands	r3, r2
 80028e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	689a      	ldr	r2, [r3, #8]
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	693a      	ldr	r2, [r7, #16]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	693a      	ldr	r2, [r7, #16]
 80028fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f003 0303 	and.w	r3, r3, #3
 8002904:	2b02      	cmp	r3, #2
 8002906:	d123      	bne.n	8002950 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	08da      	lsrs	r2, r3, #3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	3208      	adds	r2, #8
 8002910:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002914:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	f003 0307 	and.w	r3, r3, #7
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	220f      	movs	r2, #15
 8002920:	fa02 f303 	lsl.w	r3, r2, r3
 8002924:	43db      	mvns	r3, r3
 8002926:	693a      	ldr	r2, [r7, #16]
 8002928:	4013      	ands	r3, r2
 800292a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	691a      	ldr	r2, [r3, #16]
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	f003 0307 	and.w	r3, r3, #7
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	4313      	orrs	r3, r2
 8002940:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	08da      	lsrs	r2, r3, #3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	3208      	adds	r2, #8
 800294a:	6939      	ldr	r1, [r7, #16]
 800294c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	2203      	movs	r2, #3
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	43db      	mvns	r3, r3
 8002962:	693a      	ldr	r2, [r7, #16]
 8002964:	4013      	ands	r3, r2
 8002966:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f003 0203 	and.w	r2, r3, #3
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	005b      	lsls	r3, r3, #1
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	693a      	ldr	r2, [r7, #16]
 800297a:	4313      	orrs	r3, r2
 800297c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	693a      	ldr	r2, [r7, #16]
 8002982:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800298c:	2b00      	cmp	r3, #0
 800298e:	f000 80ac 	beq.w	8002aea <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002992:	4b5f      	ldr	r3, [pc, #380]	@ (8002b10 <HAL_GPIO_Init+0x330>)
 8002994:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002996:	4a5e      	ldr	r2, [pc, #376]	@ (8002b10 <HAL_GPIO_Init+0x330>)
 8002998:	f043 0301 	orr.w	r3, r3, #1
 800299c:	6613      	str	r3, [r2, #96]	@ 0x60
 800299e:	4b5c      	ldr	r3, [pc, #368]	@ (8002b10 <HAL_GPIO_Init+0x330>)
 80029a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	60bb      	str	r3, [r7, #8]
 80029a8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80029aa:	4a5a      	ldr	r2, [pc, #360]	@ (8002b14 <HAL_GPIO_Init+0x334>)
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	089b      	lsrs	r3, r3, #2
 80029b0:	3302      	adds	r3, #2
 80029b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029b6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	f003 0303 	and.w	r3, r3, #3
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	220f      	movs	r2, #15
 80029c2:	fa02 f303 	lsl.w	r3, r2, r3
 80029c6:	43db      	mvns	r3, r3
 80029c8:	693a      	ldr	r2, [r7, #16]
 80029ca:	4013      	ands	r3, r2
 80029cc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80029d4:	d025      	beq.n	8002a22 <HAL_GPIO_Init+0x242>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a4f      	ldr	r2, [pc, #316]	@ (8002b18 <HAL_GPIO_Init+0x338>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d01f      	beq.n	8002a1e <HAL_GPIO_Init+0x23e>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a4e      	ldr	r2, [pc, #312]	@ (8002b1c <HAL_GPIO_Init+0x33c>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d019      	beq.n	8002a1a <HAL_GPIO_Init+0x23a>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a4d      	ldr	r2, [pc, #308]	@ (8002b20 <HAL_GPIO_Init+0x340>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d013      	beq.n	8002a16 <HAL_GPIO_Init+0x236>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a4c      	ldr	r2, [pc, #304]	@ (8002b24 <HAL_GPIO_Init+0x344>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d00d      	beq.n	8002a12 <HAL_GPIO_Init+0x232>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a4b      	ldr	r2, [pc, #300]	@ (8002b28 <HAL_GPIO_Init+0x348>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d007      	beq.n	8002a0e <HAL_GPIO_Init+0x22e>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a4a      	ldr	r2, [pc, #296]	@ (8002b2c <HAL_GPIO_Init+0x34c>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d101      	bne.n	8002a0a <HAL_GPIO_Init+0x22a>
 8002a06:	2306      	movs	r3, #6
 8002a08:	e00c      	b.n	8002a24 <HAL_GPIO_Init+0x244>
 8002a0a:	2307      	movs	r3, #7
 8002a0c:	e00a      	b.n	8002a24 <HAL_GPIO_Init+0x244>
 8002a0e:	2305      	movs	r3, #5
 8002a10:	e008      	b.n	8002a24 <HAL_GPIO_Init+0x244>
 8002a12:	2304      	movs	r3, #4
 8002a14:	e006      	b.n	8002a24 <HAL_GPIO_Init+0x244>
 8002a16:	2303      	movs	r3, #3
 8002a18:	e004      	b.n	8002a24 <HAL_GPIO_Init+0x244>
 8002a1a:	2302      	movs	r3, #2
 8002a1c:	e002      	b.n	8002a24 <HAL_GPIO_Init+0x244>
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e000      	b.n	8002a24 <HAL_GPIO_Init+0x244>
 8002a22:	2300      	movs	r3, #0
 8002a24:	697a      	ldr	r2, [r7, #20]
 8002a26:	f002 0203 	and.w	r2, r2, #3
 8002a2a:	0092      	lsls	r2, r2, #2
 8002a2c:	4093      	lsls	r3, r2
 8002a2e:	693a      	ldr	r2, [r7, #16]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002a34:	4937      	ldr	r1, [pc, #220]	@ (8002b14 <HAL_GPIO_Init+0x334>)
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	089b      	lsrs	r3, r3, #2
 8002a3a:	3302      	adds	r3, #2
 8002a3c:	693a      	ldr	r2, [r7, #16]
 8002a3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a42:	4b3b      	ldr	r3, [pc, #236]	@ (8002b30 <HAL_GPIO_Init+0x350>)
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	43db      	mvns	r3, r3
 8002a4c:	693a      	ldr	r2, [r7, #16]
 8002a4e:	4013      	ands	r3, r2
 8002a50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d003      	beq.n	8002a66 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002a5e:	693a      	ldr	r2, [r7, #16]
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	4313      	orrs	r3, r2
 8002a64:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002a66:	4a32      	ldr	r2, [pc, #200]	@ (8002b30 <HAL_GPIO_Init+0x350>)
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002a6c:	4b30      	ldr	r3, [pc, #192]	@ (8002b30 <HAL_GPIO_Init+0x350>)
 8002a6e:	68db      	ldr	r3, [r3, #12]
 8002a70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	43db      	mvns	r3, r3
 8002a76:	693a      	ldr	r2, [r7, #16]
 8002a78:	4013      	ands	r3, r2
 8002a7a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d003      	beq.n	8002a90 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002a88:	693a      	ldr	r2, [r7, #16]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a90:	4a27      	ldr	r2, [pc, #156]	@ (8002b30 <HAL_GPIO_Init+0x350>)
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002a96:	4b26      	ldr	r3, [pc, #152]	@ (8002b30 <HAL_GPIO_Init+0x350>)
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	43db      	mvns	r3, r3
 8002aa0:	693a      	ldr	r2, [r7, #16]
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d003      	beq.n	8002aba <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002ab2:	693a      	ldr	r2, [r7, #16]
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002aba:	4a1d      	ldr	r2, [pc, #116]	@ (8002b30 <HAL_GPIO_Init+0x350>)
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002ac0:	4b1b      	ldr	r3, [pc, #108]	@ (8002b30 <HAL_GPIO_Init+0x350>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	43db      	mvns	r3, r3
 8002aca:	693a      	ldr	r2, [r7, #16]
 8002acc:	4013      	ands	r3, r2
 8002ace:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d003      	beq.n	8002ae4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002adc:	693a      	ldr	r2, [r7, #16]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002ae4:	4a12      	ldr	r2, [pc, #72]	@ (8002b30 <HAL_GPIO_Init+0x350>)
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	3301      	adds	r3, #1
 8002aee:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	fa22 f303 	lsr.w	r3, r2, r3
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	f47f ae78 	bne.w	80027f0 <HAL_GPIO_Init+0x10>
  }
}
 8002b00:	bf00      	nop
 8002b02:	bf00      	nop
 8002b04:	371c      	adds	r7, #28
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	40021000 	.word	0x40021000
 8002b14:	40010000 	.word	0x40010000
 8002b18:	48000400 	.word	0x48000400
 8002b1c:	48000800 	.word	0x48000800
 8002b20:	48000c00 	.word	0x48000c00
 8002b24:	48001000 	.word	0x48001000
 8002b28:	48001400 	.word	0x48001400
 8002b2c:	48001800 	.word	0x48001800
 8002b30:	40010400 	.word	0x40010400

08002b34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	807b      	strh	r3, [r7, #2]
 8002b40:	4613      	mov	r3, r2
 8002b42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b44:	787b      	ldrb	r3, [r7, #1]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d003      	beq.n	8002b52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b4a:	887a      	ldrh	r2, [r7, #2]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b50:	e002      	b.n	8002b58 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b52:	887a      	ldrh	r2, [r7, #2]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002b58:	bf00      	nop
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d101      	bne.n	8002b76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e08d      	b.n	8002c92 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d106      	bne.n	8002b90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f7fd fe5a 	bl	8000844 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2224      	movs	r2, #36	@ 0x24
 8002b94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f022 0201 	bic.w	r2, r2, #1
 8002ba6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685a      	ldr	r2, [r3, #4]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002bb4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	689a      	ldr	r2, [r3, #8]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002bc4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d107      	bne.n	8002bde <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	689a      	ldr	r2, [r3, #8]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002bda:	609a      	str	r2, [r3, #8]
 8002bdc:	e006      	b.n	8002bec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	689a      	ldr	r2, [r3, #8]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002bea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d108      	bne.n	8002c06 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	685a      	ldr	r2, [r3, #4]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c02:	605a      	str	r2, [r3, #4]
 8002c04:	e007      	b.n	8002c16 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	685a      	ldr	r2, [r3, #4]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c14:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	6812      	ldr	r2, [r2, #0]
 8002c20:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002c24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c28:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	68da      	ldr	r2, [r3, #12]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c38:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	691a      	ldr	r2, [r3, #16]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	695b      	ldr	r3, [r3, #20]
 8002c42:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	699b      	ldr	r3, [r3, #24]
 8002c4a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	430a      	orrs	r2, r1
 8002c52:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	69d9      	ldr	r1, [r3, #28]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6a1a      	ldr	r2, [r3, #32]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	430a      	orrs	r2, r1
 8002c62:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f042 0201 	orr.w	r2, r2, #1
 8002c72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2220      	movs	r2, #32
 8002c7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3708      	adds	r7, #8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
	...

08002c9c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b088      	sub	sp, #32
 8002ca0:	af02      	add	r7, sp, #8
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	607a      	str	r2, [r7, #4]
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	460b      	mov	r3, r1
 8002caa:	817b      	strh	r3, [r7, #10]
 8002cac:	4613      	mov	r3, r2
 8002cae:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	2b20      	cmp	r3, #32
 8002cba:	f040 80fd 	bne.w	8002eb8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d101      	bne.n	8002ccc <HAL_I2C_Master_Transmit+0x30>
 8002cc8:	2302      	movs	r3, #2
 8002cca:	e0f6      	b.n	8002eba <HAL_I2C_Master_Transmit+0x21e>
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2201      	movs	r2, #1
 8002cd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002cd4:	f7ff f9fc 	bl	80020d0 <HAL_GetTick>
 8002cd8:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	9300      	str	r3, [sp, #0]
 8002cde:	2319      	movs	r3, #25
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002ce6:	68f8      	ldr	r0, [r7, #12]
 8002ce8:	f000 fa0a 	bl	8003100 <I2C_WaitOnFlagUntilTimeout>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d001      	beq.n	8002cf6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e0e1      	b.n	8002eba <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2221      	movs	r2, #33	@ 0x21
 8002cfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2210      	movs	r2, #16
 8002d02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	893a      	ldrh	r2, [r7, #8]
 8002d16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	2bff      	cmp	r3, #255	@ 0xff
 8002d26:	d906      	bls.n	8002d36 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	22ff      	movs	r2, #255	@ 0xff
 8002d2c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002d2e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d32:	617b      	str	r3, [r7, #20]
 8002d34:	e007      	b.n	8002d46 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d3a:	b29a      	uxth	r2, r3
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002d40:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d44:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d024      	beq.n	8002d98 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d52:	781a      	ldrb	r2, [r3, #0]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d5e:	1c5a      	adds	r2, r3, #1
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	b29a      	uxth	r2, r3
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d76:	3b01      	subs	r3, #1
 8002d78:	b29a      	uxth	r2, r3
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	3301      	adds	r3, #1
 8002d86:	b2da      	uxtb	r2, r3
 8002d88:	8979      	ldrh	r1, [r7, #10]
 8002d8a:	4b4e      	ldr	r3, [pc, #312]	@ (8002ec4 <HAL_I2C_Master_Transmit+0x228>)
 8002d8c:	9300      	str	r3, [sp, #0]
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	68f8      	ldr	r0, [r7, #12]
 8002d92:	f000 fc05 	bl	80035a0 <I2C_TransferConfig>
 8002d96:	e066      	b.n	8002e66 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d9c:	b2da      	uxtb	r2, r3
 8002d9e:	8979      	ldrh	r1, [r7, #10]
 8002da0:	4b48      	ldr	r3, [pc, #288]	@ (8002ec4 <HAL_I2C_Master_Transmit+0x228>)
 8002da2:	9300      	str	r3, [sp, #0]
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	68f8      	ldr	r0, [r7, #12]
 8002da8:	f000 fbfa 	bl	80035a0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002dac:	e05b      	b.n	8002e66 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dae:	693a      	ldr	r2, [r7, #16]
 8002db0:	6a39      	ldr	r1, [r7, #32]
 8002db2:	68f8      	ldr	r0, [r7, #12]
 8002db4:	f000 f9fd 	bl	80031b2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d001      	beq.n	8002dc2 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e07b      	b.n	8002eba <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc6:	781a      	ldrb	r2, [r3, #0]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd2:	1c5a      	adds	r2, r3, #1
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	3b01      	subs	r3, #1
 8002de0:	b29a      	uxth	r2, r3
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dea:	3b01      	subs	r3, #1
 8002dec:	b29a      	uxth	r2, r3
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d034      	beq.n	8002e66 <HAL_I2C_Master_Transmit+0x1ca>
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d130      	bne.n	8002e66 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	9300      	str	r3, [sp, #0]
 8002e08:	6a3b      	ldr	r3, [r7, #32]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	2180      	movs	r1, #128	@ 0x80
 8002e0e:	68f8      	ldr	r0, [r7, #12]
 8002e10:	f000 f976 	bl	8003100 <I2C_WaitOnFlagUntilTimeout>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d001      	beq.n	8002e1e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e04d      	b.n	8002eba <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	2bff      	cmp	r3, #255	@ 0xff
 8002e26:	d90e      	bls.n	8002e46 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	22ff      	movs	r2, #255	@ 0xff
 8002e2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e32:	b2da      	uxtb	r2, r3
 8002e34:	8979      	ldrh	r1, [r7, #10]
 8002e36:	2300      	movs	r3, #0
 8002e38:	9300      	str	r3, [sp, #0]
 8002e3a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e3e:	68f8      	ldr	r0, [r7, #12]
 8002e40:	f000 fbae 	bl	80035a0 <I2C_TransferConfig>
 8002e44:	e00f      	b.n	8002e66 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e4a:	b29a      	uxth	r2, r3
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e54:	b2da      	uxtb	r2, r3
 8002e56:	8979      	ldrh	r1, [r7, #10]
 8002e58:	2300      	movs	r3, #0
 8002e5a:	9300      	str	r3, [sp, #0]
 8002e5c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e60:	68f8      	ldr	r0, [r7, #12]
 8002e62:	f000 fb9d 	bl	80035a0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d19e      	bne.n	8002dae <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	6a39      	ldr	r1, [r7, #32]
 8002e74:	68f8      	ldr	r0, [r7, #12]
 8002e76:	f000 f9e3 	bl	8003240 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d001      	beq.n	8002e84 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e01a      	b.n	8002eba <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2220      	movs	r2, #32
 8002e8a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6859      	ldr	r1, [r3, #4]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	4b0c      	ldr	r3, [pc, #48]	@ (8002ec8 <HAL_I2C_Master_Transmit+0x22c>)
 8002e98:	400b      	ands	r3, r1
 8002e9a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2220      	movs	r2, #32
 8002ea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	e000      	b.n	8002eba <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002eb8:	2302      	movs	r3, #2
  }
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3718      	adds	r7, #24
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	80002000 	.word	0x80002000
 8002ec8:	fe00e800 	.word	0xfe00e800

08002ecc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b088      	sub	sp, #32
 8002ed0:	af02      	add	r7, sp, #8
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	607a      	str	r2, [r7, #4]
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	460b      	mov	r3, r1
 8002eda:	817b      	strh	r3, [r7, #10]
 8002edc:	4613      	mov	r3, r2
 8002ede:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	2b20      	cmp	r3, #32
 8002eea:	f040 80db 	bne.w	80030a4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d101      	bne.n	8002efc <HAL_I2C_Master_Receive+0x30>
 8002ef8:	2302      	movs	r3, #2
 8002efa:	e0d4      	b.n	80030a6 <HAL_I2C_Master_Receive+0x1da>
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f04:	f7ff f8e4 	bl	80020d0 <HAL_GetTick>
 8002f08:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	9300      	str	r3, [sp, #0]
 8002f0e:	2319      	movs	r3, #25
 8002f10:	2201      	movs	r2, #1
 8002f12:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002f16:	68f8      	ldr	r0, [r7, #12]
 8002f18:	f000 f8f2 	bl	8003100 <I2C_WaitOnFlagUntilTimeout>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d001      	beq.n	8002f26 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e0bf      	b.n	80030a6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2222      	movs	r2, #34	@ 0x22
 8002f2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2210      	movs	r2, #16
 8002f32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	893a      	ldrh	r2, [r7, #8]
 8002f46:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	2bff      	cmp	r3, #255	@ 0xff
 8002f56:	d90e      	bls.n	8002f76 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f62:	b2da      	uxtb	r2, r3
 8002f64:	8979      	ldrh	r1, [r7, #10]
 8002f66:	4b52      	ldr	r3, [pc, #328]	@ (80030b0 <HAL_I2C_Master_Receive+0x1e4>)
 8002f68:	9300      	str	r3, [sp, #0]
 8002f6a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	f000 fb16 	bl	80035a0 <I2C_TransferConfig>
 8002f74:	e06d      	b.n	8003052 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f7a:	b29a      	uxth	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f84:	b2da      	uxtb	r2, r3
 8002f86:	8979      	ldrh	r1, [r7, #10]
 8002f88:	4b49      	ldr	r3, [pc, #292]	@ (80030b0 <HAL_I2C_Master_Receive+0x1e4>)
 8002f8a:	9300      	str	r3, [sp, #0]
 8002f8c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f90:	68f8      	ldr	r0, [r7, #12]
 8002f92:	f000 fb05 	bl	80035a0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002f96:	e05c      	b.n	8003052 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f98:	697a      	ldr	r2, [r7, #20]
 8002f9a:	6a39      	ldr	r1, [r7, #32]
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	f000 f993 	bl	80032c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d001      	beq.n	8002fac <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e07c      	b.n	80030a6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fb6:	b2d2      	uxtb	r2, r2
 8002fb8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fbe:	1c5a      	adds	r2, r3, #1
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fc8:	3b01      	subs	r3, #1
 8002fca:	b29a      	uxth	r2, r3
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fd4:	b29b      	uxth	r3, r3
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	b29a      	uxth	r2, r3
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d034      	beq.n	8003052 <HAL_I2C_Master_Receive+0x186>
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d130      	bne.n	8003052 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	9300      	str	r3, [sp, #0]
 8002ff4:	6a3b      	ldr	r3, [r7, #32]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	2180      	movs	r1, #128	@ 0x80
 8002ffa:	68f8      	ldr	r0, [r7, #12]
 8002ffc:	f000 f880 	bl	8003100 <I2C_WaitOnFlagUntilTimeout>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d001      	beq.n	800300a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e04d      	b.n	80030a6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800300e:	b29b      	uxth	r3, r3
 8003010:	2bff      	cmp	r3, #255	@ 0xff
 8003012:	d90e      	bls.n	8003032 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	22ff      	movs	r2, #255	@ 0xff
 8003018:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800301e:	b2da      	uxtb	r2, r3
 8003020:	8979      	ldrh	r1, [r7, #10]
 8003022:	2300      	movs	r3, #0
 8003024:	9300      	str	r3, [sp, #0]
 8003026:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800302a:	68f8      	ldr	r0, [r7, #12]
 800302c:	f000 fab8 	bl	80035a0 <I2C_TransferConfig>
 8003030:	e00f      	b.n	8003052 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003036:	b29a      	uxth	r2, r3
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003040:	b2da      	uxtb	r2, r3
 8003042:	8979      	ldrh	r1, [r7, #10]
 8003044:	2300      	movs	r3, #0
 8003046:	9300      	str	r3, [sp, #0]
 8003048:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800304c:	68f8      	ldr	r0, [r7, #12]
 800304e:	f000 faa7 	bl	80035a0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003056:	b29b      	uxth	r3, r3
 8003058:	2b00      	cmp	r3, #0
 800305a:	d19d      	bne.n	8002f98 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800305c:	697a      	ldr	r2, [r7, #20]
 800305e:	6a39      	ldr	r1, [r7, #32]
 8003060:	68f8      	ldr	r0, [r7, #12]
 8003062:	f000 f8ed 	bl	8003240 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d001      	beq.n	8003070 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e01a      	b.n	80030a6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2220      	movs	r2, #32
 8003076:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	6859      	ldr	r1, [r3, #4]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	4b0c      	ldr	r3, [pc, #48]	@ (80030b4 <HAL_I2C_Master_Receive+0x1e8>)
 8003084:	400b      	ands	r3, r1
 8003086:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2220      	movs	r2, #32
 800308c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2200      	movs	r2, #0
 8003094:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2200      	movs	r2, #0
 800309c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80030a0:	2300      	movs	r3, #0
 80030a2:	e000      	b.n	80030a6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80030a4:	2302      	movs	r3, #2
  }
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3718      	adds	r7, #24
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	80002400 	.word	0x80002400
 80030b4:	fe00e800 	.word	0xfe00e800

080030b8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	699b      	ldr	r3, [r3, #24]
 80030c6:	f003 0302 	and.w	r3, r3, #2
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d103      	bne.n	80030d6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	2200      	movs	r2, #0
 80030d4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	699b      	ldr	r3, [r3, #24]
 80030dc:	f003 0301 	and.w	r3, r3, #1
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d007      	beq.n	80030f4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	699a      	ldr	r2, [r3, #24]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f042 0201 	orr.w	r2, r2, #1
 80030f2:	619a      	str	r2, [r3, #24]
  }
}
 80030f4:	bf00      	nop
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	603b      	str	r3, [r7, #0]
 800310c:	4613      	mov	r3, r2
 800310e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003110:	e03b      	b.n	800318a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003112:	69ba      	ldr	r2, [r7, #24]
 8003114:	6839      	ldr	r1, [r7, #0]
 8003116:	68f8      	ldr	r0, [r7, #12]
 8003118:	f000 f962 	bl	80033e0 <I2C_IsErrorOccurred>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e041      	b.n	80031aa <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800312c:	d02d      	beq.n	800318a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800312e:	f7fe ffcf 	bl	80020d0 <HAL_GetTick>
 8003132:	4602      	mov	r2, r0
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	683a      	ldr	r2, [r7, #0]
 800313a:	429a      	cmp	r2, r3
 800313c:	d302      	bcc.n	8003144 <I2C_WaitOnFlagUntilTimeout+0x44>
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d122      	bne.n	800318a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	699a      	ldr	r2, [r3, #24]
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	4013      	ands	r3, r2
 800314e:	68ba      	ldr	r2, [r7, #8]
 8003150:	429a      	cmp	r2, r3
 8003152:	bf0c      	ite	eq
 8003154:	2301      	moveq	r3, #1
 8003156:	2300      	movne	r3, #0
 8003158:	b2db      	uxtb	r3, r3
 800315a:	461a      	mov	r2, r3
 800315c:	79fb      	ldrb	r3, [r7, #7]
 800315e:	429a      	cmp	r2, r3
 8003160:	d113      	bne.n	800318a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003166:	f043 0220 	orr.w	r2, r3, #32
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2220      	movs	r2, #32
 8003172:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e00f      	b.n	80031aa <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	699a      	ldr	r2, [r3, #24]
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	4013      	ands	r3, r2
 8003194:	68ba      	ldr	r2, [r7, #8]
 8003196:	429a      	cmp	r2, r3
 8003198:	bf0c      	ite	eq
 800319a:	2301      	moveq	r3, #1
 800319c:	2300      	movne	r3, #0
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	461a      	mov	r2, r3
 80031a2:	79fb      	ldrb	r3, [r7, #7]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d0b4      	beq.n	8003112 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3710      	adds	r7, #16
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}

080031b2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80031b2:	b580      	push	{r7, lr}
 80031b4:	b084      	sub	sp, #16
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	60f8      	str	r0, [r7, #12]
 80031ba:	60b9      	str	r1, [r7, #8]
 80031bc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80031be:	e033      	b.n	8003228 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	68b9      	ldr	r1, [r7, #8]
 80031c4:	68f8      	ldr	r0, [r7, #12]
 80031c6:	f000 f90b 	bl	80033e0 <I2C_IsErrorOccurred>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d001      	beq.n	80031d4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e031      	b.n	8003238 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031da:	d025      	beq.n	8003228 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031dc:	f7fe ff78 	bl	80020d0 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	68ba      	ldr	r2, [r7, #8]
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d302      	bcc.n	80031f2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d11a      	bne.n	8003228 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	699b      	ldr	r3, [r3, #24]
 80031f8:	f003 0302 	and.w	r3, r3, #2
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d013      	beq.n	8003228 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003204:	f043 0220 	orr.w	r2, r3, #32
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2220      	movs	r2, #32
 8003210:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2200      	movs	r2, #0
 8003218:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2200      	movs	r2, #0
 8003220:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e007      	b.n	8003238 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	699b      	ldr	r3, [r3, #24]
 800322e:	f003 0302 	and.w	r3, r3, #2
 8003232:	2b02      	cmp	r3, #2
 8003234:	d1c4      	bne.n	80031c0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003236:	2300      	movs	r3, #0
}
 8003238:	4618      	mov	r0, r3
 800323a:	3710      	adds	r7, #16
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}

08003240 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	60b9      	str	r1, [r7, #8]
 800324a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800324c:	e02f      	b.n	80032ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	68b9      	ldr	r1, [r7, #8]
 8003252:	68f8      	ldr	r0, [r7, #12]
 8003254:	f000 f8c4 	bl	80033e0 <I2C_IsErrorOccurred>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e02d      	b.n	80032be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003262:	f7fe ff35 	bl	80020d0 <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	68ba      	ldr	r2, [r7, #8]
 800326e:	429a      	cmp	r2, r3
 8003270:	d302      	bcc.n	8003278 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d11a      	bne.n	80032ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	699b      	ldr	r3, [r3, #24]
 800327e:	f003 0320 	and.w	r3, r3, #32
 8003282:	2b20      	cmp	r3, #32
 8003284:	d013      	beq.n	80032ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800328a:	f043 0220 	orr.w	r2, r3, #32
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2220      	movs	r2, #32
 8003296:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2200      	movs	r2, #0
 800329e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2200      	movs	r2, #0
 80032a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e007      	b.n	80032be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	699b      	ldr	r3, [r3, #24]
 80032b4:	f003 0320 	and.w	r3, r3, #32
 80032b8:	2b20      	cmp	r3, #32
 80032ba:	d1c8      	bne.n	800324e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3710      	adds	r7, #16
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
	...

080032c8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b086      	sub	sp, #24
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	60f8      	str	r0, [r7, #12]
 80032d0:	60b9      	str	r1, [r7, #8]
 80032d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032d4:	2300      	movs	r3, #0
 80032d6:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80032d8:	e071      	b.n	80033be <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	68b9      	ldr	r1, [r7, #8]
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	f000 f87e 	bl	80033e0 <I2C_IsErrorOccurred>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	f003 0320 	and.w	r3, r3, #32
 80032f8:	2b20      	cmp	r3, #32
 80032fa:	d13b      	bne.n	8003374 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80032fc:	7dfb      	ldrb	r3, [r7, #23]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d138      	bne.n	8003374 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	699b      	ldr	r3, [r3, #24]
 8003308:	f003 0304 	and.w	r3, r3, #4
 800330c:	2b04      	cmp	r3, #4
 800330e:	d105      	bne.n	800331c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003314:	2b00      	cmp	r3, #0
 8003316:	d001      	beq.n	800331c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003318:	2300      	movs	r3, #0
 800331a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	f003 0310 	and.w	r3, r3, #16
 8003326:	2b10      	cmp	r3, #16
 8003328:	d121      	bne.n	800336e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2210      	movs	r2, #16
 8003330:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2204      	movs	r2, #4
 8003336:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2220      	movs	r2, #32
 800333e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	6859      	ldr	r1, [r3, #4]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	4b24      	ldr	r3, [pc, #144]	@ (80033dc <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800334c:	400b      	ands	r3, r1
 800334e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2220      	movs	r2, #32
 8003354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2200      	movs	r2, #0
 800335c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	75fb      	strb	r3, [r7, #23]
 800336c:	e002      	b.n	8003374 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2200      	movs	r2, #0
 8003372:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8003374:	f7fe feac 	bl	80020d0 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	68ba      	ldr	r2, [r7, #8]
 8003380:	429a      	cmp	r2, r3
 8003382:	d302      	bcc.n	800338a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d119      	bne.n	80033be <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800338a:	7dfb      	ldrb	r3, [r7, #23]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d116      	bne.n	80033be <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	699b      	ldr	r3, [r3, #24]
 8003396:	f003 0304 	and.w	r3, r3, #4
 800339a:	2b04      	cmp	r3, #4
 800339c:	d00f      	beq.n	80033be <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033a2:	f043 0220 	orr.w	r2, r3, #32
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2220      	movs	r2, #32
 80033ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2200      	movs	r2, #0
 80033b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	f003 0304 	and.w	r3, r3, #4
 80033c8:	2b04      	cmp	r3, #4
 80033ca:	d002      	beq.n	80033d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80033cc:	7dfb      	ldrb	r3, [r7, #23]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d083      	beq.n	80032da <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80033d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3718      	adds	r7, #24
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	fe00e800 	.word	0xfe00e800

080033e0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b08a      	sub	sp, #40	@ 0x28
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	60b9      	str	r1, [r7, #8]
 80033ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033ec:	2300      	movs	r3, #0
 80033ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	699b      	ldr	r3, [r3, #24]
 80033f8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80033fa:	2300      	movs	r3, #0
 80033fc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003402:	69bb      	ldr	r3, [r7, #24]
 8003404:	f003 0310 	and.w	r3, r3, #16
 8003408:	2b00      	cmp	r3, #0
 800340a:	d068      	beq.n	80034de <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	2210      	movs	r2, #16
 8003412:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003414:	e049      	b.n	80034aa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800341c:	d045      	beq.n	80034aa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800341e:	f7fe fe57 	bl	80020d0 <HAL_GetTick>
 8003422:	4602      	mov	r2, r0
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	1ad3      	subs	r3, r2, r3
 8003428:	68ba      	ldr	r2, [r7, #8]
 800342a:	429a      	cmp	r2, r3
 800342c:	d302      	bcc.n	8003434 <I2C_IsErrorOccurred+0x54>
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d13a      	bne.n	80034aa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800343e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003446:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	699b      	ldr	r3, [r3, #24]
 800344e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003452:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003456:	d121      	bne.n	800349c <I2C_IsErrorOccurred+0xbc>
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800345e:	d01d      	beq.n	800349c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003460:	7cfb      	ldrb	r3, [r7, #19]
 8003462:	2b20      	cmp	r3, #32
 8003464:	d01a      	beq.n	800349c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	685a      	ldr	r2, [r3, #4]
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003474:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003476:	f7fe fe2b 	bl	80020d0 <HAL_GetTick>
 800347a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800347c:	e00e      	b.n	800349c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800347e:	f7fe fe27 	bl	80020d0 <HAL_GetTick>
 8003482:	4602      	mov	r2, r0
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	1ad3      	subs	r3, r2, r3
 8003488:	2b19      	cmp	r3, #25
 800348a:	d907      	bls.n	800349c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800348c:	6a3b      	ldr	r3, [r7, #32]
 800348e:	f043 0320 	orr.w	r3, r3, #32
 8003492:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800349a:	e006      	b.n	80034aa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	699b      	ldr	r3, [r3, #24]
 80034a2:	f003 0320 	and.w	r3, r3, #32
 80034a6:	2b20      	cmp	r3, #32
 80034a8:	d1e9      	bne.n	800347e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	699b      	ldr	r3, [r3, #24]
 80034b0:	f003 0320 	and.w	r3, r3, #32
 80034b4:	2b20      	cmp	r3, #32
 80034b6:	d003      	beq.n	80034c0 <I2C_IsErrorOccurred+0xe0>
 80034b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d0aa      	beq.n	8003416 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80034c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d103      	bne.n	80034d0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2220      	movs	r2, #32
 80034ce:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80034d0:	6a3b      	ldr	r3, [r7, #32]
 80034d2:	f043 0304 	orr.w	r3, r3, #4
 80034d6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	699b      	ldr	r3, [r3, #24]
 80034e4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80034e6:	69bb      	ldr	r3, [r7, #24]
 80034e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00b      	beq.n	8003508 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80034f0:	6a3b      	ldr	r3, [r7, #32]
 80034f2:	f043 0301 	orr.w	r3, r3, #1
 80034f6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003500:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003508:	69bb      	ldr	r3, [r7, #24]
 800350a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800350e:	2b00      	cmp	r3, #0
 8003510:	d00b      	beq.n	800352a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003512:	6a3b      	ldr	r3, [r7, #32]
 8003514:	f043 0308 	orr.w	r3, r3, #8
 8003518:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003522:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003530:	2b00      	cmp	r3, #0
 8003532:	d00b      	beq.n	800354c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003534:	6a3b      	ldr	r3, [r7, #32]
 8003536:	f043 0302 	orr.w	r3, r3, #2
 800353a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003544:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800354c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003550:	2b00      	cmp	r3, #0
 8003552:	d01c      	beq.n	800358e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003554:	68f8      	ldr	r0, [r7, #12]
 8003556:	f7ff fdaf 	bl	80030b8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	6859      	ldr	r1, [r3, #4]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	4b0d      	ldr	r3, [pc, #52]	@ (800359c <I2C_IsErrorOccurred+0x1bc>)
 8003566:	400b      	ands	r3, r1
 8003568:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800356e:	6a3b      	ldr	r3, [r7, #32]
 8003570:	431a      	orrs	r2, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2220      	movs	r2, #32
 800357a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2200      	movs	r2, #0
 8003582:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800358e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003592:	4618      	mov	r0, r3
 8003594:	3728      	adds	r7, #40	@ 0x28
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	fe00e800 	.word	0xfe00e800

080035a0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b087      	sub	sp, #28
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	607b      	str	r3, [r7, #4]
 80035aa:	460b      	mov	r3, r1
 80035ac:	817b      	strh	r3, [r7, #10]
 80035ae:	4613      	mov	r3, r2
 80035b0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80035b2:	897b      	ldrh	r3, [r7, #10]
 80035b4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80035b8:	7a7b      	ldrb	r3, [r7, #9]
 80035ba:	041b      	lsls	r3, r3, #16
 80035bc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80035c0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80035c6:	6a3b      	ldr	r3, [r7, #32]
 80035c8:	4313      	orrs	r3, r2
 80035ca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80035ce:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	685a      	ldr	r2, [r3, #4]
 80035d6:	6a3b      	ldr	r3, [r7, #32]
 80035d8:	0d5b      	lsrs	r3, r3, #21
 80035da:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80035de:	4b08      	ldr	r3, [pc, #32]	@ (8003600 <I2C_TransferConfig+0x60>)
 80035e0:	430b      	orrs	r3, r1
 80035e2:	43db      	mvns	r3, r3
 80035e4:	ea02 0103 	and.w	r1, r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	697a      	ldr	r2, [r7, #20]
 80035ee:	430a      	orrs	r2, r1
 80035f0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80035f2:	bf00      	nop
 80035f4:	371c      	adds	r7, #28
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	03ff63ff 	.word	0x03ff63ff

08003604 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b20      	cmp	r3, #32
 8003618:	d138      	bne.n	800368c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003620:	2b01      	cmp	r3, #1
 8003622:	d101      	bne.n	8003628 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003624:	2302      	movs	r3, #2
 8003626:	e032      	b.n	800368e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2224      	movs	r2, #36	@ 0x24
 8003634:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f022 0201 	bic.w	r2, r2, #1
 8003646:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003656:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6819      	ldr	r1, [r3, #0]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	683a      	ldr	r2, [r7, #0]
 8003664:	430a      	orrs	r2, r1
 8003666:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f042 0201 	orr.w	r2, r2, #1
 8003676:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2220      	movs	r2, #32
 800367c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003688:	2300      	movs	r3, #0
 800368a:	e000      	b.n	800368e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800368c:	2302      	movs	r3, #2
  }
}
 800368e:	4618      	mov	r0, r3
 8003690:	370c      	adds	r7, #12
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr

0800369a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800369a:	b480      	push	{r7}
 800369c:	b085      	sub	sp, #20
 800369e:	af00      	add	r7, sp, #0
 80036a0:	6078      	str	r0, [r7, #4]
 80036a2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	2b20      	cmp	r3, #32
 80036ae:	d139      	bne.n	8003724 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d101      	bne.n	80036be <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80036ba:	2302      	movs	r3, #2
 80036bc:	e033      	b.n	8003726 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2201      	movs	r2, #1
 80036c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2224      	movs	r2, #36	@ 0x24
 80036ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f022 0201 	bic.w	r2, r2, #1
 80036dc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80036ec:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	021b      	lsls	r3, r3, #8
 80036f2:	68fa      	ldr	r2, [r7, #12]
 80036f4:	4313      	orrs	r3, r2
 80036f6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	68fa      	ldr	r2, [r7, #12]
 80036fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f042 0201 	orr.w	r2, r2, #1
 800370e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2220      	movs	r2, #32
 8003714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003720:	2300      	movs	r3, #0
 8003722:	e000      	b.n	8003726 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003724:	2302      	movs	r3, #2
  }
}
 8003726:	4618      	mov	r0, r3
 8003728:	3714      	adds	r7, #20
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr
	...

08003734 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003738:	4b04      	ldr	r3, [pc, #16]	@ (800374c <HAL_PWREx_GetVoltageRange+0x18>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003740:	4618      	mov	r0, r3
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	40007000 	.word	0x40007000

08003750 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800375e:	d130      	bne.n	80037c2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003760:	4b23      	ldr	r3, [pc, #140]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003768:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800376c:	d038      	beq.n	80037e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800376e:	4b20      	ldr	r3, [pc, #128]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003776:	4a1e      	ldr	r2, [pc, #120]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003778:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800377c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800377e:	4b1d      	ldr	r3, [pc, #116]	@ (80037f4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2232      	movs	r2, #50	@ 0x32
 8003784:	fb02 f303 	mul.w	r3, r2, r3
 8003788:	4a1b      	ldr	r2, [pc, #108]	@ (80037f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800378a:	fba2 2303 	umull	r2, r3, r2, r3
 800378e:	0c9b      	lsrs	r3, r3, #18
 8003790:	3301      	adds	r3, #1
 8003792:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003794:	e002      	b.n	800379c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	3b01      	subs	r3, #1
 800379a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800379c:	4b14      	ldr	r3, [pc, #80]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800379e:	695b      	ldr	r3, [r3, #20]
 80037a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037a8:	d102      	bne.n	80037b0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d1f2      	bne.n	8003796 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037b0:	4b0f      	ldr	r3, [pc, #60]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037b2:	695b      	ldr	r3, [r3, #20]
 80037b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037bc:	d110      	bne.n	80037e0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e00f      	b.n	80037e2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80037c2:	4b0b      	ldr	r3, [pc, #44]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80037ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037ce:	d007      	beq.n	80037e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80037d0:	4b07      	ldr	r3, [pc, #28]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80037d8:	4a05      	ldr	r2, [pc, #20]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80037de:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3714      	adds	r7, #20
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	40007000 	.word	0x40007000
 80037f4:	20000000 	.word	0x20000000
 80037f8:	431bde83 	.word	0x431bde83

080037fc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b088      	sub	sp, #32
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d101      	bne.n	800380e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e3ca      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800380e:	4b97      	ldr	r3, [pc, #604]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	f003 030c 	and.w	r3, r3, #12
 8003816:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003818:	4b94      	ldr	r3, [pc, #592]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	f003 0303 	and.w	r3, r3, #3
 8003820:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0310 	and.w	r3, r3, #16
 800382a:	2b00      	cmp	r3, #0
 800382c:	f000 80e4 	beq.w	80039f8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d007      	beq.n	8003846 <HAL_RCC_OscConfig+0x4a>
 8003836:	69bb      	ldr	r3, [r7, #24]
 8003838:	2b0c      	cmp	r3, #12
 800383a:	f040 808b 	bne.w	8003954 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	2b01      	cmp	r3, #1
 8003842:	f040 8087 	bne.w	8003954 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003846:	4b89      	ldr	r3, [pc, #548]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 0302 	and.w	r3, r3, #2
 800384e:	2b00      	cmp	r3, #0
 8003850:	d005      	beq.n	800385e <HAL_RCC_OscConfig+0x62>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d101      	bne.n	800385e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e3a2      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a1a      	ldr	r2, [r3, #32]
 8003862:	4b82      	ldr	r3, [pc, #520]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0308 	and.w	r3, r3, #8
 800386a:	2b00      	cmp	r3, #0
 800386c:	d004      	beq.n	8003878 <HAL_RCC_OscConfig+0x7c>
 800386e:	4b7f      	ldr	r3, [pc, #508]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003876:	e005      	b.n	8003884 <HAL_RCC_OscConfig+0x88>
 8003878:	4b7c      	ldr	r3, [pc, #496]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 800387a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800387e:	091b      	lsrs	r3, r3, #4
 8003880:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003884:	4293      	cmp	r3, r2
 8003886:	d223      	bcs.n	80038d0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6a1b      	ldr	r3, [r3, #32]
 800388c:	4618      	mov	r0, r3
 800388e:	f000 fd87 	bl	80043a0 <RCC_SetFlashLatencyFromMSIRange>
 8003892:	4603      	mov	r3, r0
 8003894:	2b00      	cmp	r3, #0
 8003896:	d001      	beq.n	800389c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	e383      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800389c:	4b73      	ldr	r3, [pc, #460]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a72      	ldr	r2, [pc, #456]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038a2:	f043 0308 	orr.w	r3, r3, #8
 80038a6:	6013      	str	r3, [r2, #0]
 80038a8:	4b70      	ldr	r3, [pc, #448]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6a1b      	ldr	r3, [r3, #32]
 80038b4:	496d      	ldr	r1, [pc, #436]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038ba:	4b6c      	ldr	r3, [pc, #432]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	69db      	ldr	r3, [r3, #28]
 80038c6:	021b      	lsls	r3, r3, #8
 80038c8:	4968      	ldr	r1, [pc, #416]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038ca:	4313      	orrs	r3, r2
 80038cc:	604b      	str	r3, [r1, #4]
 80038ce:	e025      	b.n	800391c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038d0:	4b66      	ldr	r3, [pc, #408]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a65      	ldr	r2, [pc, #404]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038d6:	f043 0308 	orr.w	r3, r3, #8
 80038da:	6013      	str	r3, [r2, #0]
 80038dc:	4b63      	ldr	r3, [pc, #396]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a1b      	ldr	r3, [r3, #32]
 80038e8:	4960      	ldr	r1, [pc, #384]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038ea:	4313      	orrs	r3, r2
 80038ec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038ee:	4b5f      	ldr	r3, [pc, #380]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	69db      	ldr	r3, [r3, #28]
 80038fa:	021b      	lsls	r3, r3, #8
 80038fc:	495b      	ldr	r1, [pc, #364]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038fe:	4313      	orrs	r3, r2
 8003900:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d109      	bne.n	800391c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6a1b      	ldr	r3, [r3, #32]
 800390c:	4618      	mov	r0, r3
 800390e:	f000 fd47 	bl	80043a0 <RCC_SetFlashLatencyFromMSIRange>
 8003912:	4603      	mov	r3, r0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d001      	beq.n	800391c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e343      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800391c:	f000 fc4a 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 8003920:	4602      	mov	r2, r0
 8003922:	4b52      	ldr	r3, [pc, #328]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	091b      	lsrs	r3, r3, #4
 8003928:	f003 030f 	and.w	r3, r3, #15
 800392c:	4950      	ldr	r1, [pc, #320]	@ (8003a70 <HAL_RCC_OscConfig+0x274>)
 800392e:	5ccb      	ldrb	r3, [r1, r3]
 8003930:	f003 031f 	and.w	r3, r3, #31
 8003934:	fa22 f303 	lsr.w	r3, r2, r3
 8003938:	4a4e      	ldr	r2, [pc, #312]	@ (8003a74 <HAL_RCC_OscConfig+0x278>)
 800393a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800393c:	4b4e      	ldr	r3, [pc, #312]	@ (8003a78 <HAL_RCC_OscConfig+0x27c>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4618      	mov	r0, r3
 8003942:	f7fe f951 	bl	8001be8 <HAL_InitTick>
 8003946:	4603      	mov	r3, r0
 8003948:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800394a:	7bfb      	ldrb	r3, [r7, #15]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d052      	beq.n	80039f6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003950:	7bfb      	ldrb	r3, [r7, #15]
 8003952:	e327      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d032      	beq.n	80039c2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800395c:	4b43      	ldr	r3, [pc, #268]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a42      	ldr	r2, [pc, #264]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003962:	f043 0301 	orr.w	r3, r3, #1
 8003966:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003968:	f7fe fbb2 	bl	80020d0 <HAL_GetTick>
 800396c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800396e:	e008      	b.n	8003982 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003970:	f7fe fbae 	bl	80020d0 <HAL_GetTick>
 8003974:	4602      	mov	r2, r0
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	2b02      	cmp	r3, #2
 800397c:	d901      	bls.n	8003982 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800397e:	2303      	movs	r3, #3
 8003980:	e310      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003982:	4b3a      	ldr	r3, [pc, #232]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0302 	and.w	r3, r3, #2
 800398a:	2b00      	cmp	r3, #0
 800398c:	d0f0      	beq.n	8003970 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800398e:	4b37      	ldr	r3, [pc, #220]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a36      	ldr	r2, [pc, #216]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003994:	f043 0308 	orr.w	r3, r3, #8
 8003998:	6013      	str	r3, [r2, #0]
 800399a:	4b34      	ldr	r3, [pc, #208]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6a1b      	ldr	r3, [r3, #32]
 80039a6:	4931      	ldr	r1, [pc, #196]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039ac:	4b2f      	ldr	r3, [pc, #188]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	69db      	ldr	r3, [r3, #28]
 80039b8:	021b      	lsls	r3, r3, #8
 80039ba:	492c      	ldr	r1, [pc, #176]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	604b      	str	r3, [r1, #4]
 80039c0:	e01a      	b.n	80039f8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80039c2:	4b2a      	ldr	r3, [pc, #168]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a29      	ldr	r2, [pc, #164]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80039c8:	f023 0301 	bic.w	r3, r3, #1
 80039cc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80039ce:	f7fe fb7f 	bl	80020d0 <HAL_GetTick>
 80039d2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80039d4:	e008      	b.n	80039e8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80039d6:	f7fe fb7b 	bl	80020d0 <HAL_GetTick>
 80039da:	4602      	mov	r2, r0
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d901      	bls.n	80039e8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e2dd      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80039e8:	4b20      	ldr	r3, [pc, #128]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0302 	and.w	r3, r3, #2
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d1f0      	bne.n	80039d6 <HAL_RCC_OscConfig+0x1da>
 80039f4:	e000      	b.n	80039f8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80039f6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0301 	and.w	r3, r3, #1
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d074      	beq.n	8003aee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003a04:	69bb      	ldr	r3, [r7, #24]
 8003a06:	2b08      	cmp	r3, #8
 8003a08:	d005      	beq.n	8003a16 <HAL_RCC_OscConfig+0x21a>
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	2b0c      	cmp	r3, #12
 8003a0e:	d10e      	bne.n	8003a2e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	2b03      	cmp	r3, #3
 8003a14:	d10b      	bne.n	8003a2e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a16:	4b15      	ldr	r3, [pc, #84]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d064      	beq.n	8003aec <HAL_RCC_OscConfig+0x2f0>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d160      	bne.n	8003aec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e2ba      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a36:	d106      	bne.n	8003a46 <HAL_RCC_OscConfig+0x24a>
 8003a38:	4b0c      	ldr	r3, [pc, #48]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a0b      	ldr	r2, [pc, #44]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003a3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a42:	6013      	str	r3, [r2, #0]
 8003a44:	e026      	b.n	8003a94 <HAL_RCC_OscConfig+0x298>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a4e:	d115      	bne.n	8003a7c <HAL_RCC_OscConfig+0x280>
 8003a50:	4b06      	ldr	r3, [pc, #24]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a05      	ldr	r2, [pc, #20]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003a56:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a5a:	6013      	str	r3, [r2, #0]
 8003a5c:	4b03      	ldr	r3, [pc, #12]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a02      	ldr	r2, [pc, #8]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003a62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a66:	6013      	str	r3, [r2, #0]
 8003a68:	e014      	b.n	8003a94 <HAL_RCC_OscConfig+0x298>
 8003a6a:	bf00      	nop
 8003a6c:	40021000 	.word	0x40021000
 8003a70:	0800cc0c 	.word	0x0800cc0c
 8003a74:	20000000 	.word	0x20000000
 8003a78:	20000004 	.word	0x20000004
 8003a7c:	4ba0      	ldr	r3, [pc, #640]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a9f      	ldr	r2, [pc, #636]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003a82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a86:	6013      	str	r3, [r2, #0]
 8003a88:	4b9d      	ldr	r3, [pc, #628]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a9c      	ldr	r2, [pc, #624]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003a8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d013      	beq.n	8003ac4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a9c:	f7fe fb18 	bl	80020d0 <HAL_GetTick>
 8003aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003aa2:	e008      	b.n	8003ab6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003aa4:	f7fe fb14 	bl	80020d0 <HAL_GetTick>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	2b64      	cmp	r3, #100	@ 0x64
 8003ab0:	d901      	bls.n	8003ab6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e276      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ab6:	4b92      	ldr	r3, [pc, #584]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d0f0      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x2a8>
 8003ac2:	e014      	b.n	8003aee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac4:	f7fe fb04 	bl	80020d0 <HAL_GetTick>
 8003ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003aca:	e008      	b.n	8003ade <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003acc:	f7fe fb00 	bl	80020d0 <HAL_GetTick>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	1ad3      	subs	r3, r2, r3
 8003ad6:	2b64      	cmp	r3, #100	@ 0x64
 8003ad8:	d901      	bls.n	8003ade <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003ada:	2303      	movs	r3, #3
 8003adc:	e262      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ade:	4b88      	ldr	r3, [pc, #544]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d1f0      	bne.n	8003acc <HAL_RCC_OscConfig+0x2d0>
 8003aea:	e000      	b.n	8003aee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 0302 	and.w	r3, r3, #2
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d060      	beq.n	8003bbc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	2b04      	cmp	r3, #4
 8003afe:	d005      	beq.n	8003b0c <HAL_RCC_OscConfig+0x310>
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	2b0c      	cmp	r3, #12
 8003b04:	d119      	bne.n	8003b3a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d116      	bne.n	8003b3a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b0c:	4b7c      	ldr	r3, [pc, #496]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d005      	beq.n	8003b24 <HAL_RCC_OscConfig+0x328>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d101      	bne.n	8003b24 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	e23f      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b24:	4b76      	ldr	r3, [pc, #472]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	691b      	ldr	r3, [r3, #16]
 8003b30:	061b      	lsls	r3, r3, #24
 8003b32:	4973      	ldr	r1, [pc, #460]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b34:	4313      	orrs	r3, r2
 8003b36:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b38:	e040      	b.n	8003bbc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d023      	beq.n	8003b8a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b42:	4b6f      	ldr	r3, [pc, #444]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a6e      	ldr	r2, [pc, #440]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b4e:	f7fe fabf 	bl	80020d0 <HAL_GetTick>
 8003b52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b54:	e008      	b.n	8003b68 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b56:	f7fe fabb 	bl	80020d0 <HAL_GetTick>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	2b02      	cmp	r3, #2
 8003b62:	d901      	bls.n	8003b68 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e21d      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b68:	4b65      	ldr	r3, [pc, #404]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d0f0      	beq.n	8003b56 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b74:	4b62      	ldr	r3, [pc, #392]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	691b      	ldr	r3, [r3, #16]
 8003b80:	061b      	lsls	r3, r3, #24
 8003b82:	495f      	ldr	r1, [pc, #380]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b84:	4313      	orrs	r3, r2
 8003b86:	604b      	str	r3, [r1, #4]
 8003b88:	e018      	b.n	8003bbc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b8a:	4b5d      	ldr	r3, [pc, #372]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a5c      	ldr	r2, [pc, #368]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b96:	f7fe fa9b 	bl	80020d0 <HAL_GetTick>
 8003b9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b9c:	e008      	b.n	8003bb0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b9e:	f7fe fa97 	bl	80020d0 <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d901      	bls.n	8003bb0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e1f9      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003bb0:	4b53      	ldr	r3, [pc, #332]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d1f0      	bne.n	8003b9e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0308 	and.w	r3, r3, #8
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d03c      	beq.n	8003c42 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d01c      	beq.n	8003c0a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bd0:	4b4b      	ldr	r3, [pc, #300]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003bd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bd6:	4a4a      	ldr	r2, [pc, #296]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003bd8:	f043 0301 	orr.w	r3, r3, #1
 8003bdc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003be0:	f7fe fa76 	bl	80020d0 <HAL_GetTick>
 8003be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003be6:	e008      	b.n	8003bfa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003be8:	f7fe fa72 	bl	80020d0 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d901      	bls.n	8003bfa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e1d4      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bfa:	4b41      	ldr	r3, [pc, #260]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003bfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c00:	f003 0302 	and.w	r3, r3, #2
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d0ef      	beq.n	8003be8 <HAL_RCC_OscConfig+0x3ec>
 8003c08:	e01b      	b.n	8003c42 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c0a:	4b3d      	ldr	r3, [pc, #244]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003c0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c10:	4a3b      	ldr	r2, [pc, #236]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003c12:	f023 0301 	bic.w	r3, r3, #1
 8003c16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c1a:	f7fe fa59 	bl	80020d0 <HAL_GetTick>
 8003c1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c20:	e008      	b.n	8003c34 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c22:	f7fe fa55 	bl	80020d0 <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	2b02      	cmp	r3, #2
 8003c2e:	d901      	bls.n	8003c34 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e1b7      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c34:	4b32      	ldr	r3, [pc, #200]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003c36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d1ef      	bne.n	8003c22 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0304 	and.w	r3, r3, #4
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	f000 80a6 	beq.w	8003d9c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c50:	2300      	movs	r3, #0
 8003c52:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003c54:	4b2a      	ldr	r3, [pc, #168]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003c56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d10d      	bne.n	8003c7c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c60:	4b27      	ldr	r3, [pc, #156]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003c62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c64:	4a26      	ldr	r2, [pc, #152]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003c66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c6c:	4b24      	ldr	r3, [pc, #144]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c74:	60bb      	str	r3, [r7, #8]
 8003c76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c7c:	4b21      	ldr	r3, [pc, #132]	@ (8003d04 <HAL_RCC_OscConfig+0x508>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d118      	bne.n	8003cba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c88:	4b1e      	ldr	r3, [pc, #120]	@ (8003d04 <HAL_RCC_OscConfig+0x508>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a1d      	ldr	r2, [pc, #116]	@ (8003d04 <HAL_RCC_OscConfig+0x508>)
 8003c8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c92:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c94:	f7fe fa1c 	bl	80020d0 <HAL_GetTick>
 8003c98:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c9a:	e008      	b.n	8003cae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c9c:	f7fe fa18 	bl	80020d0 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d901      	bls.n	8003cae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e17a      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cae:	4b15      	ldr	r3, [pc, #84]	@ (8003d04 <HAL_RCC_OscConfig+0x508>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d0f0      	beq.n	8003c9c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d108      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x4d8>
 8003cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cc8:	4a0d      	ldr	r2, [pc, #52]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003cca:	f043 0301 	orr.w	r3, r3, #1
 8003cce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003cd2:	e029      	b.n	8003d28 <HAL_RCC_OscConfig+0x52c>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	2b05      	cmp	r3, #5
 8003cda:	d115      	bne.n	8003d08 <HAL_RCC_OscConfig+0x50c>
 8003cdc:	4b08      	ldr	r3, [pc, #32]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ce2:	4a07      	ldr	r2, [pc, #28]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003ce4:	f043 0304 	orr.w	r3, r3, #4
 8003ce8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003cec:	4b04      	ldr	r3, [pc, #16]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cf2:	4a03      	ldr	r2, [pc, #12]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003cf4:	f043 0301 	orr.w	r3, r3, #1
 8003cf8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003cfc:	e014      	b.n	8003d28 <HAL_RCC_OscConfig+0x52c>
 8003cfe:	bf00      	nop
 8003d00:	40021000 	.word	0x40021000
 8003d04:	40007000 	.word	0x40007000
 8003d08:	4b9c      	ldr	r3, [pc, #624]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d0e:	4a9b      	ldr	r2, [pc, #620]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003d10:	f023 0301 	bic.w	r3, r3, #1
 8003d14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d18:	4b98      	ldr	r3, [pc, #608]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d1e:	4a97      	ldr	r2, [pc, #604]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003d20:	f023 0304 	bic.w	r3, r3, #4
 8003d24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d016      	beq.n	8003d5e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d30:	f7fe f9ce 	bl	80020d0 <HAL_GetTick>
 8003d34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d36:	e00a      	b.n	8003d4e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d38:	f7fe f9ca 	bl	80020d0 <HAL_GetTick>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d901      	bls.n	8003d4e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e12a      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d4e:	4b8b      	ldr	r3, [pc, #556]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d0ed      	beq.n	8003d38 <HAL_RCC_OscConfig+0x53c>
 8003d5c:	e015      	b.n	8003d8a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d5e:	f7fe f9b7 	bl	80020d0 <HAL_GetTick>
 8003d62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d64:	e00a      	b.n	8003d7c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d66:	f7fe f9b3 	bl	80020d0 <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d901      	bls.n	8003d7c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e113      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d7c:	4b7f      	ldr	r3, [pc, #508]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1ed      	bne.n	8003d66 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d8a:	7ffb      	ldrb	r3, [r7, #31]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d105      	bne.n	8003d9c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d90:	4b7a      	ldr	r3, [pc, #488]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d94:	4a79      	ldr	r2, [pc, #484]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003d96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d9a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	f000 80fe 	beq.w	8003fa2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	f040 80d0 	bne.w	8003f50 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003db0:	4b72      	ldr	r3, [pc, #456]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	f003 0203 	and.w	r2, r3, #3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d130      	bne.n	8003e26 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dce:	3b01      	subs	r3, #1
 8003dd0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	d127      	bne.n	8003e26 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003de0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d11f      	bne.n	8003e26 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003df0:	2a07      	cmp	r2, #7
 8003df2:	bf14      	ite	ne
 8003df4:	2201      	movne	r2, #1
 8003df6:	2200      	moveq	r2, #0
 8003df8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d113      	bne.n	8003e26 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e08:	085b      	lsrs	r3, r3, #1
 8003e0a:	3b01      	subs	r3, #1
 8003e0c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d109      	bne.n	8003e26 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e1c:	085b      	lsrs	r3, r3, #1
 8003e1e:	3b01      	subs	r3, #1
 8003e20:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d06e      	beq.n	8003f04 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	2b0c      	cmp	r3, #12
 8003e2a:	d069      	beq.n	8003f00 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003e2c:	4b53      	ldr	r3, [pc, #332]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d105      	bne.n	8003e44 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003e38:	4b50      	ldr	r3, [pc, #320]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d001      	beq.n	8003e48 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e0ad      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003e48:	4b4c      	ldr	r3, [pc, #304]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a4b      	ldr	r2, [pc, #300]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003e4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e52:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e54:	f7fe f93c 	bl	80020d0 <HAL_GetTick>
 8003e58:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e5a:	e008      	b.n	8003e6e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e5c:	f7fe f938 	bl	80020d0 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d901      	bls.n	8003e6e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e09a      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e6e:	4b43      	ldr	r3, [pc, #268]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1f0      	bne.n	8003e5c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e7a:	4b40      	ldr	r3, [pc, #256]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003e7c:	68da      	ldr	r2, [r3, #12]
 8003e7e:	4b40      	ldr	r3, [pc, #256]	@ (8003f80 <HAL_RCC_OscConfig+0x784>)
 8003e80:	4013      	ands	r3, r2
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003e8a:	3a01      	subs	r2, #1
 8003e8c:	0112      	lsls	r2, r2, #4
 8003e8e:	4311      	orrs	r1, r2
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003e94:	0212      	lsls	r2, r2, #8
 8003e96:	4311      	orrs	r1, r2
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003e9c:	0852      	lsrs	r2, r2, #1
 8003e9e:	3a01      	subs	r2, #1
 8003ea0:	0552      	lsls	r2, r2, #21
 8003ea2:	4311      	orrs	r1, r2
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003ea8:	0852      	lsrs	r2, r2, #1
 8003eaa:	3a01      	subs	r2, #1
 8003eac:	0652      	lsls	r2, r2, #25
 8003eae:	4311      	orrs	r1, r2
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003eb4:	0912      	lsrs	r2, r2, #4
 8003eb6:	0452      	lsls	r2, r2, #17
 8003eb8:	430a      	orrs	r2, r1
 8003eba:	4930      	ldr	r1, [pc, #192]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003ec0:	4b2e      	ldr	r3, [pc, #184]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a2d      	ldr	r2, [pc, #180]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003ec6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003eca:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ecc:	4b2b      	ldr	r3, [pc, #172]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	4a2a      	ldr	r2, [pc, #168]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003ed2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ed6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ed8:	f7fe f8fa 	bl	80020d0 <HAL_GetTick>
 8003edc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ede:	e008      	b.n	8003ef2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ee0:	f7fe f8f6 	bl	80020d0 <HAL_GetTick>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d901      	bls.n	8003ef2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e058      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ef2:	4b22      	ldr	r3, [pc, #136]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d0f0      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003efe:	e050      	b.n	8003fa2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e04f      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f04:	4b1d      	ldr	r3, [pc, #116]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d148      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003f10:	4b1a      	ldr	r3, [pc, #104]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a19      	ldr	r2, [pc, #100]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003f16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f1a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f1c:	4b17      	ldr	r3, [pc, #92]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	4a16      	ldr	r2, [pc, #88]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003f22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f26:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003f28:	f7fe f8d2 	bl	80020d0 <HAL_GetTick>
 8003f2c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f2e:	e008      	b.n	8003f42 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f30:	f7fe f8ce 	bl	80020d0 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d901      	bls.n	8003f42 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e030      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f42:	4b0e      	ldr	r3, [pc, #56]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d0f0      	beq.n	8003f30 <HAL_RCC_OscConfig+0x734>
 8003f4e:	e028      	b.n	8003fa2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f50:	69bb      	ldr	r3, [r7, #24]
 8003f52:	2b0c      	cmp	r3, #12
 8003f54:	d023      	beq.n	8003f9e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f56:	4b09      	ldr	r3, [pc, #36]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a08      	ldr	r2, [pc, #32]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003f5c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f62:	f7fe f8b5 	bl	80020d0 <HAL_GetTick>
 8003f66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f68:	e00c      	b.n	8003f84 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f6a:	f7fe f8b1 	bl	80020d0 <HAL_GetTick>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d905      	bls.n	8003f84 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e013      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
 8003f7c:	40021000 	.word	0x40021000
 8003f80:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f84:	4b09      	ldr	r3, [pc, #36]	@ (8003fac <HAL_RCC_OscConfig+0x7b0>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d1ec      	bne.n	8003f6a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003f90:	4b06      	ldr	r3, [pc, #24]	@ (8003fac <HAL_RCC_OscConfig+0x7b0>)
 8003f92:	68da      	ldr	r2, [r3, #12]
 8003f94:	4905      	ldr	r1, [pc, #20]	@ (8003fac <HAL_RCC_OscConfig+0x7b0>)
 8003f96:	4b06      	ldr	r3, [pc, #24]	@ (8003fb0 <HAL_RCC_OscConfig+0x7b4>)
 8003f98:	4013      	ands	r3, r2
 8003f9a:	60cb      	str	r3, [r1, #12]
 8003f9c:	e001      	b.n	8003fa2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e000      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003fa2:	2300      	movs	r3, #0
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3720      	adds	r7, #32
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	40021000 	.word	0x40021000
 8003fb0:	feeefffc 	.word	0xfeeefffc

08003fb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d101      	bne.n	8003fc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e0e7      	b.n	8004198 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fc8:	4b75      	ldr	r3, [pc, #468]	@ (80041a0 <HAL_RCC_ClockConfig+0x1ec>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0307 	and.w	r3, r3, #7
 8003fd0:	683a      	ldr	r2, [r7, #0]
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d910      	bls.n	8003ff8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fd6:	4b72      	ldr	r3, [pc, #456]	@ (80041a0 <HAL_RCC_ClockConfig+0x1ec>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f023 0207 	bic.w	r2, r3, #7
 8003fde:	4970      	ldr	r1, [pc, #448]	@ (80041a0 <HAL_RCC_ClockConfig+0x1ec>)
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fe6:	4b6e      	ldr	r3, [pc, #440]	@ (80041a0 <HAL_RCC_ClockConfig+0x1ec>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0307 	and.w	r3, r3, #7
 8003fee:	683a      	ldr	r2, [r7, #0]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d001      	beq.n	8003ff8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e0cf      	b.n	8004198 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0302 	and.w	r3, r3, #2
 8004000:	2b00      	cmp	r3, #0
 8004002:	d010      	beq.n	8004026 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689a      	ldr	r2, [r3, #8]
 8004008:	4b66      	ldr	r3, [pc, #408]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004010:	429a      	cmp	r2, r3
 8004012:	d908      	bls.n	8004026 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004014:	4b63      	ldr	r3, [pc, #396]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	4960      	ldr	r1, [pc, #384]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 8004022:	4313      	orrs	r3, r2
 8004024:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	2b00      	cmp	r3, #0
 8004030:	d04c      	beq.n	80040cc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	2b03      	cmp	r3, #3
 8004038:	d107      	bne.n	800404a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800403a:	4b5a      	ldr	r3, [pc, #360]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d121      	bne.n	800408a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e0a6      	b.n	8004198 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	2b02      	cmp	r3, #2
 8004050:	d107      	bne.n	8004062 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004052:	4b54      	ldr	r3, [pc, #336]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800405a:	2b00      	cmp	r3, #0
 800405c:	d115      	bne.n	800408a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e09a      	b.n	8004198 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d107      	bne.n	800407a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800406a:	4b4e      	ldr	r3, [pc, #312]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0302 	and.w	r3, r3, #2
 8004072:	2b00      	cmp	r3, #0
 8004074:	d109      	bne.n	800408a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	e08e      	b.n	8004198 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800407a:	4b4a      	ldr	r3, [pc, #296]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004082:	2b00      	cmp	r3, #0
 8004084:	d101      	bne.n	800408a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e086      	b.n	8004198 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800408a:	4b46      	ldr	r3, [pc, #280]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f023 0203 	bic.w	r2, r3, #3
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	4943      	ldr	r1, [pc, #268]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 8004098:	4313      	orrs	r3, r2
 800409a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800409c:	f7fe f818 	bl	80020d0 <HAL_GetTick>
 80040a0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040a2:	e00a      	b.n	80040ba <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040a4:	f7fe f814 	bl	80020d0 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d901      	bls.n	80040ba <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e06e      	b.n	8004198 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ba:	4b3a      	ldr	r3, [pc, #232]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f003 020c 	and.w	r2, r3, #12
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d1eb      	bne.n	80040a4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0302 	and.w	r3, r3, #2
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d010      	beq.n	80040fa <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	689a      	ldr	r2, [r3, #8]
 80040dc:	4b31      	ldr	r3, [pc, #196]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d208      	bcs.n	80040fa <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040e8:	4b2e      	ldr	r3, [pc, #184]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	492b      	ldr	r1, [pc, #172]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040fa:	4b29      	ldr	r3, [pc, #164]	@ (80041a0 <HAL_RCC_ClockConfig+0x1ec>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0307 	and.w	r3, r3, #7
 8004102:	683a      	ldr	r2, [r7, #0]
 8004104:	429a      	cmp	r2, r3
 8004106:	d210      	bcs.n	800412a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004108:	4b25      	ldr	r3, [pc, #148]	@ (80041a0 <HAL_RCC_ClockConfig+0x1ec>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f023 0207 	bic.w	r2, r3, #7
 8004110:	4923      	ldr	r1, [pc, #140]	@ (80041a0 <HAL_RCC_ClockConfig+0x1ec>)
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	4313      	orrs	r3, r2
 8004116:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004118:	4b21      	ldr	r3, [pc, #132]	@ (80041a0 <HAL_RCC_ClockConfig+0x1ec>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 0307 	and.w	r3, r3, #7
 8004120:	683a      	ldr	r2, [r7, #0]
 8004122:	429a      	cmp	r2, r3
 8004124:	d001      	beq.n	800412a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e036      	b.n	8004198 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0304 	and.w	r3, r3, #4
 8004132:	2b00      	cmp	r3, #0
 8004134:	d008      	beq.n	8004148 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004136:	4b1b      	ldr	r3, [pc, #108]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	68db      	ldr	r3, [r3, #12]
 8004142:	4918      	ldr	r1, [pc, #96]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 8004144:	4313      	orrs	r3, r2
 8004146:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0308 	and.w	r3, r3, #8
 8004150:	2b00      	cmp	r3, #0
 8004152:	d009      	beq.n	8004168 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004154:	4b13      	ldr	r3, [pc, #76]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	691b      	ldr	r3, [r3, #16]
 8004160:	00db      	lsls	r3, r3, #3
 8004162:	4910      	ldr	r1, [pc, #64]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 8004164:	4313      	orrs	r3, r2
 8004166:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004168:	f000 f824 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 800416c:	4602      	mov	r2, r0
 800416e:	4b0d      	ldr	r3, [pc, #52]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	091b      	lsrs	r3, r3, #4
 8004174:	f003 030f 	and.w	r3, r3, #15
 8004178:	490b      	ldr	r1, [pc, #44]	@ (80041a8 <HAL_RCC_ClockConfig+0x1f4>)
 800417a:	5ccb      	ldrb	r3, [r1, r3]
 800417c:	f003 031f 	and.w	r3, r3, #31
 8004180:	fa22 f303 	lsr.w	r3, r2, r3
 8004184:	4a09      	ldr	r2, [pc, #36]	@ (80041ac <HAL_RCC_ClockConfig+0x1f8>)
 8004186:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004188:	4b09      	ldr	r3, [pc, #36]	@ (80041b0 <HAL_RCC_ClockConfig+0x1fc>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4618      	mov	r0, r3
 800418e:	f7fd fd2b 	bl	8001be8 <HAL_InitTick>
 8004192:	4603      	mov	r3, r0
 8004194:	72fb      	strb	r3, [r7, #11]

  return status;
 8004196:	7afb      	ldrb	r3, [r7, #11]
}
 8004198:	4618      	mov	r0, r3
 800419a:	3710      	adds	r7, #16
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}
 80041a0:	40022000 	.word	0x40022000
 80041a4:	40021000 	.word	0x40021000
 80041a8:	0800cc0c 	.word	0x0800cc0c
 80041ac:	20000000 	.word	0x20000000
 80041b0:	20000004 	.word	0x20000004

080041b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b089      	sub	sp, #36	@ 0x24
 80041b8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80041ba:	2300      	movs	r3, #0
 80041bc:	61fb      	str	r3, [r7, #28]
 80041be:	2300      	movs	r3, #0
 80041c0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041c2:	4b3e      	ldr	r3, [pc, #248]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x108>)
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	f003 030c 	and.w	r3, r3, #12
 80041ca:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041cc:	4b3b      	ldr	r3, [pc, #236]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x108>)
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	f003 0303 	and.w	r3, r3, #3
 80041d4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d005      	beq.n	80041e8 <HAL_RCC_GetSysClockFreq+0x34>
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	2b0c      	cmp	r3, #12
 80041e0:	d121      	bne.n	8004226 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d11e      	bne.n	8004226 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80041e8:	4b34      	ldr	r3, [pc, #208]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x108>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0308 	and.w	r3, r3, #8
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d107      	bne.n	8004204 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80041f4:	4b31      	ldr	r3, [pc, #196]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x108>)
 80041f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041fa:	0a1b      	lsrs	r3, r3, #8
 80041fc:	f003 030f 	and.w	r3, r3, #15
 8004200:	61fb      	str	r3, [r7, #28]
 8004202:	e005      	b.n	8004210 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004204:	4b2d      	ldr	r3, [pc, #180]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x108>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	091b      	lsrs	r3, r3, #4
 800420a:	f003 030f 	and.w	r3, r3, #15
 800420e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004210:	4a2b      	ldr	r2, [pc, #172]	@ (80042c0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004218:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d10d      	bne.n	800423c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004224:	e00a      	b.n	800423c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	2b04      	cmp	r3, #4
 800422a:	d102      	bne.n	8004232 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800422c:	4b25      	ldr	r3, [pc, #148]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800422e:	61bb      	str	r3, [r7, #24]
 8004230:	e004      	b.n	800423c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	2b08      	cmp	r3, #8
 8004236:	d101      	bne.n	800423c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004238:	4b23      	ldr	r3, [pc, #140]	@ (80042c8 <HAL_RCC_GetSysClockFreq+0x114>)
 800423a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	2b0c      	cmp	r3, #12
 8004240:	d134      	bne.n	80042ac <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004242:	4b1e      	ldr	r3, [pc, #120]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x108>)
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	f003 0303 	and.w	r3, r3, #3
 800424a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	2b02      	cmp	r3, #2
 8004250:	d003      	beq.n	800425a <HAL_RCC_GetSysClockFreq+0xa6>
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	2b03      	cmp	r3, #3
 8004256:	d003      	beq.n	8004260 <HAL_RCC_GetSysClockFreq+0xac>
 8004258:	e005      	b.n	8004266 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800425a:	4b1a      	ldr	r3, [pc, #104]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800425c:	617b      	str	r3, [r7, #20]
      break;
 800425e:	e005      	b.n	800426c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004260:	4b19      	ldr	r3, [pc, #100]	@ (80042c8 <HAL_RCC_GetSysClockFreq+0x114>)
 8004262:	617b      	str	r3, [r7, #20]
      break;
 8004264:	e002      	b.n	800426c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	617b      	str	r3, [r7, #20]
      break;
 800426a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800426c:	4b13      	ldr	r3, [pc, #76]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x108>)
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	091b      	lsrs	r3, r3, #4
 8004272:	f003 0307 	and.w	r3, r3, #7
 8004276:	3301      	adds	r3, #1
 8004278:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800427a:	4b10      	ldr	r3, [pc, #64]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x108>)
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	0a1b      	lsrs	r3, r3, #8
 8004280:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004284:	697a      	ldr	r2, [r7, #20]
 8004286:	fb03 f202 	mul.w	r2, r3, r2
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004290:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004292:	4b0a      	ldr	r3, [pc, #40]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x108>)
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	0e5b      	lsrs	r3, r3, #25
 8004298:	f003 0303 	and.w	r3, r3, #3
 800429c:	3301      	adds	r3, #1
 800429e:	005b      	lsls	r3, r3, #1
 80042a0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80042a2:	697a      	ldr	r2, [r7, #20]
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80042aa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80042ac:	69bb      	ldr	r3, [r7, #24]
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3724      	adds	r7, #36	@ 0x24
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr
 80042ba:	bf00      	nop
 80042bc:	40021000 	.word	0x40021000
 80042c0:	0800cc24 	.word	0x0800cc24
 80042c4:	00f42400 	.word	0x00f42400
 80042c8:	007a1200 	.word	0x007a1200

080042cc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042cc:	b480      	push	{r7}
 80042ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042d0:	4b03      	ldr	r3, [pc, #12]	@ (80042e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80042d2:	681b      	ldr	r3, [r3, #0]
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	20000000 	.word	0x20000000

080042e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80042e8:	f7ff fff0 	bl	80042cc <HAL_RCC_GetHCLKFreq>
 80042ec:	4602      	mov	r2, r0
 80042ee:	4b06      	ldr	r3, [pc, #24]	@ (8004308 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	0a1b      	lsrs	r3, r3, #8
 80042f4:	f003 0307 	and.w	r3, r3, #7
 80042f8:	4904      	ldr	r1, [pc, #16]	@ (800430c <HAL_RCC_GetPCLK1Freq+0x28>)
 80042fa:	5ccb      	ldrb	r3, [r1, r3]
 80042fc:	f003 031f 	and.w	r3, r3, #31
 8004300:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004304:	4618      	mov	r0, r3
 8004306:	bd80      	pop	{r7, pc}
 8004308:	40021000 	.word	0x40021000
 800430c:	0800cc1c 	.word	0x0800cc1c

08004310 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004314:	f7ff ffda 	bl	80042cc <HAL_RCC_GetHCLKFreq>
 8004318:	4602      	mov	r2, r0
 800431a:	4b06      	ldr	r3, [pc, #24]	@ (8004334 <HAL_RCC_GetPCLK2Freq+0x24>)
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	0adb      	lsrs	r3, r3, #11
 8004320:	f003 0307 	and.w	r3, r3, #7
 8004324:	4904      	ldr	r1, [pc, #16]	@ (8004338 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004326:	5ccb      	ldrb	r3, [r1, r3]
 8004328:	f003 031f 	and.w	r3, r3, #31
 800432c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004330:	4618      	mov	r0, r3
 8004332:	bd80      	pop	{r7, pc}
 8004334:	40021000 	.word	0x40021000
 8004338:	0800cc1c 	.word	0x0800cc1c

0800433c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800433c:	b480      	push	{r7}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
 8004344:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	220f      	movs	r2, #15
 800434a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800434c:	4b12      	ldr	r3, [pc, #72]	@ (8004398 <HAL_RCC_GetClockConfig+0x5c>)
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	f003 0203 	and.w	r2, r3, #3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004358:	4b0f      	ldr	r3, [pc, #60]	@ (8004398 <HAL_RCC_GetClockConfig+0x5c>)
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004364:	4b0c      	ldr	r3, [pc, #48]	@ (8004398 <HAL_RCC_GetClockConfig+0x5c>)
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004370:	4b09      	ldr	r3, [pc, #36]	@ (8004398 <HAL_RCC_GetClockConfig+0x5c>)
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	08db      	lsrs	r3, r3, #3
 8004376:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800437e:	4b07      	ldr	r3, [pc, #28]	@ (800439c <HAL_RCC_GetClockConfig+0x60>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0207 	and.w	r2, r3, #7
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	601a      	str	r2, [r3, #0]
}
 800438a:	bf00      	nop
 800438c:	370c      	adds	r7, #12
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr
 8004396:	bf00      	nop
 8004398:	40021000 	.word	0x40021000
 800439c:	40022000 	.word	0x40022000

080043a0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b086      	sub	sp, #24
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80043a8:	2300      	movs	r3, #0
 80043aa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80043ac:	4b2a      	ldr	r3, [pc, #168]	@ (8004458 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d003      	beq.n	80043c0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80043b8:	f7ff f9bc 	bl	8003734 <HAL_PWREx_GetVoltageRange>
 80043bc:	6178      	str	r0, [r7, #20]
 80043be:	e014      	b.n	80043ea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80043c0:	4b25      	ldr	r3, [pc, #148]	@ (8004458 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043c4:	4a24      	ldr	r2, [pc, #144]	@ (8004458 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80043cc:	4b22      	ldr	r3, [pc, #136]	@ (8004458 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043d4:	60fb      	str	r3, [r7, #12]
 80043d6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80043d8:	f7ff f9ac 	bl	8003734 <HAL_PWREx_GetVoltageRange>
 80043dc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80043de:	4b1e      	ldr	r3, [pc, #120]	@ (8004458 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043e2:	4a1d      	ldr	r2, [pc, #116]	@ (8004458 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043e8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043f0:	d10b      	bne.n	800440a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2b80      	cmp	r3, #128	@ 0x80
 80043f6:	d919      	bls.n	800442c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2ba0      	cmp	r3, #160	@ 0xa0
 80043fc:	d902      	bls.n	8004404 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80043fe:	2302      	movs	r3, #2
 8004400:	613b      	str	r3, [r7, #16]
 8004402:	e013      	b.n	800442c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004404:	2301      	movs	r3, #1
 8004406:	613b      	str	r3, [r7, #16]
 8004408:	e010      	b.n	800442c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2b80      	cmp	r3, #128	@ 0x80
 800440e:	d902      	bls.n	8004416 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004410:	2303      	movs	r3, #3
 8004412:	613b      	str	r3, [r7, #16]
 8004414:	e00a      	b.n	800442c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2b80      	cmp	r3, #128	@ 0x80
 800441a:	d102      	bne.n	8004422 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800441c:	2302      	movs	r3, #2
 800441e:	613b      	str	r3, [r7, #16]
 8004420:	e004      	b.n	800442c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2b70      	cmp	r3, #112	@ 0x70
 8004426:	d101      	bne.n	800442c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004428:	2301      	movs	r3, #1
 800442a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800442c:	4b0b      	ldr	r3, [pc, #44]	@ (800445c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f023 0207 	bic.w	r2, r3, #7
 8004434:	4909      	ldr	r1, [pc, #36]	@ (800445c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	4313      	orrs	r3, r2
 800443a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800443c:	4b07      	ldr	r3, [pc, #28]	@ (800445c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0307 	and.w	r3, r3, #7
 8004444:	693a      	ldr	r2, [r7, #16]
 8004446:	429a      	cmp	r2, r3
 8004448:	d001      	beq.n	800444e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e000      	b.n	8004450 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800444e:	2300      	movs	r3, #0
}
 8004450:	4618      	mov	r0, r3
 8004452:	3718      	adds	r7, #24
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}
 8004458:	40021000 	.word	0x40021000
 800445c:	40022000 	.word	0x40022000

08004460 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b086      	sub	sp, #24
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004468:	2300      	movs	r3, #0
 800446a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800446c:	2300      	movs	r3, #0
 800446e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004478:	2b00      	cmp	r3, #0
 800447a:	d041      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004480:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004484:	d02a      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004486:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800448a:	d824      	bhi.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800448c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004490:	d008      	beq.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004492:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004496:	d81e      	bhi.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004498:	2b00      	cmp	r3, #0
 800449a:	d00a      	beq.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800449c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044a0:	d010      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80044a2:	e018      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80044a4:	4b86      	ldr	r3, [pc, #536]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	4a85      	ldr	r2, [pc, #532]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044ae:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044b0:	e015      	b.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	3304      	adds	r3, #4
 80044b6:	2100      	movs	r1, #0
 80044b8:	4618      	mov	r0, r3
 80044ba:	f001 f829 	bl	8005510 <RCCEx_PLLSAI1_Config>
 80044be:	4603      	mov	r3, r0
 80044c0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044c2:	e00c      	b.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	3320      	adds	r3, #32
 80044c8:	2100      	movs	r1, #0
 80044ca:	4618      	mov	r0, r3
 80044cc:	f001 f914 	bl	80056f8 <RCCEx_PLLSAI2_Config>
 80044d0:	4603      	mov	r3, r0
 80044d2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044d4:	e003      	b.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	74fb      	strb	r3, [r7, #19]
      break;
 80044da:	e000      	b.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80044dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044de:	7cfb      	ldrb	r3, [r7, #19]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d10b      	bne.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80044e4:	4b76      	ldr	r3, [pc, #472]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044f2:	4973      	ldr	r1, [pc, #460]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044f4:	4313      	orrs	r3, r2
 80044f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80044fa:	e001      	b.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044fc:	7cfb      	ldrb	r3, [r7, #19]
 80044fe:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004508:	2b00      	cmp	r3, #0
 800450a:	d041      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004510:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004514:	d02a      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004516:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800451a:	d824      	bhi.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800451c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004520:	d008      	beq.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004522:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004526:	d81e      	bhi.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004528:	2b00      	cmp	r3, #0
 800452a:	d00a      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800452c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004530:	d010      	beq.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004532:	e018      	b.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004534:	4b62      	ldr	r3, [pc, #392]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	4a61      	ldr	r2, [pc, #388]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800453a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800453e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004540:	e015      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	3304      	adds	r3, #4
 8004546:	2100      	movs	r1, #0
 8004548:	4618      	mov	r0, r3
 800454a:	f000 ffe1 	bl	8005510 <RCCEx_PLLSAI1_Config>
 800454e:	4603      	mov	r3, r0
 8004550:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004552:	e00c      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	3320      	adds	r3, #32
 8004558:	2100      	movs	r1, #0
 800455a:	4618      	mov	r0, r3
 800455c:	f001 f8cc 	bl	80056f8 <RCCEx_PLLSAI2_Config>
 8004560:	4603      	mov	r3, r0
 8004562:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004564:	e003      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	74fb      	strb	r3, [r7, #19]
      break;
 800456a:	e000      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800456c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800456e:	7cfb      	ldrb	r3, [r7, #19]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d10b      	bne.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004574:	4b52      	ldr	r3, [pc, #328]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004576:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800457a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004582:	494f      	ldr	r1, [pc, #316]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004584:	4313      	orrs	r3, r2
 8004586:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800458a:	e001      	b.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800458c:	7cfb      	ldrb	r3, [r7, #19]
 800458e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004598:	2b00      	cmp	r3, #0
 800459a:	f000 80a0 	beq.w	80046de <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800459e:	2300      	movs	r3, #0
 80045a0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80045a2:	4b47      	ldr	r3, [pc, #284]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d101      	bne.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80045ae:	2301      	movs	r3, #1
 80045b0:	e000      	b.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80045b2:	2300      	movs	r3, #0
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d00d      	beq.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045b8:	4b41      	ldr	r3, [pc, #260]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045bc:	4a40      	ldr	r2, [pc, #256]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80045c4:	4b3e      	ldr	r3, [pc, #248]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045cc:	60bb      	str	r3, [r7, #8]
 80045ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045d0:	2301      	movs	r3, #1
 80045d2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045d4:	4b3b      	ldr	r3, [pc, #236]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a3a      	ldr	r2, [pc, #232]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80045da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045de:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80045e0:	f7fd fd76 	bl	80020d0 <HAL_GetTick>
 80045e4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80045e6:	e009      	b.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045e8:	f7fd fd72 	bl	80020d0 <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d902      	bls.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	74fb      	strb	r3, [r7, #19]
        break;
 80045fa:	e005      	b.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80045fc:	4b31      	ldr	r3, [pc, #196]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004604:	2b00      	cmp	r3, #0
 8004606:	d0ef      	beq.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004608:	7cfb      	ldrb	r3, [r7, #19]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d15c      	bne.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800460e:	4b2c      	ldr	r3, [pc, #176]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004610:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004614:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004618:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d01f      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004626:	697a      	ldr	r2, [r7, #20]
 8004628:	429a      	cmp	r2, r3
 800462a:	d019      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800462c:	4b24      	ldr	r3, [pc, #144]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800462e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004632:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004636:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004638:	4b21      	ldr	r3, [pc, #132]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800463a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800463e:	4a20      	ldr	r2, [pc, #128]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004640:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004644:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004648:	4b1d      	ldr	r3, [pc, #116]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800464a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800464e:	4a1c      	ldr	r2, [pc, #112]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004650:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004654:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004658:	4a19      	ldr	r2, [pc, #100]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	f003 0301 	and.w	r3, r3, #1
 8004666:	2b00      	cmp	r3, #0
 8004668:	d016      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800466a:	f7fd fd31 	bl	80020d0 <HAL_GetTick>
 800466e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004670:	e00b      	b.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004672:	f7fd fd2d 	bl	80020d0 <HAL_GetTick>
 8004676:	4602      	mov	r2, r0
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004680:	4293      	cmp	r3, r2
 8004682:	d902      	bls.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004684:	2303      	movs	r3, #3
 8004686:	74fb      	strb	r3, [r7, #19]
            break;
 8004688:	e006      	b.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800468a:	4b0d      	ldr	r3, [pc, #52]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800468c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004690:	f003 0302 	and.w	r3, r3, #2
 8004694:	2b00      	cmp	r3, #0
 8004696:	d0ec      	beq.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004698:	7cfb      	ldrb	r3, [r7, #19]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d10c      	bne.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800469e:	4b08      	ldr	r3, [pc, #32]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046ae:	4904      	ldr	r1, [pc, #16]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046b0:	4313      	orrs	r3, r2
 80046b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80046b6:	e009      	b.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80046b8:	7cfb      	ldrb	r3, [r7, #19]
 80046ba:	74bb      	strb	r3, [r7, #18]
 80046bc:	e006      	b.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80046be:	bf00      	nop
 80046c0:	40021000 	.word	0x40021000
 80046c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046c8:	7cfb      	ldrb	r3, [r7, #19]
 80046ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046cc:	7c7b      	ldrb	r3, [r7, #17]
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	d105      	bne.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046d2:	4b9e      	ldr	r3, [pc, #632]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046d6:	4a9d      	ldr	r2, [pc, #628]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046dc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d00a      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80046ea:	4b98      	ldr	r3, [pc, #608]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046f0:	f023 0203 	bic.w	r2, r3, #3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046f8:	4994      	ldr	r1, [pc, #592]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046fa:	4313      	orrs	r3, r2
 80046fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0302 	and.w	r3, r3, #2
 8004708:	2b00      	cmp	r3, #0
 800470a:	d00a      	beq.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800470c:	4b8f      	ldr	r3, [pc, #572]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800470e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004712:	f023 020c 	bic.w	r2, r3, #12
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800471a:	498c      	ldr	r1, [pc, #560]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800471c:	4313      	orrs	r3, r2
 800471e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 0304 	and.w	r3, r3, #4
 800472a:	2b00      	cmp	r3, #0
 800472c:	d00a      	beq.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800472e:	4b87      	ldr	r3, [pc, #540]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004730:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004734:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800473c:	4983      	ldr	r1, [pc, #524]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800473e:	4313      	orrs	r3, r2
 8004740:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f003 0308 	and.w	r3, r3, #8
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00a      	beq.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004750:	4b7e      	ldr	r3, [pc, #504]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004756:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800475e:	497b      	ldr	r1, [pc, #492]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004760:	4313      	orrs	r3, r2
 8004762:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 0310 	and.w	r3, r3, #16
 800476e:	2b00      	cmp	r3, #0
 8004770:	d00a      	beq.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004772:	4b76      	ldr	r3, [pc, #472]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004774:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004778:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004780:	4972      	ldr	r1, [pc, #456]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004782:	4313      	orrs	r3, r2
 8004784:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0320 	and.w	r3, r3, #32
 8004790:	2b00      	cmp	r3, #0
 8004792:	d00a      	beq.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004794:	4b6d      	ldr	r3, [pc, #436]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800479a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047a2:	496a      	ldr	r1, [pc, #424]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047a4:	4313      	orrs	r3, r2
 80047a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d00a      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80047b6:	4b65      	ldr	r3, [pc, #404]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047bc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047c4:	4961      	ldr	r1, [pc, #388]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047c6:	4313      	orrs	r3, r2
 80047c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d00a      	beq.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80047d8:	4b5c      	ldr	r3, [pc, #368]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047e6:	4959      	ldr	r1, [pc, #356]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047e8:	4313      	orrs	r3, r2
 80047ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d00a      	beq.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047fa:	4b54      	ldr	r3, [pc, #336]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004800:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004808:	4950      	ldr	r1, [pc, #320]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800480a:	4313      	orrs	r3, r2
 800480c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004818:	2b00      	cmp	r3, #0
 800481a:	d00a      	beq.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800481c:	4b4b      	ldr	r3, [pc, #300]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800481e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004822:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800482a:	4948      	ldr	r1, [pc, #288]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800482c:	4313      	orrs	r3, r2
 800482e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800483a:	2b00      	cmp	r3, #0
 800483c:	d00a      	beq.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800483e:	4b43      	ldr	r3, [pc, #268]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004840:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004844:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800484c:	493f      	ldr	r1, [pc, #252]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800484e:	4313      	orrs	r3, r2
 8004850:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800485c:	2b00      	cmp	r3, #0
 800485e:	d028      	beq.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004860:	4b3a      	ldr	r3, [pc, #232]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004862:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004866:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800486e:	4937      	ldr	r1, [pc, #220]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004870:	4313      	orrs	r3, r2
 8004872:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800487a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800487e:	d106      	bne.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004880:	4b32      	ldr	r3, [pc, #200]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	4a31      	ldr	r2, [pc, #196]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004886:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800488a:	60d3      	str	r3, [r2, #12]
 800488c:	e011      	b.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004892:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004896:	d10c      	bne.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	3304      	adds	r3, #4
 800489c:	2101      	movs	r1, #1
 800489e:	4618      	mov	r0, r3
 80048a0:	f000 fe36 	bl	8005510 <RCCEx_PLLSAI1_Config>
 80048a4:	4603      	mov	r3, r0
 80048a6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80048a8:	7cfb      	ldrb	r3, [r7, #19]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d001      	beq.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80048ae:	7cfb      	ldrb	r3, [r7, #19]
 80048b0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d028      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80048be:	4b23      	ldr	r3, [pc, #140]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048c4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048cc:	491f      	ldr	r1, [pc, #124]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048ce:	4313      	orrs	r3, r2
 80048d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048dc:	d106      	bne.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048de:	4b1b      	ldr	r3, [pc, #108]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048e0:	68db      	ldr	r3, [r3, #12]
 80048e2:	4a1a      	ldr	r2, [pc, #104]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048e8:	60d3      	str	r3, [r2, #12]
 80048ea:	e011      	b.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80048f4:	d10c      	bne.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	3304      	adds	r3, #4
 80048fa:	2101      	movs	r1, #1
 80048fc:	4618      	mov	r0, r3
 80048fe:	f000 fe07 	bl	8005510 <RCCEx_PLLSAI1_Config>
 8004902:	4603      	mov	r3, r0
 8004904:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004906:	7cfb      	ldrb	r3, [r7, #19]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d001      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800490c:	7cfb      	ldrb	r3, [r7, #19]
 800490e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d02b      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800491c:	4b0b      	ldr	r3, [pc, #44]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800491e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004922:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800492a:	4908      	ldr	r1, [pc, #32]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800492c:	4313      	orrs	r3, r2
 800492e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004936:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800493a:	d109      	bne.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800493c:	4b03      	ldr	r3, [pc, #12]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	4a02      	ldr	r2, [pc, #8]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004942:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004946:	60d3      	str	r3, [r2, #12]
 8004948:	e014      	b.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800494a:	bf00      	nop
 800494c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004954:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004958:	d10c      	bne.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	3304      	adds	r3, #4
 800495e:	2101      	movs	r1, #1
 8004960:	4618      	mov	r0, r3
 8004962:	f000 fdd5 	bl	8005510 <RCCEx_PLLSAI1_Config>
 8004966:	4603      	mov	r3, r0
 8004968:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800496a:	7cfb      	ldrb	r3, [r7, #19]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d001      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004970:	7cfb      	ldrb	r3, [r7, #19]
 8004972:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800497c:	2b00      	cmp	r3, #0
 800497e:	d02f      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004980:	4b2b      	ldr	r3, [pc, #172]	@ (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004982:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004986:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800498e:	4928      	ldr	r1, [pc, #160]	@ (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004990:	4313      	orrs	r3, r2
 8004992:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800499a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800499e:	d10d      	bne.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	3304      	adds	r3, #4
 80049a4:	2102      	movs	r1, #2
 80049a6:	4618      	mov	r0, r3
 80049a8:	f000 fdb2 	bl	8005510 <RCCEx_PLLSAI1_Config>
 80049ac:	4603      	mov	r3, r0
 80049ae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049b0:	7cfb      	ldrb	r3, [r7, #19]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d014      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80049b6:	7cfb      	ldrb	r3, [r7, #19]
 80049b8:	74bb      	strb	r3, [r7, #18]
 80049ba:	e011      	b.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049c4:	d10c      	bne.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	3320      	adds	r3, #32
 80049ca:	2102      	movs	r1, #2
 80049cc:	4618      	mov	r0, r3
 80049ce:	f000 fe93 	bl	80056f8 <RCCEx_PLLSAI2_Config>
 80049d2:	4603      	mov	r3, r0
 80049d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049d6:	7cfb      	ldrb	r3, [r7, #19]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d001      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80049dc:	7cfb      	ldrb	r3, [r7, #19]
 80049de:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d00a      	beq.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80049ec:	4b10      	ldr	r3, [pc, #64]	@ (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80049ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049f2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80049fa:	490d      	ldr	r1, [pc, #52]	@ (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80049fc:	4313      	orrs	r3, r2
 80049fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d00b      	beq.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004a0e:	4b08      	ldr	r3, [pc, #32]	@ (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a14:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a1e:	4904      	ldr	r1, [pc, #16]	@ (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a20:	4313      	orrs	r3, r2
 8004a22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004a26:	7cbb      	ldrb	r3, [r7, #18]
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3718      	adds	r7, #24
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	40021000 	.word	0x40021000

08004a34 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b088      	sub	sp, #32
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a46:	d13e      	bne.n	8004ac6 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004a48:	4bb2      	ldr	r3, [pc, #712]	@ (8004d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a52:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a5a:	d028      	beq.n	8004aae <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a62:	f200 8542 	bhi.w	80054ea <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a6c:	d005      	beq.n	8004a7a <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a74:	d00e      	beq.n	8004a94 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8004a76:	f000 bd38 	b.w	80054ea <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004a7a:	4ba6      	ldr	r3, [pc, #664]	@ (8004d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a80:	f003 0302 	and.w	r3, r3, #2
 8004a84:	2b02      	cmp	r3, #2
 8004a86:	f040 8532 	bne.w	80054ee <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8004a8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a8e:	61fb      	str	r3, [r7, #28]
      break;
 8004a90:	f000 bd2d 	b.w	80054ee <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004a94:	4b9f      	ldr	r3, [pc, #636]	@ (8004d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004a96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a9a:	f003 0302 	and.w	r3, r3, #2
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	f040 8527 	bne.w	80054f2 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8004aa4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004aa8:	61fb      	str	r3, [r7, #28]
      break;
 8004aaa:	f000 bd22 	b.w	80054f2 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004aae:	4b99      	ldr	r3, [pc, #612]	@ (8004d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ab6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004aba:	f040 851c 	bne.w	80054f6 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8004abe:	4b96      	ldr	r3, [pc, #600]	@ (8004d18 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8004ac0:	61fb      	str	r3, [r7, #28]
      break;
 8004ac2:	f000 bd18 	b.w	80054f6 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ac6:	4b93      	ldr	r3, [pc, #588]	@ (8004d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	f003 0303 	and.w	r3, r3, #3
 8004ace:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	2b03      	cmp	r3, #3
 8004ad4:	d036      	beq.n	8004b44 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	2b03      	cmp	r3, #3
 8004ada:	d840      	bhi.n	8004b5e <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	2b01      	cmp	r3, #1
 8004ae0:	d003      	beq.n	8004aea <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	2b02      	cmp	r3, #2
 8004ae6:	d020      	beq.n	8004b2a <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004ae8:	e039      	b.n	8004b5e <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004aea:	4b8a      	ldr	r3, [pc, #552]	@ (8004d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 0302 	and.w	r3, r3, #2
 8004af2:	2b02      	cmp	r3, #2
 8004af4:	d116      	bne.n	8004b24 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004af6:	4b87      	ldr	r3, [pc, #540]	@ (8004d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 0308 	and.w	r3, r3, #8
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d005      	beq.n	8004b0e <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8004b02:	4b84      	ldr	r3, [pc, #528]	@ (8004d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	091b      	lsrs	r3, r3, #4
 8004b08:	f003 030f 	and.w	r3, r3, #15
 8004b0c:	e005      	b.n	8004b1a <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8004b0e:	4b81      	ldr	r3, [pc, #516]	@ (8004d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004b10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b14:	0a1b      	lsrs	r3, r3, #8
 8004b16:	f003 030f 	and.w	r3, r3, #15
 8004b1a:	4a80      	ldr	r2, [pc, #512]	@ (8004d1c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8004b1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b20:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004b22:	e01f      	b.n	8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004b24:	2300      	movs	r3, #0
 8004b26:	61bb      	str	r3, [r7, #24]
      break;
 8004b28:	e01c      	b.n	8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004b2a:	4b7a      	ldr	r3, [pc, #488]	@ (8004d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b36:	d102      	bne.n	8004b3e <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8004b38:	4b79      	ldr	r3, [pc, #484]	@ (8004d20 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8004b3a:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004b3c:	e012      	b.n	8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	61bb      	str	r3, [r7, #24]
      break;
 8004b42:	e00f      	b.n	8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004b44:	4b73      	ldr	r3, [pc, #460]	@ (8004d14 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b4c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b50:	d102      	bne.n	8004b58 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8004b52:	4b74      	ldr	r3, [pc, #464]	@ (8004d24 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004b54:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004b56:	e005      	b.n	8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	61bb      	str	r3, [r7, #24]
      break;
 8004b5c:	e002      	b.n	8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	61bb      	str	r3, [r7, #24]
      break;
 8004b62:	bf00      	nop
    }

    switch(PeriphClk)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b6a:	f000 80dd 	beq.w	8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b74:	f200 84c1 	bhi.w	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b7e:	f000 80d3 	beq.w	8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b88:	f200 84b7 	bhi.w	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b92:	f000 835f 	beq.w	8005254 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b9c:	f200 84ad 	bhi.w	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ba6:	f000 847e 	beq.w	80054a6 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bb0:	f200 84a3 	bhi.w	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bba:	f000 82cd 	beq.w	8005158 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bc4:	f200 8499 	bhi.w	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bce:	f000 80ab 	beq.w	8004d28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bd8:	f200 848f 	bhi.w	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004be2:	f000 8090 	beq.w	8004d06 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bec:	f200 8485 	bhi.w	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bf6:	d07f      	beq.n	8004cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bfe:	f200 847c 	bhi.w	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c08:	f000 8403 	beq.w	8005412 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c12:	f200 8472 	bhi.w	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c1c:	f000 83af 	beq.w	800537e <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c26:	f200 8468 	bhi.w	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c30:	f000 8379 	beq.w	8005326 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c3a:	f200 845e 	bhi.w	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2b80      	cmp	r3, #128	@ 0x80
 8004c42:	f000 8344 	beq.w	80052ce <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2b80      	cmp	r3, #128	@ 0x80
 8004c4a:	f200 8456 	bhi.w	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2b20      	cmp	r3, #32
 8004c52:	d84b      	bhi.n	8004cec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	f000 844f 	beq.w	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	3b01      	subs	r3, #1
 8004c60:	2b1f      	cmp	r3, #31
 8004c62:	f200 844a 	bhi.w	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004c66:	a201      	add	r2, pc, #4	@ (adr r2, 8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8004c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c6c:	08004e55 	.word	0x08004e55
 8004c70:	08004ec3 	.word	0x08004ec3
 8004c74:	080054fb 	.word	0x080054fb
 8004c78:	08004f57 	.word	0x08004f57
 8004c7c:	080054fb 	.word	0x080054fb
 8004c80:	080054fb 	.word	0x080054fb
 8004c84:	080054fb 	.word	0x080054fb
 8004c88:	08004fdd 	.word	0x08004fdd
 8004c8c:	080054fb 	.word	0x080054fb
 8004c90:	080054fb 	.word	0x080054fb
 8004c94:	080054fb 	.word	0x080054fb
 8004c98:	080054fb 	.word	0x080054fb
 8004c9c:	080054fb 	.word	0x080054fb
 8004ca0:	080054fb 	.word	0x080054fb
 8004ca4:	080054fb 	.word	0x080054fb
 8004ca8:	08005055 	.word	0x08005055
 8004cac:	080054fb 	.word	0x080054fb
 8004cb0:	080054fb 	.word	0x080054fb
 8004cb4:	080054fb 	.word	0x080054fb
 8004cb8:	080054fb 	.word	0x080054fb
 8004cbc:	080054fb 	.word	0x080054fb
 8004cc0:	080054fb 	.word	0x080054fb
 8004cc4:	080054fb 	.word	0x080054fb
 8004cc8:	080054fb 	.word	0x080054fb
 8004ccc:	080054fb 	.word	0x080054fb
 8004cd0:	080054fb 	.word	0x080054fb
 8004cd4:	080054fb 	.word	0x080054fb
 8004cd8:	080054fb 	.word	0x080054fb
 8004cdc:	080054fb 	.word	0x080054fb
 8004ce0:	080054fb 	.word	0x080054fb
 8004ce4:	080054fb 	.word	0x080054fb
 8004ce8:	080050d7 	.word	0x080050d7
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2b40      	cmp	r3, #64	@ 0x40
 8004cf0:	f000 82c1 	beq.w	8005276 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8004cf4:	f000 bc01 	b.w	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8004cf8:	69b9      	ldr	r1, [r7, #24]
 8004cfa:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004cfe:	f000 fdd9 	bl	80058b4 <RCCEx_GetSAIxPeriphCLKFreq>
 8004d02:	61f8      	str	r0, [r7, #28]
      break;
 8004d04:	e3fa      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8004d06:	69b9      	ldr	r1, [r7, #24]
 8004d08:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004d0c:	f000 fdd2 	bl	80058b4 <RCCEx_GetSAIxPeriphCLKFreq>
 8004d10:	61f8      	str	r0, [r7, #28]
      break;
 8004d12:	e3f3      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004d14:	40021000 	.word	0x40021000
 8004d18:	0003d090 	.word	0x0003d090
 8004d1c:	0800cc24 	.word	0x0800cc24
 8004d20:	00f42400 	.word	0x00f42400
 8004d24:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8004d28:	4ba9      	ldr	r3, [pc, #676]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d2e:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004d32:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004d3a:	d00c      	beq.n	8004d56 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004d42:	d87f      	bhi.n	8004e44 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d4a:	d04e      	beq.n	8004dea <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d52:	d01d      	beq.n	8004d90 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8004d54:	e076      	b.n	8004e44 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004d56:	4b9e      	ldr	r3, [pc, #632]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0302 	and.w	r3, r3, #2
 8004d5e:	2b02      	cmp	r3, #2
 8004d60:	d172      	bne.n	8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004d62:	4b9b      	ldr	r3, [pc, #620]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 0308 	and.w	r3, r3, #8
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d005      	beq.n	8004d7a <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8004d6e:	4b98      	ldr	r3, [pc, #608]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	091b      	lsrs	r3, r3, #4
 8004d74:	f003 030f 	and.w	r3, r3, #15
 8004d78:	e005      	b.n	8004d86 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8004d7a:	4b95      	ldr	r3, [pc, #596]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d80:	0a1b      	lsrs	r3, r3, #8
 8004d82:	f003 030f 	and.w	r3, r3, #15
 8004d86:	4a93      	ldr	r2, [pc, #588]	@ (8004fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8004d88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d8c:	61fb      	str	r3, [r7, #28]
          break;
 8004d8e:	e05b      	b.n	8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8004d90:	4b8f      	ldr	r3, [pc, #572]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d98:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d9c:	d156      	bne.n	8004e4c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8004d9e:	4b8c      	ldr	r3, [pc, #560]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004da0:	68db      	ldr	r3, [r3, #12]
 8004da2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004da6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004daa:	d14f      	bne.n	8004e4c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004dac:	4b88      	ldr	r3, [pc, #544]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004dae:	68db      	ldr	r3, [r3, #12]
 8004db0:	0a1b      	lsrs	r3, r3, #8
 8004db2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004db6:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004db8:	69bb      	ldr	r3, [r7, #24]
 8004dba:	68fa      	ldr	r2, [r7, #12]
 8004dbc:	fb03 f202 	mul.w	r2, r3, r2
 8004dc0:	4b83      	ldr	r3, [pc, #524]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	091b      	lsrs	r3, r3, #4
 8004dc6:	f003 0307 	and.w	r3, r3, #7
 8004dca:	3301      	adds	r3, #1
 8004dcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dd0:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8004dd2:	4b7f      	ldr	r3, [pc, #508]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	0d5b      	lsrs	r3, r3, #21
 8004dd8:	f003 0303 	and.w	r3, r3, #3
 8004ddc:	3301      	adds	r3, #1
 8004dde:	005b      	lsls	r3, r3, #1
 8004de0:	69ba      	ldr	r2, [r7, #24]
 8004de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004de6:	61fb      	str	r3, [r7, #28]
          break;
 8004de8:	e030      	b.n	8004e4c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8004dea:	4b79      	ldr	r3, [pc, #484]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004df2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004df6:	d12b      	bne.n	8004e50 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8004df8:	4b75      	ldr	r3, [pc, #468]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004dfa:	691b      	ldr	r3, [r3, #16]
 8004dfc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e00:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e04:	d124      	bne.n	8004e50 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004e06:	4b72      	ldr	r3, [pc, #456]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004e08:	691b      	ldr	r3, [r3, #16]
 8004e0a:	0a1b      	lsrs	r3, r3, #8
 8004e0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e10:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004e12:	69bb      	ldr	r3, [r7, #24]
 8004e14:	68fa      	ldr	r2, [r7, #12]
 8004e16:	fb03 f202 	mul.w	r2, r3, r2
 8004e1a:	4b6d      	ldr	r3, [pc, #436]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004e1c:	68db      	ldr	r3, [r3, #12]
 8004e1e:	091b      	lsrs	r3, r3, #4
 8004e20:	f003 0307 	and.w	r3, r3, #7
 8004e24:	3301      	adds	r3, #1
 8004e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e2a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8004e2c:	4b68      	ldr	r3, [pc, #416]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004e2e:	691b      	ldr	r3, [r3, #16]
 8004e30:	0d5b      	lsrs	r3, r3, #21
 8004e32:	f003 0303 	and.w	r3, r3, #3
 8004e36:	3301      	adds	r3, #1
 8004e38:	005b      	lsls	r3, r3, #1
 8004e3a:	69ba      	ldr	r2, [r7, #24]
 8004e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e40:	61fb      	str	r3, [r7, #28]
          break;
 8004e42:	e005      	b.n	8004e50 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8004e44:	bf00      	nop
 8004e46:	e359      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e48:	bf00      	nop
 8004e4a:	e357      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e4c:	bf00      	nop
 8004e4e:	e355      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e50:	bf00      	nop
        break;
 8004e52:	e353      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004e54:	4b5e      	ldr	r3, [pc, #376]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e5a:	f003 0303 	and.w	r3, r3, #3
 8004e5e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	2b03      	cmp	r3, #3
 8004e64:	d827      	bhi.n	8004eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 8004e66:	a201      	add	r2, pc, #4	@ (adr r2, 8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8004e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e6c:	08004e7d 	.word	0x08004e7d
 8004e70:	08004e85 	.word	0x08004e85
 8004e74:	08004e8d 	.word	0x08004e8d
 8004e78:	08004ea1 	.word	0x08004ea1
          frequency = HAL_RCC_GetPCLK2Freq();
 8004e7c:	f7ff fa48 	bl	8004310 <HAL_RCC_GetPCLK2Freq>
 8004e80:	61f8      	str	r0, [r7, #28]
          break;
 8004e82:	e01d      	b.n	8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8004e84:	f7ff f996 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 8004e88:	61f8      	str	r0, [r7, #28]
          break;
 8004e8a:	e019      	b.n	8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004e8c:	4b50      	ldr	r3, [pc, #320]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e98:	d10f      	bne.n	8004eba <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8004e9a:	4b4f      	ldr	r3, [pc, #316]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004e9c:	61fb      	str	r3, [r7, #28]
          break;
 8004e9e:	e00c      	b.n	8004eba <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004ea0:	4b4b      	ldr	r3, [pc, #300]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ea6:	f003 0302 	and.w	r3, r3, #2
 8004eaa:	2b02      	cmp	r3, #2
 8004eac:	d107      	bne.n	8004ebe <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8004eae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004eb2:	61fb      	str	r3, [r7, #28]
          break;
 8004eb4:	e003      	b.n	8004ebe <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8004eb6:	bf00      	nop
 8004eb8:	e320      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004eba:	bf00      	nop
 8004ebc:	e31e      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ebe:	bf00      	nop
        break;
 8004ec0:	e31c      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004ec2:	4b43      	ldr	r3, [pc, #268]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ec8:	f003 030c 	and.w	r3, r3, #12
 8004ecc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	2b0c      	cmp	r3, #12
 8004ed2:	d83a      	bhi.n	8004f4a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8004ed4:	a201      	add	r2, pc, #4	@ (adr r2, 8004edc <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8004ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eda:	bf00      	nop
 8004edc:	08004f11 	.word	0x08004f11
 8004ee0:	08004f4b 	.word	0x08004f4b
 8004ee4:	08004f4b 	.word	0x08004f4b
 8004ee8:	08004f4b 	.word	0x08004f4b
 8004eec:	08004f19 	.word	0x08004f19
 8004ef0:	08004f4b 	.word	0x08004f4b
 8004ef4:	08004f4b 	.word	0x08004f4b
 8004ef8:	08004f4b 	.word	0x08004f4b
 8004efc:	08004f21 	.word	0x08004f21
 8004f00:	08004f4b 	.word	0x08004f4b
 8004f04:	08004f4b 	.word	0x08004f4b
 8004f08:	08004f4b 	.word	0x08004f4b
 8004f0c:	08004f35 	.word	0x08004f35
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f10:	f7ff f9e8 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 8004f14:	61f8      	str	r0, [r7, #28]
          break;
 8004f16:	e01d      	b.n	8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8004f18:	f7ff f94c 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 8004f1c:	61f8      	str	r0, [r7, #28]
          break;
 8004f1e:	e019      	b.n	8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004f20:	4b2b      	ldr	r3, [pc, #172]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f2c:	d10f      	bne.n	8004f4e <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 8004f2e:	4b2a      	ldr	r3, [pc, #168]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004f30:	61fb      	str	r3, [r7, #28]
          break;
 8004f32:	e00c      	b.n	8004f4e <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004f34:	4b26      	ldr	r3, [pc, #152]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f3a:	f003 0302 	and.w	r3, r3, #2
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	d107      	bne.n	8004f52 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 8004f42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f46:	61fb      	str	r3, [r7, #28]
          break;
 8004f48:	e003      	b.n	8004f52 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 8004f4a:	bf00      	nop
 8004f4c:	e2d6      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f4e:	bf00      	nop
 8004f50:	e2d4      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f52:	bf00      	nop
        break;
 8004f54:	e2d2      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004f56:	4b1e      	ldr	r3, [pc, #120]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004f58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f5c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004f60:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	2b30      	cmp	r3, #48	@ 0x30
 8004f66:	d021      	beq.n	8004fac <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	2b30      	cmp	r3, #48	@ 0x30
 8004f6c:	d829      	bhi.n	8004fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	2b20      	cmp	r3, #32
 8004f72:	d011      	beq.n	8004f98 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	2b20      	cmp	r3, #32
 8004f78:	d823      	bhi.n	8004fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d003      	beq.n	8004f88 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	2b10      	cmp	r3, #16
 8004f84:	d004      	beq.n	8004f90 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 8004f86:	e01c      	b.n	8004fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f88:	f7ff f9ac 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 8004f8c:	61f8      	str	r0, [r7, #28]
          break;
 8004f8e:	e01d      	b.n	8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8004f90:	f7ff f910 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 8004f94:	61f8      	str	r0, [r7, #28]
          break;
 8004f96:	e019      	b.n	8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004f98:	4b0d      	ldr	r3, [pc, #52]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fa0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fa4:	d10f      	bne.n	8004fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8004fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004fa8:	61fb      	str	r3, [r7, #28]
          break;
 8004faa:	e00c      	b.n	8004fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004fac:	4b08      	ldr	r3, [pc, #32]	@ (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fb2:	f003 0302 	and.w	r3, r3, #2
 8004fb6:	2b02      	cmp	r3, #2
 8004fb8:	d107      	bne.n	8004fca <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8004fba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fbe:	61fb      	str	r3, [r7, #28]
          break;
 8004fc0:	e003      	b.n	8004fca <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8004fc2:	bf00      	nop
 8004fc4:	e29a      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004fc6:	bf00      	nop
 8004fc8:	e298      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004fca:	bf00      	nop
        break;
 8004fcc:	e296      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004fce:	bf00      	nop
 8004fd0:	40021000 	.word	0x40021000
 8004fd4:	0800cc24 	.word	0x0800cc24
 8004fd8:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004fdc:	4b9b      	ldr	r3, [pc, #620]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fe2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004fe6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	2bc0      	cmp	r3, #192	@ 0xc0
 8004fec:	d021      	beq.n	8005032 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ff2:	d829      	bhi.n	8005048 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	2b80      	cmp	r3, #128	@ 0x80
 8004ff8:	d011      	beq.n	800501e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	2b80      	cmp	r3, #128	@ 0x80
 8004ffe:	d823      	bhi.n	8005048 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d003      	beq.n	800500e <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	2b40      	cmp	r3, #64	@ 0x40
 800500a:	d004      	beq.n	8005016 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 800500c:	e01c      	b.n	8005048 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 800500e:	f7ff f969 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 8005012:	61f8      	str	r0, [r7, #28]
          break;
 8005014:	e01d      	b.n	8005052 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8005016:	f7ff f8cd 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 800501a:	61f8      	str	r0, [r7, #28]
          break;
 800501c:	e019      	b.n	8005052 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800501e:	4b8b      	ldr	r3, [pc, #556]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005026:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800502a:	d10f      	bne.n	800504c <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 800502c:	4b88      	ldr	r3, [pc, #544]	@ (8005250 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800502e:	61fb      	str	r3, [r7, #28]
          break;
 8005030:	e00c      	b.n	800504c <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005032:	4b86      	ldr	r3, [pc, #536]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005034:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005038:	f003 0302 	and.w	r3, r3, #2
 800503c:	2b02      	cmp	r3, #2
 800503e:	d107      	bne.n	8005050 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8005040:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005044:	61fb      	str	r3, [r7, #28]
          break;
 8005046:	e003      	b.n	8005050 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8005048:	bf00      	nop
 800504a:	e257      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800504c:	bf00      	nop
 800504e:	e255      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005050:	bf00      	nop
        break;
 8005052:	e253      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8005054:	4b7d      	ldr	r3, [pc, #500]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005056:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800505a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800505e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005066:	d025      	beq.n	80050b4 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800506e:	d82c      	bhi.n	80050ca <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005076:	d013      	beq.n	80050a0 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800507e:	d824      	bhi.n	80050ca <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d004      	beq.n	8005090 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800508c:	d004      	beq.n	8005098 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 800508e:	e01c      	b.n	80050ca <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005090:	f7ff f928 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 8005094:	61f8      	str	r0, [r7, #28]
          break;
 8005096:	e01d      	b.n	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8005098:	f7ff f88c 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 800509c:	61f8      	str	r0, [r7, #28]
          break;
 800509e:	e019      	b.n	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80050a0:	4b6a      	ldr	r3, [pc, #424]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050ac:	d10f      	bne.n	80050ce <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 80050ae:	4b68      	ldr	r3, [pc, #416]	@ (8005250 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80050b0:	61fb      	str	r3, [r7, #28]
          break;
 80050b2:	e00c      	b.n	80050ce <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80050b4:	4b65      	ldr	r3, [pc, #404]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80050b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ba:	f003 0302 	and.w	r3, r3, #2
 80050be:	2b02      	cmp	r3, #2
 80050c0:	d107      	bne.n	80050d2 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 80050c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050c6:	61fb      	str	r3, [r7, #28]
          break;
 80050c8:	e003      	b.n	80050d2 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 80050ca:	bf00      	nop
 80050cc:	e216      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80050ce:	bf00      	nop
 80050d0:	e214      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80050d2:	bf00      	nop
        break;
 80050d4:	e212      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80050d6:	4b5d      	ldr	r3, [pc, #372]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80050d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80050e0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80050e8:	d025      	beq.n	8005136 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80050f0:	d82c      	bhi.n	800514c <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050f8:	d013      	beq.n	8005122 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005100:	d824      	bhi.n	800514c <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d004      	beq.n	8005112 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800510e:	d004      	beq.n	800511a <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8005110:	e01c      	b.n	800514c <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005112:	f7ff f8e7 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 8005116:	61f8      	str	r0, [r7, #28]
          break;
 8005118:	e01d      	b.n	8005156 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 800511a:	f7ff f84b 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 800511e:	61f8      	str	r0, [r7, #28]
          break;
 8005120:	e019      	b.n	8005156 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005122:	4b4a      	ldr	r3, [pc, #296]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800512a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800512e:	d10f      	bne.n	8005150 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8005130:	4b47      	ldr	r3, [pc, #284]	@ (8005250 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8005132:	61fb      	str	r3, [r7, #28]
          break;
 8005134:	e00c      	b.n	8005150 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005136:	4b45      	ldr	r3, [pc, #276]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005138:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800513c:	f003 0302 	and.w	r3, r3, #2
 8005140:	2b02      	cmp	r3, #2
 8005142:	d107      	bne.n	8005154 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8005144:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005148:	61fb      	str	r3, [r7, #28]
          break;
 800514a:	e003      	b.n	8005154 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 800514c:	bf00      	nop
 800514e:	e1d5      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005150:	bf00      	nop
 8005152:	e1d3      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005154:	bf00      	nop
        break;
 8005156:	e1d1      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8005158:	4b3c      	ldr	r3, [pc, #240]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800515a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800515e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005162:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800516a:	d00c      	beq.n	8005186 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005172:	d864      	bhi.n	800523e <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800517a:	d008      	beq.n	800518e <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005182:	d030      	beq.n	80051e6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8005184:	e05b      	b.n	800523e <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8005186:	f7ff f815 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 800518a:	61f8      	str	r0, [r7, #28]
          break;
 800518c:	e05c      	b.n	8005248 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800518e:	4b2f      	ldr	r3, [pc, #188]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005196:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800519a:	d152      	bne.n	8005242 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 800519c:	4b2b      	ldr	r3, [pc, #172]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800519e:	691b      	ldr	r3, [r3, #16]
 80051a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d04c      	beq.n	8005242 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80051a8:	4b28      	ldr	r3, [pc, #160]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80051aa:	691b      	ldr	r3, [r3, #16]
 80051ac:	0a1b      	lsrs	r3, r3, #8
 80051ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051b2:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80051b4:	69bb      	ldr	r3, [r7, #24]
 80051b6:	68fa      	ldr	r2, [r7, #12]
 80051b8:	fb03 f202 	mul.w	r2, r3, r2
 80051bc:	4b23      	ldr	r3, [pc, #140]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	091b      	lsrs	r3, r3, #4
 80051c2:	f003 0307 	and.w	r3, r3, #7
 80051c6:	3301      	adds	r3, #1
 80051c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051cc:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 80051ce:	4b1f      	ldr	r3, [pc, #124]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80051d0:	691b      	ldr	r3, [r3, #16]
 80051d2:	0e5b      	lsrs	r3, r3, #25
 80051d4:	f003 0303 	and.w	r3, r3, #3
 80051d8:	3301      	adds	r3, #1
 80051da:	005b      	lsls	r3, r3, #1
 80051dc:	69ba      	ldr	r2, [r7, #24]
 80051de:	fbb2 f3f3 	udiv	r3, r2, r3
 80051e2:	61fb      	str	r3, [r7, #28]
          break;
 80051e4:	e02d      	b.n	8005242 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 80051e6:	4b19      	ldr	r3, [pc, #100]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051f2:	d128      	bne.n	8005246 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 80051f4:	4b15      	ldr	r3, [pc, #84]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80051f6:	695b      	ldr	r3, [r3, #20]
 80051f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d022      	beq.n	8005246 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005200:	4b12      	ldr	r3, [pc, #72]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005202:	695b      	ldr	r3, [r3, #20]
 8005204:	0a1b      	lsrs	r3, r3, #8
 8005206:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800520a:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800520c:	69bb      	ldr	r3, [r7, #24]
 800520e:	68fa      	ldr	r2, [r7, #12]
 8005210:	fb03 f202 	mul.w	r2, r3, r2
 8005214:	4b0d      	ldr	r3, [pc, #52]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	091b      	lsrs	r3, r3, #4
 800521a:	f003 0307 	and.w	r3, r3, #7
 800521e:	3301      	adds	r3, #1
 8005220:	fbb2 f3f3 	udiv	r3, r2, r3
 8005224:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8005226:	4b09      	ldr	r3, [pc, #36]	@ (800524c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005228:	695b      	ldr	r3, [r3, #20]
 800522a:	0e5b      	lsrs	r3, r3, #25
 800522c:	f003 0303 	and.w	r3, r3, #3
 8005230:	3301      	adds	r3, #1
 8005232:	005b      	lsls	r3, r3, #1
 8005234:	69ba      	ldr	r2, [r7, #24]
 8005236:	fbb2 f3f3 	udiv	r3, r2, r3
 800523a:	61fb      	str	r3, [r7, #28]
          break;
 800523c:	e003      	b.n	8005246 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 800523e:	bf00      	nop
 8005240:	e15c      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005242:	bf00      	nop
 8005244:	e15a      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005246:	bf00      	nop
        break;
 8005248:	e158      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800524a:	bf00      	nop
 800524c:	40021000 	.word	0x40021000
 8005250:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8005254:	4b9d      	ldr	r3, [pc, #628]	@ (80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800525a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800525e:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d103      	bne.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8005266:	f7ff f853 	bl	8004310 <HAL_RCC_GetPCLK2Freq>
 800526a:	61f8      	str	r0, [r7, #28]
        break;
 800526c:	e146      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 800526e:	f7fe ffa1 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 8005272:	61f8      	str	r0, [r7, #28]
        break;
 8005274:	e142      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8005276:	4b95      	ldr	r3, [pc, #596]	@ (80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005278:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800527c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005280:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005288:	d013      	beq.n	80052b2 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005290:	d819      	bhi.n	80052c6 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d004      	beq.n	80052a2 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800529e:	d004      	beq.n	80052aa <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 80052a0:	e011      	b.n	80052c6 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 80052a2:	f7ff f81f 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 80052a6:	61f8      	str	r0, [r7, #28]
          break;
 80052a8:	e010      	b.n	80052cc <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 80052aa:	f7fe ff83 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 80052ae:	61f8      	str	r0, [r7, #28]
          break;
 80052b0:	e00c      	b.n	80052cc <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80052b2:	4b86      	ldr	r3, [pc, #536]	@ (80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052be:	d104      	bne.n	80052ca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 80052c0:	4b83      	ldr	r3, [pc, #524]	@ (80054d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80052c2:	61fb      	str	r3, [r7, #28]
          break;
 80052c4:	e001      	b.n	80052ca <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 80052c6:	bf00      	nop
 80052c8:	e118      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80052ca:	bf00      	nop
        break;
 80052cc:	e116      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80052ce:	4b7f      	ldr	r3, [pc, #508]	@ (80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80052d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80052d8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052e0:	d013      	beq.n	800530a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052e8:	d819      	bhi.n	800531e <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d004      	beq.n	80052fa <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80052f6:	d004      	beq.n	8005302 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 80052f8:	e011      	b.n	800531e <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 80052fa:	f7fe fff3 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 80052fe:	61f8      	str	r0, [r7, #28]
          break;
 8005300:	e010      	b.n	8005324 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8005302:	f7fe ff57 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 8005306:	61f8      	str	r0, [r7, #28]
          break;
 8005308:	e00c      	b.n	8005324 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800530a:	4b70      	ldr	r3, [pc, #448]	@ (80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005312:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005316:	d104      	bne.n	8005322 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8005318:	4b6d      	ldr	r3, [pc, #436]	@ (80054d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800531a:	61fb      	str	r3, [r7, #28]
          break;
 800531c:	e001      	b.n	8005322 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 800531e:	bf00      	nop
 8005320:	e0ec      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005322:	bf00      	nop
        break;
 8005324:	e0ea      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8005326:	4b69      	ldr	r3, [pc, #420]	@ (80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800532c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005330:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005338:	d013      	beq.n	8005362 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005340:	d819      	bhi.n	8005376 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d004      	beq.n	8005352 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800534e:	d004      	beq.n	800535a <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8005350:	e011      	b.n	8005376 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005352:	f7fe ffc7 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 8005356:	61f8      	str	r0, [r7, #28]
          break;
 8005358:	e010      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 800535a:	f7fe ff2b 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 800535e:	61f8      	str	r0, [r7, #28]
          break;
 8005360:	e00c      	b.n	800537c <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005362:	4b5a      	ldr	r3, [pc, #360]	@ (80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800536a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800536e:	d104      	bne.n	800537a <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8005370:	4b57      	ldr	r3, [pc, #348]	@ (80054d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005372:	61fb      	str	r3, [r7, #28]
          break;
 8005374:	e001      	b.n	800537a <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8005376:	bf00      	nop
 8005378:	e0c0      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800537a:	bf00      	nop
        break;
 800537c:	e0be      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800537e:	4b53      	ldr	r3, [pc, #332]	@ (80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005380:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005384:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005388:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005390:	d02c      	beq.n	80053ec <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005398:	d833      	bhi.n	8005402 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80053a0:	d01a      	beq.n	80053d8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80053a8:	d82b      	bhi.n	8005402 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d004      	beq.n	80053ba <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80053b6:	d004      	beq.n	80053c2 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 80053b8:	e023      	b.n	8005402 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 80053ba:	f7fe ff93 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 80053be:	61f8      	str	r0, [r7, #28]
          break;
 80053c0:	e026      	b.n	8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80053c2:	4b42      	ldr	r3, [pc, #264]	@ (80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80053c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053c8:	f003 0302 	and.w	r3, r3, #2
 80053cc:	2b02      	cmp	r3, #2
 80053ce:	d11a      	bne.n	8005406 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 80053d0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80053d4:	61fb      	str	r3, [r7, #28]
          break;
 80053d6:	e016      	b.n	8005406 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80053d8:	4b3c      	ldr	r3, [pc, #240]	@ (80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053e4:	d111      	bne.n	800540a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 80053e6:	4b3a      	ldr	r3, [pc, #232]	@ (80054d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80053e8:	61fb      	str	r3, [r7, #28]
          break;
 80053ea:	e00e      	b.n	800540a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80053ec:	4b37      	ldr	r3, [pc, #220]	@ (80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80053ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053f2:	f003 0302 	and.w	r3, r3, #2
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	d109      	bne.n	800540e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 80053fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053fe:	61fb      	str	r3, [r7, #28]
          break;
 8005400:	e005      	b.n	800540e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8005402:	bf00      	nop
 8005404:	e07a      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005406:	bf00      	nop
 8005408:	e078      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800540a:	bf00      	nop
 800540c:	e076      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800540e:	bf00      	nop
        break;
 8005410:	e074      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8005412:	4b2e      	ldr	r3, [pc, #184]	@ (80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005418:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800541c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005424:	d02c      	beq.n	8005480 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800542c:	d833      	bhi.n	8005496 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005434:	d01a      	beq.n	800546c <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800543c:	d82b      	bhi.n	8005496 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d004      	beq.n	800544e <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800544a:	d004      	beq.n	8005456 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 800544c:	e023      	b.n	8005496 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 800544e:	f7fe ff49 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 8005452:	61f8      	str	r0, [r7, #28]
          break;
 8005454:	e026      	b.n	80054a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005456:	4b1d      	ldr	r3, [pc, #116]	@ (80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005458:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800545c:	f003 0302 	and.w	r3, r3, #2
 8005460:	2b02      	cmp	r3, #2
 8005462:	d11a      	bne.n	800549a <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8005464:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005468:	61fb      	str	r3, [r7, #28]
          break;
 800546a:	e016      	b.n	800549a <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800546c:	4b17      	ldr	r3, [pc, #92]	@ (80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005474:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005478:	d111      	bne.n	800549e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 800547a:	4b15      	ldr	r3, [pc, #84]	@ (80054d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800547c:	61fb      	str	r3, [r7, #28]
          break;
 800547e:	e00e      	b.n	800549e <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005480:	4b12      	ldr	r3, [pc, #72]	@ (80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005482:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005486:	f003 0302 	and.w	r3, r3, #2
 800548a:	2b02      	cmp	r3, #2
 800548c:	d109      	bne.n	80054a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 800548e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005492:	61fb      	str	r3, [r7, #28]
          break;
 8005494:	e005      	b.n	80054a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8005496:	bf00      	nop
 8005498:	e030      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800549a:	bf00      	nop
 800549c:	e02e      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800549e:	bf00      	nop
 80054a0:	e02c      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80054a2:	bf00      	nop
        break;
 80054a4:	e02a      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 80054a6:	4b09      	ldr	r3, [pc, #36]	@ (80054cc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80054a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ac:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80054b0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80054b2:	693b      	ldr	r3, [r7, #16]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d004      	beq.n	80054c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054be:	d009      	beq.n	80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 80054c0:	e012      	b.n	80054e8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 80054c2:	f7fe ff0f 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 80054c6:	61f8      	str	r0, [r7, #28]
          break;
 80054c8:	e00e      	b.n	80054e8 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 80054ca:	bf00      	nop
 80054cc:	40021000 	.word	0x40021000
 80054d0:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80054d4:	4b0c      	ldr	r3, [pc, #48]	@ (8005508 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054e0:	d101      	bne.n	80054e6 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 80054e2:	4b0a      	ldr	r3, [pc, #40]	@ (800550c <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 80054e4:	61fb      	str	r3, [r7, #28]
          break;
 80054e6:	bf00      	nop
        break;
 80054e8:	e008      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80054ea:	bf00      	nop
 80054ec:	e006      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80054ee:	bf00      	nop
 80054f0:	e004      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80054f2:	bf00      	nop
 80054f4:	e002      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80054f6:	bf00      	nop
 80054f8:	e000      	b.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 80054fa:	bf00      	nop
    }
  }

  return(frequency);
 80054fc:	69fb      	ldr	r3, [r7, #28]
}
 80054fe:	4618      	mov	r0, r3
 8005500:	3720      	adds	r7, #32
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}
 8005506:	bf00      	nop
 8005508:	40021000 	.word	0x40021000
 800550c:	00f42400 	.word	0x00f42400

08005510 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b084      	sub	sp, #16
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
 8005518:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800551a:	2300      	movs	r3, #0
 800551c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800551e:	4b75      	ldr	r3, [pc, #468]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	f003 0303 	and.w	r3, r3, #3
 8005526:	2b00      	cmp	r3, #0
 8005528:	d018      	beq.n	800555c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800552a:	4b72      	ldr	r3, [pc, #456]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	f003 0203 	and.w	r2, r3, #3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	429a      	cmp	r2, r3
 8005538:	d10d      	bne.n	8005556 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
       ||
 800553e:	2b00      	cmp	r3, #0
 8005540:	d009      	beq.n	8005556 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005542:	4b6c      	ldr	r3, [pc, #432]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	091b      	lsrs	r3, r3, #4
 8005548:	f003 0307 	and.w	r3, r3, #7
 800554c:	1c5a      	adds	r2, r3, #1
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	685b      	ldr	r3, [r3, #4]
       ||
 8005552:	429a      	cmp	r2, r3
 8005554:	d047      	beq.n	80055e6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	73fb      	strb	r3, [r7, #15]
 800555a:	e044      	b.n	80055e6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2b03      	cmp	r3, #3
 8005562:	d018      	beq.n	8005596 <RCCEx_PLLSAI1_Config+0x86>
 8005564:	2b03      	cmp	r3, #3
 8005566:	d825      	bhi.n	80055b4 <RCCEx_PLLSAI1_Config+0xa4>
 8005568:	2b01      	cmp	r3, #1
 800556a:	d002      	beq.n	8005572 <RCCEx_PLLSAI1_Config+0x62>
 800556c:	2b02      	cmp	r3, #2
 800556e:	d009      	beq.n	8005584 <RCCEx_PLLSAI1_Config+0x74>
 8005570:	e020      	b.n	80055b4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005572:	4b60      	ldr	r3, [pc, #384]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f003 0302 	and.w	r3, r3, #2
 800557a:	2b00      	cmp	r3, #0
 800557c:	d11d      	bne.n	80055ba <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005582:	e01a      	b.n	80055ba <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005584:	4b5b      	ldr	r3, [pc, #364]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800558c:	2b00      	cmp	r3, #0
 800558e:	d116      	bne.n	80055be <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005594:	e013      	b.n	80055be <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005596:	4b57      	ldr	r3, [pc, #348]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d10f      	bne.n	80055c2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80055a2:	4b54      	ldr	r3, [pc, #336]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d109      	bne.n	80055c2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80055b2:	e006      	b.n	80055c2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	73fb      	strb	r3, [r7, #15]
      break;
 80055b8:	e004      	b.n	80055c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80055ba:	bf00      	nop
 80055bc:	e002      	b.n	80055c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80055be:	bf00      	nop
 80055c0:	e000      	b.n	80055c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80055c2:	bf00      	nop
    }

    if(status == HAL_OK)
 80055c4:	7bfb      	ldrb	r3, [r7, #15]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d10d      	bne.n	80055e6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80055ca:	4b4a      	ldr	r3, [pc, #296]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6819      	ldr	r1, [r3, #0]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	3b01      	subs	r3, #1
 80055dc:	011b      	lsls	r3, r3, #4
 80055de:	430b      	orrs	r3, r1
 80055e0:	4944      	ldr	r1, [pc, #272]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055e2:	4313      	orrs	r3, r2
 80055e4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80055e6:	7bfb      	ldrb	r3, [r7, #15]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d17d      	bne.n	80056e8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80055ec:	4b41      	ldr	r3, [pc, #260]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a40      	ldr	r2, [pc, #256]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80055f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055f8:	f7fc fd6a 	bl	80020d0 <HAL_GetTick>
 80055fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80055fe:	e009      	b.n	8005614 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005600:	f7fc fd66 	bl	80020d0 <HAL_GetTick>
 8005604:	4602      	mov	r2, r0
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	1ad3      	subs	r3, r2, r3
 800560a:	2b02      	cmp	r3, #2
 800560c:	d902      	bls.n	8005614 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800560e:	2303      	movs	r3, #3
 8005610:	73fb      	strb	r3, [r7, #15]
        break;
 8005612:	e005      	b.n	8005620 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005614:	4b37      	ldr	r3, [pc, #220]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800561c:	2b00      	cmp	r3, #0
 800561e:	d1ef      	bne.n	8005600 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005620:	7bfb      	ldrb	r3, [r7, #15]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d160      	bne.n	80056e8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d111      	bne.n	8005650 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800562c:	4b31      	ldr	r3, [pc, #196]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800562e:	691b      	ldr	r3, [r3, #16]
 8005630:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005634:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005638:	687a      	ldr	r2, [r7, #4]
 800563a:	6892      	ldr	r2, [r2, #8]
 800563c:	0211      	lsls	r1, r2, #8
 800563e:	687a      	ldr	r2, [r7, #4]
 8005640:	68d2      	ldr	r2, [r2, #12]
 8005642:	0912      	lsrs	r2, r2, #4
 8005644:	0452      	lsls	r2, r2, #17
 8005646:	430a      	orrs	r2, r1
 8005648:	492a      	ldr	r1, [pc, #168]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800564a:	4313      	orrs	r3, r2
 800564c:	610b      	str	r3, [r1, #16]
 800564e:	e027      	b.n	80056a0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	2b01      	cmp	r3, #1
 8005654:	d112      	bne.n	800567c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005656:	4b27      	ldr	r3, [pc, #156]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005658:	691b      	ldr	r3, [r3, #16]
 800565a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800565e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	6892      	ldr	r2, [r2, #8]
 8005666:	0211      	lsls	r1, r2, #8
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	6912      	ldr	r2, [r2, #16]
 800566c:	0852      	lsrs	r2, r2, #1
 800566e:	3a01      	subs	r2, #1
 8005670:	0552      	lsls	r2, r2, #21
 8005672:	430a      	orrs	r2, r1
 8005674:	491f      	ldr	r1, [pc, #124]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005676:	4313      	orrs	r3, r2
 8005678:	610b      	str	r3, [r1, #16]
 800567a:	e011      	b.n	80056a0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800567c:	4b1d      	ldr	r3, [pc, #116]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800567e:	691b      	ldr	r3, [r3, #16]
 8005680:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005684:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005688:	687a      	ldr	r2, [r7, #4]
 800568a:	6892      	ldr	r2, [r2, #8]
 800568c:	0211      	lsls	r1, r2, #8
 800568e:	687a      	ldr	r2, [r7, #4]
 8005690:	6952      	ldr	r2, [r2, #20]
 8005692:	0852      	lsrs	r2, r2, #1
 8005694:	3a01      	subs	r2, #1
 8005696:	0652      	lsls	r2, r2, #25
 8005698:	430a      	orrs	r2, r1
 800569a:	4916      	ldr	r1, [pc, #88]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800569c:	4313      	orrs	r3, r2
 800569e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80056a0:	4b14      	ldr	r3, [pc, #80]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a13      	ldr	r2, [pc, #76]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80056aa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056ac:	f7fc fd10 	bl	80020d0 <HAL_GetTick>
 80056b0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80056b2:	e009      	b.n	80056c8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80056b4:	f7fc fd0c 	bl	80020d0 <HAL_GetTick>
 80056b8:	4602      	mov	r2, r0
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	1ad3      	subs	r3, r2, r3
 80056be:	2b02      	cmp	r3, #2
 80056c0:	d902      	bls.n	80056c8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80056c2:	2303      	movs	r3, #3
 80056c4:	73fb      	strb	r3, [r7, #15]
          break;
 80056c6:	e005      	b.n	80056d4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80056c8:	4b0a      	ldr	r3, [pc, #40]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d0ef      	beq.n	80056b4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80056d4:	7bfb      	ldrb	r3, [r7, #15]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d106      	bne.n	80056e8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80056da:	4b06      	ldr	r3, [pc, #24]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056dc:	691a      	ldr	r2, [r3, #16]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	699b      	ldr	r3, [r3, #24]
 80056e2:	4904      	ldr	r1, [pc, #16]	@ (80056f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056e4:	4313      	orrs	r3, r2
 80056e6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80056e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3710      	adds	r7, #16
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	40021000 	.word	0x40021000

080056f8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b084      	sub	sp, #16
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
 8005700:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005702:	2300      	movs	r3, #0
 8005704:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005706:	4b6a      	ldr	r3, [pc, #424]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	f003 0303 	and.w	r3, r3, #3
 800570e:	2b00      	cmp	r3, #0
 8005710:	d018      	beq.n	8005744 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005712:	4b67      	ldr	r3, [pc, #412]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005714:	68db      	ldr	r3, [r3, #12]
 8005716:	f003 0203 	and.w	r2, r3, #3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	429a      	cmp	r2, r3
 8005720:	d10d      	bne.n	800573e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
       ||
 8005726:	2b00      	cmp	r3, #0
 8005728:	d009      	beq.n	800573e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800572a:	4b61      	ldr	r3, [pc, #388]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	091b      	lsrs	r3, r3, #4
 8005730:	f003 0307 	and.w	r3, r3, #7
 8005734:	1c5a      	adds	r2, r3, #1
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	685b      	ldr	r3, [r3, #4]
       ||
 800573a:	429a      	cmp	r2, r3
 800573c:	d047      	beq.n	80057ce <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	73fb      	strb	r3, [r7, #15]
 8005742:	e044      	b.n	80057ce <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	2b03      	cmp	r3, #3
 800574a:	d018      	beq.n	800577e <RCCEx_PLLSAI2_Config+0x86>
 800574c:	2b03      	cmp	r3, #3
 800574e:	d825      	bhi.n	800579c <RCCEx_PLLSAI2_Config+0xa4>
 8005750:	2b01      	cmp	r3, #1
 8005752:	d002      	beq.n	800575a <RCCEx_PLLSAI2_Config+0x62>
 8005754:	2b02      	cmp	r3, #2
 8005756:	d009      	beq.n	800576c <RCCEx_PLLSAI2_Config+0x74>
 8005758:	e020      	b.n	800579c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800575a:	4b55      	ldr	r3, [pc, #340]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f003 0302 	and.w	r3, r3, #2
 8005762:	2b00      	cmp	r3, #0
 8005764:	d11d      	bne.n	80057a2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800576a:	e01a      	b.n	80057a2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800576c:	4b50      	ldr	r3, [pc, #320]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005774:	2b00      	cmp	r3, #0
 8005776:	d116      	bne.n	80057a6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800577c:	e013      	b.n	80057a6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800577e:	4b4c      	ldr	r3, [pc, #304]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005786:	2b00      	cmp	r3, #0
 8005788:	d10f      	bne.n	80057aa <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800578a:	4b49      	ldr	r3, [pc, #292]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005792:	2b00      	cmp	r3, #0
 8005794:	d109      	bne.n	80057aa <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005796:	2301      	movs	r3, #1
 8005798:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800579a:	e006      	b.n	80057aa <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800579c:	2301      	movs	r3, #1
 800579e:	73fb      	strb	r3, [r7, #15]
      break;
 80057a0:	e004      	b.n	80057ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80057a2:	bf00      	nop
 80057a4:	e002      	b.n	80057ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80057a6:	bf00      	nop
 80057a8:	e000      	b.n	80057ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80057aa:	bf00      	nop
    }

    if(status == HAL_OK)
 80057ac:	7bfb      	ldrb	r3, [r7, #15]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d10d      	bne.n	80057ce <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80057b2:	4b3f      	ldr	r3, [pc, #252]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057b4:	68db      	ldr	r3, [r3, #12]
 80057b6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6819      	ldr	r1, [r3, #0]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	3b01      	subs	r3, #1
 80057c4:	011b      	lsls	r3, r3, #4
 80057c6:	430b      	orrs	r3, r1
 80057c8:	4939      	ldr	r1, [pc, #228]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057ca:	4313      	orrs	r3, r2
 80057cc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80057ce:	7bfb      	ldrb	r3, [r7, #15]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d167      	bne.n	80058a4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80057d4:	4b36      	ldr	r3, [pc, #216]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a35      	ldr	r2, [pc, #212]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057e0:	f7fc fc76 	bl	80020d0 <HAL_GetTick>
 80057e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80057e6:	e009      	b.n	80057fc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80057e8:	f7fc fc72 	bl	80020d0 <HAL_GetTick>
 80057ec:	4602      	mov	r2, r0
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	1ad3      	subs	r3, r2, r3
 80057f2:	2b02      	cmp	r3, #2
 80057f4:	d902      	bls.n	80057fc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80057f6:	2303      	movs	r3, #3
 80057f8:	73fb      	strb	r3, [r7, #15]
        break;
 80057fa:	e005      	b.n	8005808 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80057fc:	4b2c      	ldr	r3, [pc, #176]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005804:	2b00      	cmp	r3, #0
 8005806:	d1ef      	bne.n	80057e8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005808:	7bfb      	ldrb	r3, [r7, #15]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d14a      	bne.n	80058a4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d111      	bne.n	8005838 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005814:	4b26      	ldr	r3, [pc, #152]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005816:	695b      	ldr	r3, [r3, #20]
 8005818:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800581c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	6892      	ldr	r2, [r2, #8]
 8005824:	0211      	lsls	r1, r2, #8
 8005826:	687a      	ldr	r2, [r7, #4]
 8005828:	68d2      	ldr	r2, [r2, #12]
 800582a:	0912      	lsrs	r2, r2, #4
 800582c:	0452      	lsls	r2, r2, #17
 800582e:	430a      	orrs	r2, r1
 8005830:	491f      	ldr	r1, [pc, #124]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005832:	4313      	orrs	r3, r2
 8005834:	614b      	str	r3, [r1, #20]
 8005836:	e011      	b.n	800585c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005838:	4b1d      	ldr	r3, [pc, #116]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800583a:	695b      	ldr	r3, [r3, #20]
 800583c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005840:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005844:	687a      	ldr	r2, [r7, #4]
 8005846:	6892      	ldr	r2, [r2, #8]
 8005848:	0211      	lsls	r1, r2, #8
 800584a:	687a      	ldr	r2, [r7, #4]
 800584c:	6912      	ldr	r2, [r2, #16]
 800584e:	0852      	lsrs	r2, r2, #1
 8005850:	3a01      	subs	r2, #1
 8005852:	0652      	lsls	r2, r2, #25
 8005854:	430a      	orrs	r2, r1
 8005856:	4916      	ldr	r1, [pc, #88]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005858:	4313      	orrs	r3, r2
 800585a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800585c:	4b14      	ldr	r3, [pc, #80]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a13      	ldr	r2, [pc, #76]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005862:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005866:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005868:	f7fc fc32 	bl	80020d0 <HAL_GetTick>
 800586c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800586e:	e009      	b.n	8005884 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005870:	f7fc fc2e 	bl	80020d0 <HAL_GetTick>
 8005874:	4602      	mov	r2, r0
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	1ad3      	subs	r3, r2, r3
 800587a:	2b02      	cmp	r3, #2
 800587c:	d902      	bls.n	8005884 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800587e:	2303      	movs	r3, #3
 8005880:	73fb      	strb	r3, [r7, #15]
          break;
 8005882:	e005      	b.n	8005890 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005884:	4b0a      	ldr	r3, [pc, #40]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800588c:	2b00      	cmp	r3, #0
 800588e:	d0ef      	beq.n	8005870 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005890:	7bfb      	ldrb	r3, [r7, #15]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d106      	bne.n	80058a4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005896:	4b06      	ldr	r3, [pc, #24]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005898:	695a      	ldr	r2, [r3, #20]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	695b      	ldr	r3, [r3, #20]
 800589e:	4904      	ldr	r1, [pc, #16]	@ (80058b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058a0:	4313      	orrs	r3, r2
 80058a2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80058a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3710      	adds	r7, #16
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop
 80058b0:	40021000 	.word	0x40021000

080058b4 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b089      	sub	sp, #36	@ 0x24
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
 80058bc:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80058be:	2300      	movs	r3, #0
 80058c0:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80058c2:	2300      	movs	r3, #0
 80058c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80058c6:	2300      	movs	r3, #0
 80058c8:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058d0:	d10c      	bne.n	80058ec <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80058d2:	4b6e      	ldr	r3, [pc, #440]	@ (8005a8c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80058d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058d8:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80058dc:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80058e4:	d112      	bne.n	800590c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80058e6:	4b6a      	ldr	r3, [pc, #424]	@ (8005a90 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 80058e8:	61fb      	str	r3, [r7, #28]
 80058ea:	e00f      	b.n	800590c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058f2:	d10b      	bne.n	800590c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80058f4:	4b65      	ldr	r3, [pc, #404]	@ (8005a8c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80058f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058fa:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80058fe:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8005900:	69bb      	ldr	r3, [r7, #24]
 8005902:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005906:	d101      	bne.n	800590c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8005908:	4b61      	ldr	r3, [pc, #388]	@ (8005a90 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 800590a:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	2b00      	cmp	r3, #0
 8005910:	f040 80b4 	bne.w	8005a7c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8005918:	69bb      	ldr	r3, [r7, #24]
 800591a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800591e:	d003      	beq.n	8005928 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005926:	d135      	bne.n	8005994 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005928:	4b58      	ldr	r3, [pc, #352]	@ (8005a8c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005930:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005934:	f040 80a1 	bne.w	8005a7a <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8005938:	4b54      	ldr	r3, [pc, #336]	@ (8005a8c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800593a:	68db      	ldr	r3, [r3, #12]
 800593c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005940:	2b00      	cmp	r3, #0
 8005942:	f000 809a 	beq.w	8005a7a <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005946:	4b51      	ldr	r3, [pc, #324]	@ (8005a8c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	091b      	lsrs	r3, r3, #4
 800594c:	f003 0307 	and.w	r3, r3, #7
 8005950:	3301      	adds	r3, #1
 8005952:	693a      	ldr	r2, [r7, #16]
 8005954:	fbb2 f3f3 	udiv	r3, r2, r3
 8005958:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800595a:	4b4c      	ldr	r3, [pc, #304]	@ (8005a8c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800595c:	68db      	ldr	r3, [r3, #12]
 800595e:	0a1b      	lsrs	r3, r3, #8
 8005960:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005964:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d10a      	bne.n	8005982 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800596c:	4b47      	ldr	r3, [pc, #284]	@ (8005a8c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005974:	2b00      	cmp	r3, #0
 8005976:	d002      	beq.n	800597e <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8005978:	2311      	movs	r3, #17
 800597a:	617b      	str	r3, [r7, #20]
 800597c:	e001      	b.n	8005982 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 800597e:	2307      	movs	r3, #7
 8005980:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	fb03 f202 	mul.w	r2, r3, r2
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005990:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005992:	e072      	b.n	8005a7a <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8005994:	69bb      	ldr	r3, [r7, #24]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d133      	bne.n	8005a02 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800599a:	4b3c      	ldr	r3, [pc, #240]	@ (8005a8c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059a6:	d169      	bne.n	8005a7c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80059a8:	4b38      	ldr	r3, [pc, #224]	@ (8005a8c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80059aa:	691b      	ldr	r3, [r3, #16]
 80059ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d063      	beq.n	8005a7c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80059b4:	4b35      	ldr	r3, [pc, #212]	@ (8005a8c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	091b      	lsrs	r3, r3, #4
 80059ba:	f003 0307 	and.w	r3, r3, #7
 80059be:	3301      	adds	r3, #1
 80059c0:	693a      	ldr	r2, [r7, #16]
 80059c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80059c6:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80059c8:	4b30      	ldr	r3, [pc, #192]	@ (8005a8c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80059ca:	691b      	ldr	r3, [r3, #16]
 80059cc:	0a1b      	lsrs	r3, r3, #8
 80059ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059d2:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d10a      	bne.n	80059f0 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80059da:	4b2c      	ldr	r3, [pc, #176]	@ (8005a8c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80059dc:	691b      	ldr	r3, [r3, #16]
 80059de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d002      	beq.n	80059ec <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 80059e6:	2311      	movs	r3, #17
 80059e8:	617b      	str	r3, [r7, #20]
 80059ea:	e001      	b.n	80059f0 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 80059ec:	2307      	movs	r3, #7
 80059ee:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	68fa      	ldr	r2, [r7, #12]
 80059f4:	fb03 f202 	mul.w	r2, r3, r2
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80059fe:	61fb      	str	r3, [r7, #28]
 8005a00:	e03c      	b.n	8005a7c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a08:	d003      	beq.n	8005a12 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8005a0a:	69bb      	ldr	r3, [r7, #24]
 8005a0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005a10:	d134      	bne.n	8005a7c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8005a12:	4b1e      	ldr	r3, [pc, #120]	@ (8005a8c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a1e:	d12d      	bne.n	8005a7c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005a20:	4b1a      	ldr	r3, [pc, #104]	@ (8005a8c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005a22:	695b      	ldr	r3, [r3, #20]
 8005a24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d027      	beq.n	8005a7c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005a2c:	4b17      	ldr	r3, [pc, #92]	@ (8005a8c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	091b      	lsrs	r3, r3, #4
 8005a32:	f003 0307 	and.w	r3, r3, #7
 8005a36:	3301      	adds	r3, #1
 8005a38:	693a      	ldr	r2, [r7, #16]
 8005a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a3e:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005a40:	4b12      	ldr	r3, [pc, #72]	@ (8005a8c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005a42:	695b      	ldr	r3, [r3, #20]
 8005a44:	0a1b      	lsrs	r3, r3, #8
 8005a46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a4a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d10a      	bne.n	8005a68 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8005a52:	4b0e      	ldr	r3, [pc, #56]	@ (8005a8c <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005a54:	695b      	ldr	r3, [r3, #20]
 8005a56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d002      	beq.n	8005a64 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8005a5e:	2311      	movs	r3, #17
 8005a60:	617b      	str	r3, [r7, #20]
 8005a62:	e001      	b.n	8005a68 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8005a64:	2307      	movs	r3, #7
 8005a66:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	fb03 f202 	mul.w	r2, r3, r2
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a76:	61fb      	str	r3, [r7, #28]
 8005a78:	e000      	b.n	8005a7c <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005a7a:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8005a7c:	69fb      	ldr	r3, [r7, #28]
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3724      	adds	r7, #36	@ 0x24
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr
 8005a8a:	bf00      	nop
 8005a8c:	40021000 	.word	0x40021000
 8005a90:	001fff68 	.word	0x001fff68

08005a94 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b086      	sub	sp, #24
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	60f8      	str	r0, [r7, #12]
 8005a9c:	60b9      	str	r1, [r7, #8]
 8005a9e:	607a      	str	r2, [r7, #4]
 8005aa0:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	2b02      	cmp	r3, #2
 8005aa6:	d904      	bls.n	8005ab2 <HAL_SAI_InitProtocol+0x1e>
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	3b03      	subs	r3, #3
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d812      	bhi.n	8005ad6 <HAL_SAI_InitProtocol+0x42>
 8005ab0:	e008      	b.n	8005ac4 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	68b9      	ldr	r1, [r7, #8]
 8005ab8:	68f8      	ldr	r0, [r7, #12]
 8005aba:	f000 fce1 	bl	8006480 <SAI_InitI2S>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	75fb      	strb	r3, [r7, #23]
      break;
 8005ac2:	e00b      	b.n	8005adc <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	68b9      	ldr	r1, [r7, #8]
 8005aca:	68f8      	ldr	r0, [r7, #12]
 8005acc:	f000 fd8a 	bl	80065e4 <SAI_InitPCM>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	75fb      	strb	r3, [r7, #23]
      break;
 8005ad4:	e002      	b.n	8005adc <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	75fb      	strb	r3, [r7, #23]
      break;
 8005ada:	bf00      	nop
  }

  if (status == HAL_OK)
 8005adc:	7dfb      	ldrb	r3, [r7, #23]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d104      	bne.n	8005aec <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 8005ae2:	68f8      	ldr	r0, [r7, #12]
 8005ae4:	f000 f808 	bl	8005af8 <HAL_SAI_Init>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005aec:	7dfb      	ldrb	r3, [r7, #23]
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3718      	adds	r7, #24
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}
	...

08005af8 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b088      	sub	sp, #32
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d101      	bne.n	8005b0a <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	e155      	b.n	8005db6 <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005b10:	b2db      	uxtb	r3, r3
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d106      	bne.n	8005b24 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f7fb fb7e 	bl	8001220 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f000 fe17 	bl	8006758 <SAI_Disable>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d001      	beq.n	8005b34 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	e140      	b.n	8005db6 <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2202      	movs	r2, #2
 8005b38:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	68db      	ldr	r3, [r3, #12]
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	d00c      	beq.n	8005b5e <HAL_SAI_Init+0x66>
 8005b44:	2b02      	cmp	r3, #2
 8005b46:	d80d      	bhi.n	8005b64 <HAL_SAI_Init+0x6c>
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d002      	beq.n	8005b52 <HAL_SAI_Init+0x5a>
 8005b4c:	2b01      	cmp	r3, #1
 8005b4e:	d003      	beq.n	8005b58 <HAL_SAI_Init+0x60>
 8005b50:	e008      	b.n	8005b64 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8005b52:	2300      	movs	r3, #0
 8005b54:	61fb      	str	r3, [r7, #28]
      break;
 8005b56:	e008      	b.n	8005b6a <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8005b58:	2310      	movs	r3, #16
 8005b5a:	61fb      	str	r3, [r7, #28]
      break;
 8005b5c:	e005      	b.n	8005b6a <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8005b5e:	2320      	movs	r3, #32
 8005b60:	61fb      	str	r3, [r7, #28]
      break;
 8005b62:	e002      	b.n	8005b6a <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8005b64:	2300      	movs	r3, #0
 8005b66:	61fb      	str	r3, [r7, #28]
      break;
 8005b68:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	2b03      	cmp	r3, #3
 8005b70:	d81d      	bhi.n	8005bae <HAL_SAI_Init+0xb6>
 8005b72:	a201      	add	r2, pc, #4	@ (adr r2, 8005b78 <HAL_SAI_Init+0x80>)
 8005b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b78:	08005b89 	.word	0x08005b89
 8005b7c:	08005b8f 	.word	0x08005b8f
 8005b80:	08005b97 	.word	0x08005b97
 8005b84:	08005b9f 	.word	0x08005b9f
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	617b      	str	r3, [r7, #20]
      break;
 8005b8c:	e012      	b.n	8005bb4 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8005b8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005b92:	617b      	str	r3, [r7, #20]
      break;
 8005b94:	e00e      	b.n	8005bb4 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005b96:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005b9a:	617b      	str	r3, [r7, #20]
      break;
 8005b9c:	e00a      	b.n	8005bb4 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005b9e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005ba2:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	f043 0301 	orr.w	r3, r3, #1
 8005baa:	61fb      	str	r3, [r7, #28]
      break;
 8005bac:	e002      	b.n	8005bb4 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	617b      	str	r3, [r7, #20]
      break;
 8005bb2:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a81      	ldr	r2, [pc, #516]	@ (8005dc0 <HAL_SAI_Init+0x2c8>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d004      	beq.n	8005bc8 <HAL_SAI_Init+0xd0>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a80      	ldr	r2, [pc, #512]	@ (8005dc4 <HAL_SAI_Init+0x2cc>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d103      	bne.n	8005bd0 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8005bc8:	4a7f      	ldr	r2, [pc, #508]	@ (8005dc8 <HAL_SAI_Init+0x2d0>)
 8005bca:	69fb      	ldr	r3, [r7, #28]
 8005bcc:	6013      	str	r3, [r2, #0]
 8005bce:	e002      	b.n	8005bd6 <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8005bd0:	4a7e      	ldr	r2, [pc, #504]	@ (8005dcc <HAL_SAI_Init+0x2d4>)
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	69db      	ldr	r3, [r3, #28]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d041      	beq.n	8005c62 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a77      	ldr	r2, [pc, #476]	@ (8005dc0 <HAL_SAI_Init+0x2c8>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d004      	beq.n	8005bf2 <HAL_SAI_Init+0xfa>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a75      	ldr	r2, [pc, #468]	@ (8005dc4 <HAL_SAI_Init+0x2cc>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d105      	bne.n	8005bfe <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8005bf2:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005bf6:	f7fe ff1d 	bl	8004a34 <HAL_RCCEx_GetPeriphCLKFreq>
 8005bfa:	6138      	str	r0, [r7, #16]
 8005bfc:	e004      	b.n	8005c08 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8005bfe:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8005c02:	f7fe ff17 	bl	8004a34 <HAL_RCCEx_GetPeriphCLKFreq>
 8005c06:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8005c08:	693a      	ldr	r2, [r7, #16]
 8005c0a:	4613      	mov	r3, r2
 8005c0c:	009b      	lsls	r3, r3, #2
 8005c0e:	4413      	add	r3, r2
 8005c10:	005b      	lsls	r3, r3, #1
 8005c12:	461a      	mov	r2, r3
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	69db      	ldr	r3, [r3, #28]
 8005c18:	025b      	lsls	r3, r3, #9
 8005c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c1e:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	4a6b      	ldr	r2, [pc, #428]	@ (8005dd0 <HAL_SAI_Init+0x2d8>)
 8005c24:	fba2 2303 	umull	r2, r3, r2, r3
 8005c28:	08da      	lsrs	r2, r3, #3
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8005c2e:	68f9      	ldr	r1, [r7, #12]
 8005c30:	4b67      	ldr	r3, [pc, #412]	@ (8005dd0 <HAL_SAI_Init+0x2d8>)
 8005c32:	fba3 2301 	umull	r2, r3, r3, r1
 8005c36:	08da      	lsrs	r2, r3, #3
 8005c38:	4613      	mov	r3, r2
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	4413      	add	r3, r2
 8005c3e:	005b      	lsls	r3, r3, #1
 8005c40:	1aca      	subs	r2, r1, r3
 8005c42:	2a08      	cmp	r2, #8
 8005c44:	d904      	bls.n	8005c50 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6a1b      	ldr	r3, [r3, #32]
 8005c4a:	1c5a      	adds	r2, r3, #1
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c54:	2b04      	cmp	r3, #4
 8005c56:	d104      	bne.n	8005c62 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6a1b      	ldr	r3, [r3, #32]
 8005c5c:	085a      	lsrs	r2, r3, #1
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d003      	beq.n	8005c72 <HAL_SAI_Init+0x17a>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	2b02      	cmp	r3, #2
 8005c70:	d109      	bne.n	8005c86 <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c76:	2b01      	cmp	r3, #1
 8005c78:	d101      	bne.n	8005c7e <HAL_SAI_Init+0x186>
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	e001      	b.n	8005c82 <HAL_SAI_Init+0x18a>
 8005c7e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005c82:	61bb      	str	r3, [r7, #24]
 8005c84:	e008      	b.n	8005c98 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d102      	bne.n	8005c94 <HAL_SAI_Init+0x19c>
 8005c8e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005c92:	e000      	b.n	8005c96 <HAL_SAI_Init+0x19e>
 8005c94:	2300      	movs	r3, #0
 8005c96:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	6819      	ldr	r1, [r3, #0]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	4b4c      	ldr	r3, [pc, #304]	@ (8005dd4 <HAL_SAI_Init+0x2dc>)
 8005ca4:	400b      	ands	r3, r1
 8005ca6:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	6819      	ldr	r1, [r3, #0]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	685a      	ldr	r2, [r3, #4]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cb6:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005cbc:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cc2:	431a      	orrs	r2, r3
 8005cc4:	69bb      	ldr	r3, [r7, #24]
 8005cc6:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8005cd0:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	691b      	ldr	r3, [r3, #16]
 8005cd6:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005cdc:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6a1b      	ldr	r3, [r3, #32]
 8005ce2:	051b      	lsls	r3, r3, #20
 8005ce4:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	430a      	orrs	r2, r1
 8005cec:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	687a      	ldr	r2, [r7, #4]
 8005cf6:	6812      	ldr	r2, [r2, #0]
 8005cf8:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8005cfc:	f023 030f 	bic.w	r3, r3, #15
 8005d00:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	6859      	ldr	r1, [r3, #4]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	699a      	ldr	r2, [r3, #24]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d10:	431a      	orrs	r2, r3
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d16:	431a      	orrs	r2, r3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	430a      	orrs	r2, r1
 8005d1e:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	6899      	ldr	r1, [r3, #8]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681a      	ldr	r2, [r3, #0]
 8005d2a:	4b2b      	ldr	r3, [pc, #172]	@ (8005dd8 <HAL_SAI_Init+0x2e0>)
 8005d2c:	400b      	ands	r3, r1
 8005d2e:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	6899      	ldr	r1, [r3, #8]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d3a:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005d40:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8005d46:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8005d4c:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d52:	3b01      	subs	r3, #1
 8005d54:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8005d56:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	430a      	orrs	r2, r1
 8005d5e:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	68d9      	ldr	r1, [r3, #12]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8005d6e:	400b      	ands	r3, r1
 8005d70:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68d9      	ldr	r1, [r3, #12]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d80:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d86:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005d88:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d8e:	3b01      	subs	r3, #1
 8005d90:	021b      	lsls	r3, r3, #8
 8005d92:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	430a      	orrs	r2, r1
 8005d9a:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2201      	movs	r2, #1
 8005da8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8005db4:	2300      	movs	r3, #0
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3720      	adds	r7, #32
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}
 8005dbe:	bf00      	nop
 8005dc0:	40015404 	.word	0x40015404
 8005dc4:	40015424 	.word	0x40015424
 8005dc8:	40015400 	.word	0x40015400
 8005dcc:	40015800 	.word	0x40015800
 8005dd0:	cccccccd 	.word	0xcccccccd
 8005dd4:	ff05c010 	.word	0xff05c010
 8005dd8:	fff88000 	.word	0xfff88000

08005ddc <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b084      	sub	sp, #16
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005de4:	2300      	movs	r3, #0
 8005de6:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d101      	bne.n	8005df6 <HAL_SAI_Abort+0x1a>
 8005df2:	2302      	movs	r3, #2
 8005df4:	e053      	b.n	8005e9e <HAL_SAI_Abort+0xc2>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2201      	movs	r2, #1
 8005dfa:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f000 fcaa 	bl	8006758 <SAI_Disable>
 8005e04:	4603      	mov	r3, r0
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d001      	beq.n	8005e0e <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e1c:	d125      	bne.n	8005e6a <HAL_SAI_Abort+0x8e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005e2c:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005e34:	b2db      	uxtb	r3, r3
 8005e36:	2b12      	cmp	r3, #18
 8005e38:	d108      	bne.n	8005e4c <HAL_SAI_Abort+0x70>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d004      	beq.n	8005e4c <HAL_SAI_Abort+0x70>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e46:	4618      	mov	r0, r3
 8005e48:	f7fc fb6c 	bl	8002524 <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	2b22      	cmp	r3, #34	@ 0x22
 8005e56:	d108      	bne.n	8005e6a <HAL_SAI_Abort+0x8e>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d004      	beq.n	8005e6a <HAL_SAI_Abort+0x8e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e64:	4618      	mov	r0, r3
 8005e66:	f7fc fb5d 	bl	8002524 <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f04f 32ff 	mov.w	r2, #4294967295
 8005e7a:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	685a      	ldr	r2, [r3, #4]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f042 0208 	orr.w	r2, r2, #8
 8005e8a:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8005e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3710      	adds	r7, #16
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}
	...

08005ea8 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b086      	sub	sp, #24
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	4613      	mov	r3, r2
 8005eb4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8005eb6:	f7fc f90b 	bl	80020d0 <HAL_GetTick>
 8005eba:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d002      	beq.n	8005ec8 <HAL_SAI_Transmit_DMA+0x20>
 8005ec2:	88fb      	ldrh	r3, [r7, #6]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d101      	bne.n	8005ecc <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e093      	b.n	8005ff4 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005ed2:	b2db      	uxtb	r3, r3
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	f040 808c 	bne.w	8005ff2 <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	d101      	bne.n	8005ee8 <HAL_SAI_Transmit_DMA+0x40>
 8005ee4:	2302      	movs	r3, #2
 8005ee6:	e085      	b.n	8005ff4 <HAL_SAI_Transmit_DMA+0x14c>
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	68ba      	ldr	r2, [r7, #8]
 8005ef4:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	88fa      	ldrh	r2, [r7, #6]
 8005efa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	88fa      	ldrh	r2, [r7, #6]
 8005f02:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2212      	movs	r2, #18
 8005f12:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f1a:	4a38      	ldr	r2, [pc, #224]	@ (8005ffc <HAL_SAI_Transmit_DMA+0x154>)
 8005f1c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f22:	4a37      	ldr	r2, [pc, #220]	@ (8006000 <HAL_SAI_Transmit_DMA+0x158>)
 8005f24:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f2a:	4a36      	ldr	r2, [pc, #216]	@ (8006004 <HAL_SAI_Transmit_DMA+0x15c>)
 8005f2c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f32:	2200      	movs	r2, #0
 8005f34:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f3e:	4619      	mov	r1, r3
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	331c      	adds	r3, #28
 8005f46:	461a      	mov	r2, r3
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005f4e:	f7fc fa89 	bl	8002464 <HAL_DMA_Start_IT>
 8005f52:	4603      	mov	r3, r0
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d005      	beq.n	8005f64 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8005f60:	2301      	movs	r3, #1
 8005f62:	e047      	b.n	8005ff4 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005f64:	2100      	movs	r1, #0
 8005f66:	68f8      	ldr	r0, [r7, #12]
 8005f68:	f000 fbbe 	bl	80066e8 <SAI_InterruptFlag>
 8005f6c:	4601      	mov	r1, r0
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	691a      	ldr	r2, [r3, #16]
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	430a      	orrs	r2, r1
 8005f7a:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005f8a:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005f8c:	e015      	b.n	8005fba <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8005f8e:	f7fc f89f 	bl	80020d0 <HAL_GetTick>
 8005f92:	4602      	mov	r2, r0
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	1ad3      	subs	r3, r2, r3
 8005f98:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005f9c:	d90d      	bls.n	8005fba <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005fa4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e01c      	b.n	8005ff4 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	695b      	ldr	r3, [r3, #20]
 8005fc0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d0e2      	beq.n	8005f8e <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d107      	bne.n	8005fe6 <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005fe4:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	e000      	b.n	8005ff4 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8005ff2:	2302      	movs	r3, #2
  }
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3718      	adds	r7, #24
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}
 8005ffc:	0800682b 	.word	0x0800682b
 8006000:	080067cd 	.word	0x080067cd
 8006004:	080068c1 	.word	0x080068c1

08006008 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b084      	sub	sp, #16
 800600c:	af00      	add	r7, sp, #0
 800600e:	60f8      	str	r0, [r7, #12]
 8006010:	60b9      	str	r1, [r7, #8]
 8006012:	4613      	mov	r3, r2
 8006014:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d002      	beq.n	8006022 <HAL_SAI_Receive_DMA+0x1a>
 800601c:	88fb      	ldrh	r3, [r7, #6]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d101      	bne.n	8006026 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e074      	b.n	8006110 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800602c:	b2db      	uxtb	r3, r3
 800602e:	2b01      	cmp	r3, #1
 8006030:	d16d      	bne.n	800610e <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8006038:	2b01      	cmp	r3, #1
 800603a:	d101      	bne.n	8006040 <HAL_SAI_Receive_DMA+0x38>
 800603c:	2302      	movs	r3, #2
 800603e:	e067      	b.n	8006110 <HAL_SAI_Receive_DMA+0x108>
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2201      	movs	r2, #1
 8006044:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	68ba      	ldr	r2, [r7, #8]
 800604c:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	88fa      	ldrh	r2, [r7, #6]
 8006052:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	88fa      	ldrh	r2, [r7, #6]
 800605a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2200      	movs	r2, #0
 8006062:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2222      	movs	r2, #34	@ 0x22
 800606a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006072:	4a29      	ldr	r2, [pc, #164]	@ (8006118 <HAL_SAI_Receive_DMA+0x110>)
 8006074:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800607a:	4a28      	ldr	r2, [pc, #160]	@ (800611c <HAL_SAI_Receive_DMA+0x114>)
 800607c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006082:	4a27      	ldr	r2, [pc, #156]	@ (8006120 <HAL_SAI_Receive_DMA+0x118>)
 8006084:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800608a:	2200      	movs	r2, #0
 800608c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	331c      	adds	r3, #28
 8006098:	4619      	mov	r1, r3
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800609e:	461a      	mov	r2, r3
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80060a6:	f7fc f9dd 	bl	8002464 <HAL_DMA_Start_IT>
 80060aa:	4603      	mov	r3, r0
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d005      	beq.n	80060bc <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2200      	movs	r2, #0
 80060b4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	e029      	b.n	8006110 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80060bc:	2100      	movs	r1, #0
 80060be:	68f8      	ldr	r0, [r7, #12]
 80060c0:	f000 fb12 	bl	80066e8 <SAI_InterruptFlag>
 80060c4:	4601      	mov	r1, r0
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	691a      	ldr	r2, [r3, #16]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	430a      	orrs	r2, r1
 80060d2:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681a      	ldr	r2, [r3, #0]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80060e2:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d107      	bne.n	8006102 <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006100:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2200      	movs	r2, #0
 8006106:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800610a:	2300      	movs	r3, #0
 800610c:	e000      	b.n	8006110 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 800610e:	2302      	movs	r3, #2
  }
}
 8006110:	4618      	mov	r0, r3
 8006112:	3710      	adds	r7, #16
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}
 8006118:	080068a5 	.word	0x080068a5
 800611c:	08006847 	.word	0x08006847
 8006120:	080068c1 	.word	0x080068c1

08006124 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b086      	sub	sp, #24
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006132:	b2db      	uxtb	r3, r3
 8006134:	2b00      	cmp	r3, #0
 8006136:	f000 8192 	beq.w	800645e <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	695b      	ldr	r3, [r3, #20]
 8006140:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	691b      	ldr	r3, [r3, #16]
 8006148:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	f003 0308 	and.w	r3, r3, #8
 8006158:	2b00      	cmp	r3, #0
 800615a:	d009      	beq.n	8006170 <HAL_SAI_IRQHandler+0x4c>
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	f003 0308 	and.w	r3, r3, #8
 8006162:	2b00      	cmp	r3, #0
 8006164:	d004      	beq.n	8006170 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	4798      	blx	r3
 800616e:	e176      	b.n	800645e <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	f003 0301 	and.w	r3, r3, #1
 8006176:	2b00      	cmp	r3, #0
 8006178:	d01e      	beq.n	80061b8 <HAL_SAI_IRQHandler+0x94>
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	f003 0301 	and.w	r3, r3, #1
 8006180:	2b00      	cmp	r3, #0
 8006182:	d019      	beq.n	80061b8 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	2201      	movs	r2, #1
 800618a:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006192:	b2db      	uxtb	r3, r3
 8006194:	2b22      	cmp	r3, #34	@ 0x22
 8006196:	d101      	bne.n	800619c <HAL_SAI_IRQHandler+0x78>
 8006198:	2301      	movs	r3, #1
 800619a:	e000      	b.n	800619e <HAL_SAI_IRQHandler+0x7a>
 800619c:	2302      	movs	r3, #2
 800619e:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	431a      	orrs	r2, r3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f000 f95b 	bl	800646c <HAL_SAI_ErrorCallback>
 80061b6:	e152      	b.n	800645e <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	f003 0302 	and.w	r3, r3, #2
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d011      	beq.n	80061e6 <HAL_SAI_IRQHandler+0xc2>
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	f003 0302 	and.w	r3, r3, #2
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d00c      	beq.n	80061e6 <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2202      	movs	r2, #2
 80061d2:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061d8:	2b00      	cmp	r3, #0
 80061da:	f000 8140 	beq.w	800645e <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061e2:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 80061e4:	e13b      	b.n	800645e <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	f003 0320 	and.w	r3, r3, #32
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d055      	beq.n	800629c <HAL_SAI_IRQHandler+0x178>
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	f003 0320 	and.w	r3, r3, #32
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d050      	beq.n	800629c <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	2220      	movs	r2, #32
 8006200:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006208:	f043 0204 	orr.w	r2, r3, #4
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006218:	2b00      	cmp	r3, #0
 800621a:	d038      	beq.n	800628e <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006220:	2b00      	cmp	r3, #0
 8006222:	d016      	beq.n	8006252 <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006228:	4a8f      	ldr	r2, [pc, #572]	@ (8006468 <HAL_SAI_IRQHandler+0x344>)
 800622a:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006230:	4618      	mov	r0, r3
 8006232:	f7fc f9b5 	bl	80025a0 <HAL_DMA_Abort_IT>
 8006236:	4603      	mov	r3, r0
 8006238:	2b00      	cmp	r3, #0
 800623a:	d00a      	beq.n	8006252 <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006242:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f000 f90d 	bl	800646c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006256:	2b00      	cmp	r3, #0
 8006258:	f000 80fc 	beq.w	8006454 <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006260:	4a81      	ldr	r2, [pc, #516]	@ (8006468 <HAL_SAI_IRQHandler+0x344>)
 8006262:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006268:	4618      	mov	r0, r3
 800626a:	f7fc f999 	bl	80025a0 <HAL_DMA_Abort_IT>
 800626e:	4603      	mov	r3, r0
 8006270:	2b00      	cmp	r3, #0
 8006272:	f000 80ef 	beq.w	8006454 <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800627c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f000 f8f0 	bl	800646c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800628c:	e0e2      	b.n	8006454 <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f7ff fda4 	bl	8005ddc <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8006294:	6878      	ldr	r0, [r7, #4]
 8006296:	f000 f8e9 	bl	800646c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800629a:	e0db      	b.n	8006454 <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d055      	beq.n	8006352 <HAL_SAI_IRQHandler+0x22e>
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d050      	beq.n	8006352 <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	2240      	movs	r2, #64	@ 0x40
 80062b6:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062be:	f043 0208 	orr.w	r2, r3, #8
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d038      	beq.n	8006344 <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d016      	beq.n	8006308 <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80062de:	4a62      	ldr	r2, [pc, #392]	@ (8006468 <HAL_SAI_IRQHandler+0x344>)
 80062e0:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80062e6:	4618      	mov	r0, r3
 80062e8:	f7fc f95a 	bl	80025a0 <HAL_DMA_Abort_IT>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d00a      	beq.n	8006308 <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062f8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f000 f8b2 	bl	800646c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800630c:	2b00      	cmp	r3, #0
 800630e:	f000 80a3 	beq.w	8006458 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006316:	4a54      	ldr	r2, [pc, #336]	@ (8006468 <HAL_SAI_IRQHandler+0x344>)
 8006318:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800631e:	4618      	mov	r0, r3
 8006320:	f7fc f93e 	bl	80025a0 <HAL_DMA_Abort_IT>
 8006324:	4603      	mov	r3, r0
 8006326:	2b00      	cmp	r3, #0
 8006328:	f000 8096 	beq.w	8006458 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006332:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f000 f895 	bl	800646c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006342:	e089      	b.n	8006458 <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f7ff fd49 	bl	8005ddc <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	f000 f88e 	bl	800646c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006350:	e082      	b.n	8006458 <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	f003 0304 	and.w	r3, r3, #4
 8006358:	2b00      	cmp	r3, #0
 800635a:	d061      	beq.n	8006420 <HAL_SAI_IRQHandler+0x2fc>
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	f003 0304 	and.w	r3, r3, #4
 8006362:	2b00      	cmp	r3, #0
 8006364:	d05c      	beq.n	8006420 <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2204      	movs	r2, #4
 800636c:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006374:	f043 0220 	orr.w	r2, r3, #32
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006384:	2b00      	cmp	r3, #0
 8006386:	d036      	beq.n	80063f6 <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800638c:	2b00      	cmp	r3, #0
 800638e:	d016      	beq.n	80063be <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006394:	4a34      	ldr	r2, [pc, #208]	@ (8006468 <HAL_SAI_IRQHandler+0x344>)
 8006396:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800639c:	4618      	mov	r0, r3
 800639e:	f7fc f8ff 	bl	80025a0 <HAL_DMA_Abort_IT>
 80063a2:	4603      	mov	r3, r0
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d00a      	beq.n	80063be <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063ae:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f000 f857 	bl	800646c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d04a      	beq.n	800645c <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063ca:	4a27      	ldr	r2, [pc, #156]	@ (8006468 <HAL_SAI_IRQHandler+0x344>)
 80063cc:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063d2:	4618      	mov	r0, r3
 80063d4:	f7fc f8e4 	bl	80025a0 <HAL_DMA_Abort_IT>
 80063d8:	4603      	mov	r3, r0
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d03e      	beq.n	800645c <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063e4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f000 f83c 	bl	800646c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80063f4:	e032      	b.n	800645c <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	2200      	movs	r2, #0
 80063fc:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f04f 32ff 	mov.w	r2, #4294967295
 8006406:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f000 f827 	bl	800646c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800641e:	e01d      	b.n	800645c <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	f003 0310 	and.w	r3, r3, #16
 8006426:	2b00      	cmp	r3, #0
 8006428:	d019      	beq.n	800645e <HAL_SAI_IRQHandler+0x33a>
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	f003 0310 	and.w	r3, r3, #16
 8006430:	2b00      	cmp	r3, #0
 8006432:	d014      	beq.n	800645e <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	2210      	movs	r2, #16
 800643a:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006442:	f043 0210 	orr.w	r2, r3, #16
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f000 f80d 	bl	800646c <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8006452:	e004      	b.n	800645e <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006454:	bf00      	nop
 8006456:	e002      	b.n	800645e <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006458:	bf00      	nop
 800645a:	e000      	b.n	800645e <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800645c:	bf00      	nop
}
 800645e:	bf00      	nop
 8006460:	3718      	adds	r7, #24
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}
 8006466:	bf00      	nop
 8006468:	08006913 	.word	0x08006913

0800646c <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800646c:	b480      	push	{r7}
 800646e:	b083      	sub	sp, #12
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8006474:	bf00      	nop
 8006476:	370c      	adds	r7, #12
 8006478:	46bd      	mov	sp, r7
 800647a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647e:	4770      	bx	lr

08006480 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8006480:	b480      	push	{r7}
 8006482:	b087      	sub	sp, #28
 8006484:	af00      	add	r7, sp, #0
 8006486:	60f8      	str	r0, [r7, #12]
 8006488:	60b9      	str	r1, [r7, #8]
 800648a:	607a      	str	r2, [r7, #4]
 800648c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800648e:	2300      	movs	r3, #0
 8006490:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2200      	movs	r2, #0
 8006496:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2200      	movs	r2, #0
 800649c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d003      	beq.n	80064ae <SAI_InitI2S+0x2e>
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	2b02      	cmp	r3, #2
 80064ac:	d103      	bne.n	80064b6 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2200      	movs	r2, #0
 80064b2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80064b4:	e002      	b.n	80064bc <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2201      	movs	r2, #1
 80064ba:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80064c2:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80064ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2200      	movs	r2, #0
 80064d0:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	683a      	ldr	r2, [r7, #0]
 80064d6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	f003 0301 	and.w	r3, r3, #1
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d001      	beq.n	80064e6 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	e077      	b.n	80065d6 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d107      	bne.n	80064fc <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2200      	movs	r2, #0
 80064f0:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80064f8:	651a      	str	r2, [r3, #80]	@ 0x50
 80064fa:	e006      	b.n	800650a <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006502:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2200      	movs	r2, #0
 8006508:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2b03      	cmp	r3, #3
 800650e:	d84f      	bhi.n	80065b0 <SAI_InitI2S+0x130>
 8006510:	a201      	add	r2, pc, #4	@ (adr r2, 8006518 <SAI_InitI2S+0x98>)
 8006512:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006516:	bf00      	nop
 8006518:	08006529 	.word	0x08006529
 800651c:	0800654b 	.word	0x0800654b
 8006520:	0800656d 	.word	0x0800656d
 8006524:	0800658f 	.word	0x0800658f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2280      	movs	r2, #128	@ 0x80
 800652c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	085b      	lsrs	r3, r3, #1
 8006532:	015a      	lsls	r2, r3, #5
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	085b      	lsrs	r3, r3, #1
 800653c:	011a      	lsls	r2, r3, #4
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2240      	movs	r2, #64	@ 0x40
 8006546:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006548:	e035      	b.n	80065b6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2280      	movs	r2, #128	@ 0x80
 800654e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	085b      	lsrs	r3, r3, #1
 8006554:	019a      	lsls	r2, r3, #6
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	085b      	lsrs	r3, r3, #1
 800655e:	015a      	lsls	r2, r3, #5
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2280      	movs	r2, #128	@ 0x80
 8006568:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800656a:	e024      	b.n	80065b6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	22c0      	movs	r2, #192	@ 0xc0
 8006570:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	085b      	lsrs	r3, r3, #1
 8006576:	019a      	lsls	r2, r3, #6
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	085b      	lsrs	r3, r3, #1
 8006580:	015a      	lsls	r2, r3, #5
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	2280      	movs	r2, #128	@ 0x80
 800658a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800658c:	e013      	b.n	80065b6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	22e0      	movs	r2, #224	@ 0xe0
 8006592:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	085b      	lsrs	r3, r3, #1
 8006598:	019a      	lsls	r2, r3, #6
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	085b      	lsrs	r3, r3, #1
 80065a2:	015a      	lsls	r2, r3, #5
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2280      	movs	r2, #128	@ 0x80
 80065ac:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80065ae:	e002      	b.n	80065b6 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	75fb      	strb	r3, [r7, #23]
      break;
 80065b4:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	2b02      	cmp	r3, #2
 80065ba:	d10b      	bne.n	80065d4 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2b01      	cmp	r3, #1
 80065c0:	d102      	bne.n	80065c8 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2210      	movs	r2, #16
 80065c6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2b02      	cmp	r3, #2
 80065cc:	d102      	bne.n	80065d4 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2208      	movs	r2, #8
 80065d2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 80065d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	371c      	adds	r7, #28
 80065da:	46bd      	mov	sp, r7
 80065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e0:	4770      	bx	lr
 80065e2:	bf00      	nop

080065e4 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b087      	sub	sp, #28
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	607a      	str	r2, [r7, #4]
 80065f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065f2:	2300      	movs	r3, #0
 80065f4:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	2200      	movs	r2, #0
 80065fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2200      	movs	r2, #0
 8006600:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d003      	beq.n	8006612 <SAI_InitPCM+0x2e>
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	2b02      	cmp	r3, #2
 8006610:	d103      	bne.n	800661a <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2201      	movs	r2, #1
 8006616:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006618:	e002      	b.n	8006620 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2200      	movs	r2, #0
 800661e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2200      	movs	r2, #0
 8006624:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800662c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006634:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2200      	movs	r2, #0
 800663a:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	683a      	ldr	r2, [r7, #0]
 8006640:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006648:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	2b04      	cmp	r3, #4
 800664e:	d103      	bne.n	8006658 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2201      	movs	r2, #1
 8006654:	645a      	str	r2, [r3, #68]	@ 0x44
 8006656:	e002      	b.n	800665e <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	220d      	movs	r2, #13
 800665c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2b03      	cmp	r3, #3
 8006662:	d837      	bhi.n	80066d4 <SAI_InitPCM+0xf0>
 8006664:	a201      	add	r2, pc, #4	@ (adr r2, 800666c <SAI_InitPCM+0x88>)
 8006666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800666a:	bf00      	nop
 800666c:	0800667d 	.word	0x0800667d
 8006670:	08006693 	.word	0x08006693
 8006674:	080066a9 	.word	0x080066a9
 8006678:	080066bf 	.word	0x080066bf
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2280      	movs	r2, #128	@ 0x80
 8006680:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	011a      	lsls	r2, r3, #4
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2240      	movs	r2, #64	@ 0x40
 800668e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006690:	e023      	b.n	80066da <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2280      	movs	r2, #128	@ 0x80
 8006696:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	015a      	lsls	r2, r3, #5
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2280      	movs	r2, #128	@ 0x80
 80066a4:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80066a6:	e018      	b.n	80066da <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	22c0      	movs	r2, #192	@ 0xc0
 80066ac:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	015a      	lsls	r2, r3, #5
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2280      	movs	r2, #128	@ 0x80
 80066ba:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80066bc:	e00d      	b.n	80066da <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	22e0      	movs	r2, #224	@ 0xe0
 80066c2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	015a      	lsls	r2, r3, #5
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2280      	movs	r2, #128	@ 0x80
 80066d0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80066d2:	e002      	b.n	80066da <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 80066d4:	2301      	movs	r3, #1
 80066d6:	75fb      	strb	r3, [r7, #23]
      break;
 80066d8:	bf00      	nop
  }

  return status;
 80066da:	7dfb      	ldrb	r3, [r7, #23]
}
 80066dc:	4618      	mov	r0, r3
 80066de:	371c      	adds	r7, #28
 80066e0:	46bd      	mov	sp, r7
 80066e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e6:	4770      	bx	lr

080066e8 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b085      	sub	sp, #20
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	460b      	mov	r3, r1
 80066f2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 80066f8:	78fb      	ldrb	r3, [r7, #3]
 80066fa:	2b01      	cmp	r3, #1
 80066fc:	d103      	bne.n	8006706 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f043 0308 	orr.w	r3, r3, #8
 8006704:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800670a:	2b08      	cmp	r3, #8
 800670c:	d10b      	bne.n	8006726 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8006712:	2b03      	cmp	r3, #3
 8006714:	d003      	beq.n	800671e <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	2b01      	cmp	r3, #1
 800671c:	d103      	bne.n	8006726 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	f043 0310 	orr.w	r3, r3, #16
 8006724:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	2b03      	cmp	r3, #3
 800672c:	d003      	beq.n	8006736 <SAI_InterruptFlag+0x4e>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	2b02      	cmp	r3, #2
 8006734:	d104      	bne.n	8006740 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800673c:	60fb      	str	r3, [r7, #12]
 800673e:	e003      	b.n	8006748 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f043 0304 	orr.w	r3, r3, #4
 8006746:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8006748:	68fb      	ldr	r3, [r7, #12]
}
 800674a:	4618      	mov	r0, r3
 800674c:	3714      	adds	r7, #20
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr
	...

08006758 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8006758:	b480      	push	{r7}
 800675a:	b085      	sub	sp, #20
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8006760:	4b18      	ldr	r3, [pc, #96]	@ (80067c4 <SAI_Disable+0x6c>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a18      	ldr	r2, [pc, #96]	@ (80067c8 <SAI_Disable+0x70>)
 8006766:	fba2 2303 	umull	r2, r3, r2, r3
 800676a:	0b1b      	lsrs	r3, r3, #12
 800676c:	009b      	lsls	r3, r3, #2
 800676e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8006770:	2300      	movs	r3, #0
 8006772:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006782:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d10a      	bne.n	80067a0 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006790:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800679a:	2303      	movs	r3, #3
 800679c:	72fb      	strb	r3, [r7, #11]
      break;
 800679e:	e009      	b.n	80067b4 <SAI_Disable+0x5c>
    }
    count--;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	3b01      	subs	r3, #1
 80067a4:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d1e7      	bne.n	8006784 <SAI_Disable+0x2c>

  return status;
 80067b4:	7afb      	ldrb	r3, [r7, #11]
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	3714      	adds	r7, #20
 80067ba:	46bd      	mov	sp, r7
 80067bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c0:	4770      	bx	lr
 80067c2:	bf00      	nop
 80067c4:	20000000 	.word	0x20000000
 80067c8:	95cbec1b 	.word	0x95cbec1b

080067cc <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b084      	sub	sp, #16
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067d8:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	69db      	ldr	r3, [r3, #28]
 80067de:	2b20      	cmp	r3, #32
 80067e0:	d01c      	beq.n	800681c <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2200      	movs	r2, #0
 80067e6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	681a      	ldr	r2, [r3, #0]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80067f8:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80067fa:	2100      	movs	r1, #0
 80067fc:	68f8      	ldr	r0, [r7, #12]
 80067fe:	f7ff ff73 	bl	80066e8 <SAI_InterruptFlag>
 8006802:	4603      	mov	r3, r0
 8006804:	43d9      	mvns	r1, r3
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	691a      	ldr	r2, [r3, #16]
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	400a      	ands	r2, r1
 8006812:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2201      	movs	r2, #1
 8006818:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800681c:	68f8      	ldr	r0, [r7, #12]
 800681e:	f7fa fc69 	bl	80010f4 <HAL_SAI_TxCpltCallback>
#endif
}
 8006822:	bf00      	nop
 8006824:	3710      	adds	r7, #16
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}

0800682a <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800682a:	b580      	push	{r7, lr}
 800682c:	b084      	sub	sp, #16
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006836:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8006838:	68f8      	ldr	r0, [r7, #12]
 800683a:	f7fa fc51 	bl	80010e0 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 800683e:	bf00      	nop
 8006840:	3710      	adds	r7, #16
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}

08006846 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8006846:	b580      	push	{r7, lr}
 8006848:	b084      	sub	sp, #16
 800684a:	af00      	add	r7, sp, #0
 800684c:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006852:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	69db      	ldr	r3, [r3, #28]
 8006858:	2b20      	cmp	r3, #32
 800685a:	d01c      	beq.n	8006896 <SAI_DMARxCplt+0x50>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	681a      	ldr	r2, [r3, #0]
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800686a:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2200      	movs	r2, #0
 8006870:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006874:	2100      	movs	r1, #0
 8006876:	68f8      	ldr	r0, [r7, #12]
 8006878:	f7ff ff36 	bl	80066e8 <SAI_InterruptFlag>
 800687c:	4603      	mov	r3, r0
 800687e:	43d9      	mvns	r1, r3
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	691a      	ldr	r2, [r3, #16]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	400a      	ands	r2, r1
 800688c:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2201      	movs	r2, #1
 8006892:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8006896:	68f8      	ldr	r0, [r7, #12]
 8006898:	f7fa fc40 	bl	800111c <HAL_SAI_RxCpltCallback>
#endif
}
 800689c:	bf00      	nop
 800689e:	3710      	adds	r7, #16
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}

080068a4 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b084      	sub	sp, #16
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068b0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 80068b2:	68f8      	ldr	r0, [r7, #12]
 80068b4:	f7fa fc28 	bl	8001108 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 80068b8:	bf00      	nop
 80068ba:	3710      	adds	r7, #16
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}

080068c0 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b084      	sub	sp, #16
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068cc:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068d4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	681a      	ldr	r2, [r3, #0]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80068ec:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 80068ee:	68f8      	ldr	r0, [r7, #12]
 80068f0:	f7ff ff32 	bl	8006758 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2201      	movs	r2, #1
 80068f8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2200      	movs	r2, #0
 8006900:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8006904:	68f8      	ldr	r0, [r7, #12]
 8006906:	f7ff fdb1 	bl	800646c <HAL_SAI_ErrorCallback>
#endif
}
 800690a:	bf00      	nop
 800690c:	3710      	adds	r7, #16
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}

08006912 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006912:	b580      	push	{r7, lr}
 8006914:	b084      	sub	sp, #16
 8006916:	af00      	add	r7, sp, #0
 8006918:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800691e:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800692e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	2200      	movs	r2, #0
 8006936:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f04f 32ff 	mov.w	r2, #4294967295
 8006940:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006948:	2b20      	cmp	r3, #32
 800694a:	d00a      	beq.n	8006962 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800694c:	68f8      	ldr	r0, [r7, #12]
 800694e:	f7ff ff03 	bl	8006758 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	685a      	ldr	r2, [r3, #4]
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f042 0208 	orr.w	r2, r2, #8
 8006960:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2201      	movs	r2, #1
 8006966:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2200      	movs	r2, #0
 800696e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8006972:	68f8      	ldr	r0, [r7, #12]
 8006974:	f7ff fd7a 	bl	800646c <HAL_SAI_ErrorCallback>
#endif
}
 8006978:	bf00      	nop
 800697a:	3710      	adds	r7, #16
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}

08006980 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b084      	sub	sp, #16
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d101      	bne.n	8006992 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800698e:	2301      	movs	r3, #1
 8006990:	e095      	b.n	8006abe <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006996:	2b00      	cmp	r3, #0
 8006998:	d108      	bne.n	80069ac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80069a2:	d009      	beq.n	80069b8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2200      	movs	r2, #0
 80069a8:	61da      	str	r2, [r3, #28]
 80069aa:	e005      	b.n	80069b8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2200      	movs	r2, #0
 80069b6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80069c4:	b2db      	uxtb	r3, r3
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d106      	bne.n	80069d8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2200      	movs	r2, #0
 80069ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f7fb f87e 	bl	8001ad4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2202      	movs	r2, #2
 80069dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	681a      	ldr	r2, [r3, #0]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80069ee:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	68db      	ldr	r3, [r3, #12]
 80069f4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80069f8:	d902      	bls.n	8006a00 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80069fa:	2300      	movs	r3, #0
 80069fc:	60fb      	str	r3, [r7, #12]
 80069fe:	e002      	b.n	8006a06 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006a00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006a04:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	68db      	ldr	r3, [r3, #12]
 8006a0a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006a0e:	d007      	beq.n	8006a20 <HAL_SPI_Init+0xa0>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	68db      	ldr	r3, [r3, #12]
 8006a14:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006a18:	d002      	beq.n	8006a20 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006a30:	431a      	orrs	r2, r3
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	691b      	ldr	r3, [r3, #16]
 8006a36:	f003 0302 	and.w	r3, r3, #2
 8006a3a:	431a      	orrs	r2, r3
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	695b      	ldr	r3, [r3, #20]
 8006a40:	f003 0301 	and.w	r3, r3, #1
 8006a44:	431a      	orrs	r2, r3
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	699b      	ldr	r3, [r3, #24]
 8006a4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a4e:	431a      	orrs	r2, r3
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	69db      	ldr	r3, [r3, #28]
 8006a54:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006a58:	431a      	orrs	r2, r3
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a1b      	ldr	r3, [r3, #32]
 8006a5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a62:	ea42 0103 	orr.w	r1, r2, r3
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a6a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	430a      	orrs	r2, r1
 8006a74:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	699b      	ldr	r3, [r3, #24]
 8006a7a:	0c1b      	lsrs	r3, r3, #16
 8006a7c:	f003 0204 	and.w	r2, r3, #4
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a84:	f003 0310 	and.w	r3, r3, #16
 8006a88:	431a      	orrs	r2, r3
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a8e:	f003 0308 	and.w	r3, r3, #8
 8006a92:	431a      	orrs	r2, r3
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006a9c:	ea42 0103 	orr.w	r1, r2, r3
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	430a      	orrs	r2, r1
 8006aac:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006abc:	2300      	movs	r3, #0
}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	3710      	adds	r7, #16
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bd80      	pop	{r7, pc}

08006ac6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ac6:	b580      	push	{r7, lr}
 8006ac8:	b088      	sub	sp, #32
 8006aca:	af00      	add	r7, sp, #0
 8006acc:	60f8      	str	r0, [r7, #12]
 8006ace:	60b9      	str	r1, [r7, #8]
 8006ad0:	603b      	str	r3, [r7, #0]
 8006ad2:	4613      	mov	r3, r2
 8006ad4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ad6:	f7fb fafb 	bl	80020d0 <HAL_GetTick>
 8006ada:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006adc:	88fb      	ldrh	r3, [r7, #6]
 8006ade:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d001      	beq.n	8006af0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006aec:	2302      	movs	r3, #2
 8006aee:	e15c      	b.n	8006daa <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d002      	beq.n	8006afc <HAL_SPI_Transmit+0x36>
 8006af6:	88fb      	ldrh	r3, [r7, #6]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d101      	bne.n	8006b00 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	e154      	b.n	8006daa <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	d101      	bne.n	8006b0e <HAL_SPI_Transmit+0x48>
 8006b0a:	2302      	movs	r3, #2
 8006b0c:	e14d      	b.n	8006daa <HAL_SPI_Transmit+0x2e4>
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2201      	movs	r2, #1
 8006b12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2203      	movs	r2, #3
 8006b1a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	2200      	movs	r2, #0
 8006b22:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	68ba      	ldr	r2, [r7, #8]
 8006b28:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	88fa      	ldrh	r2, [r7, #6]
 8006b2e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	88fa      	ldrh	r2, [r7, #6]
 8006b34:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	2200      	movs	r2, #0
 8006b48:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2200      	movs	r2, #0
 8006b56:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b60:	d10f      	bne.n	8006b82 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	681a      	ldr	r2, [r3, #0]
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b70:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	681a      	ldr	r2, [r3, #0]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006b80:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b8c:	2b40      	cmp	r3, #64	@ 0x40
 8006b8e:	d007      	beq.n	8006ba0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b9e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	68db      	ldr	r3, [r3, #12]
 8006ba4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006ba8:	d952      	bls.n	8006c50 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d002      	beq.n	8006bb8 <HAL_SPI_Transmit+0xf2>
 8006bb2:	8b7b      	ldrh	r3, [r7, #26]
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d145      	bne.n	8006c44 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bbc:	881a      	ldrh	r2, [r3, #0]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bc8:	1c9a      	adds	r2, r3, #2
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	3b01      	subs	r3, #1
 8006bd6:	b29a      	uxth	r2, r3
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006bdc:	e032      	b.n	8006c44 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	689b      	ldr	r3, [r3, #8]
 8006be4:	f003 0302 	and.w	r3, r3, #2
 8006be8:	2b02      	cmp	r3, #2
 8006bea:	d112      	bne.n	8006c12 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bf0:	881a      	ldrh	r2, [r3, #0]
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bfc:	1c9a      	adds	r2, r3, #2
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	3b01      	subs	r3, #1
 8006c0a:	b29a      	uxth	r2, r3
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006c10:	e018      	b.n	8006c44 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c12:	f7fb fa5d 	bl	80020d0 <HAL_GetTick>
 8006c16:	4602      	mov	r2, r0
 8006c18:	69fb      	ldr	r3, [r7, #28]
 8006c1a:	1ad3      	subs	r3, r2, r3
 8006c1c:	683a      	ldr	r2, [r7, #0]
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	d803      	bhi.n	8006c2a <HAL_SPI_Transmit+0x164>
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c28:	d102      	bne.n	8006c30 <HAL_SPI_Transmit+0x16a>
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d109      	bne.n	8006c44 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2201      	movs	r2, #1
 8006c34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006c40:	2303      	movs	r3, #3
 8006c42:	e0b2      	b.n	8006daa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c48:	b29b      	uxth	r3, r3
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d1c7      	bne.n	8006bde <HAL_SPI_Transmit+0x118>
 8006c4e:	e083      	b.n	8006d58 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d002      	beq.n	8006c5e <HAL_SPI_Transmit+0x198>
 8006c58:	8b7b      	ldrh	r3, [r7, #26]
 8006c5a:	2b01      	cmp	r3, #1
 8006c5c:	d177      	bne.n	8006d4e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c62:	b29b      	uxth	r3, r3
 8006c64:	2b01      	cmp	r3, #1
 8006c66:	d912      	bls.n	8006c8e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c6c:	881a      	ldrh	r2, [r3, #0]
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c78:	1c9a      	adds	r2, r3, #2
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c82:	b29b      	uxth	r3, r3
 8006c84:	3b02      	subs	r3, #2
 8006c86:	b29a      	uxth	r2, r3
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006c8c:	e05f      	b.n	8006d4e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	330c      	adds	r3, #12
 8006c98:	7812      	ldrb	r2, [r2, #0]
 8006c9a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ca0:	1c5a      	adds	r2, r3, #1
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	3b01      	subs	r3, #1
 8006cae:	b29a      	uxth	r2, r3
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006cb4:	e04b      	b.n	8006d4e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	689b      	ldr	r3, [r3, #8]
 8006cbc:	f003 0302 	and.w	r3, r3, #2
 8006cc0:	2b02      	cmp	r3, #2
 8006cc2:	d12b      	bne.n	8006d1c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cc8:	b29b      	uxth	r3, r3
 8006cca:	2b01      	cmp	r3, #1
 8006ccc:	d912      	bls.n	8006cf4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cd2:	881a      	ldrh	r2, [r3, #0]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cde:	1c9a      	adds	r2, r3, #2
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	3b02      	subs	r3, #2
 8006cec:	b29a      	uxth	r2, r3
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006cf2:	e02c      	b.n	8006d4e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	330c      	adds	r3, #12
 8006cfe:	7812      	ldrb	r2, [r2, #0]
 8006d00:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d06:	1c5a      	adds	r2, r3, #1
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d10:	b29b      	uxth	r3, r3
 8006d12:	3b01      	subs	r3, #1
 8006d14:	b29a      	uxth	r2, r3
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006d1a:	e018      	b.n	8006d4e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d1c:	f7fb f9d8 	bl	80020d0 <HAL_GetTick>
 8006d20:	4602      	mov	r2, r0
 8006d22:	69fb      	ldr	r3, [r7, #28]
 8006d24:	1ad3      	subs	r3, r2, r3
 8006d26:	683a      	ldr	r2, [r7, #0]
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	d803      	bhi.n	8006d34 <HAL_SPI_Transmit+0x26e>
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d32:	d102      	bne.n	8006d3a <HAL_SPI_Transmit+0x274>
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d109      	bne.n	8006d4e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2200      	movs	r2, #0
 8006d46:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006d4a:	2303      	movs	r3, #3
 8006d4c:	e02d      	b.n	8006daa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d52:	b29b      	uxth	r3, r3
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d1ae      	bne.n	8006cb6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d58:	69fa      	ldr	r2, [r7, #28]
 8006d5a:	6839      	ldr	r1, [r7, #0]
 8006d5c:	68f8      	ldr	r0, [r7, #12]
 8006d5e:	f000 fb65 	bl	800742c <SPI_EndRxTxTransaction>
 8006d62:	4603      	mov	r3, r0
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d002      	beq.n	8006d6e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2220      	movs	r2, #32
 8006d6c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	689b      	ldr	r3, [r3, #8]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d10a      	bne.n	8006d8c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d76:	2300      	movs	r3, #0
 8006d78:	617b      	str	r3, [r7, #20]
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	617b      	str	r3, [r7, #20]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	617b      	str	r3, [r7, #20]
 8006d8a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2200      	movs	r2, #0
 8006d98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d001      	beq.n	8006da8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006da4:	2301      	movs	r3, #1
 8006da6:	e000      	b.n	8006daa <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006da8:	2300      	movs	r3, #0
  }
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3720      	adds	r7, #32
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}

08006db2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006db2:	b580      	push	{r7, lr}
 8006db4:	b08a      	sub	sp, #40	@ 0x28
 8006db6:	af00      	add	r7, sp, #0
 8006db8:	60f8      	str	r0, [r7, #12]
 8006dba:	60b9      	str	r1, [r7, #8]
 8006dbc:	607a      	str	r2, [r7, #4]
 8006dbe:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006dc4:	f7fb f984 	bl	80020d0 <HAL_GetTick>
 8006dc8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006dd0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006dd8:	887b      	ldrh	r3, [r7, #2]
 8006dda:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8006ddc:	887b      	ldrh	r3, [r7, #2]
 8006dde:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006de0:	7ffb      	ldrb	r3, [r7, #31]
 8006de2:	2b01      	cmp	r3, #1
 8006de4:	d00c      	beq.n	8006e00 <HAL_SPI_TransmitReceive+0x4e>
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006dec:	d106      	bne.n	8006dfc <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	689b      	ldr	r3, [r3, #8]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d102      	bne.n	8006dfc <HAL_SPI_TransmitReceive+0x4a>
 8006df6:	7ffb      	ldrb	r3, [r7, #31]
 8006df8:	2b04      	cmp	r3, #4
 8006dfa:	d001      	beq.n	8006e00 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006dfc:	2302      	movs	r3, #2
 8006dfe:	e1f3      	b.n	80071e8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d005      	beq.n	8006e12 <HAL_SPI_TransmitReceive+0x60>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d002      	beq.n	8006e12 <HAL_SPI_TransmitReceive+0x60>
 8006e0c:	887b      	ldrh	r3, [r7, #2]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d101      	bne.n	8006e16 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006e12:	2301      	movs	r3, #1
 8006e14:	e1e8      	b.n	80071e8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006e1c:	2b01      	cmp	r3, #1
 8006e1e:	d101      	bne.n	8006e24 <HAL_SPI_TransmitReceive+0x72>
 8006e20:	2302      	movs	r3, #2
 8006e22:	e1e1      	b.n	80071e8 <HAL_SPI_TransmitReceive+0x436>
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006e32:	b2db      	uxtb	r3, r3
 8006e34:	2b04      	cmp	r3, #4
 8006e36:	d003      	beq.n	8006e40 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2205      	movs	r2, #5
 8006e3c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2200      	movs	r2, #0
 8006e44:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	887a      	ldrh	r2, [r7, #2]
 8006e50:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	887a      	ldrh	r2, [r7, #2]
 8006e58:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	68ba      	ldr	r2, [r7, #8]
 8006e60:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	887a      	ldrh	r2, [r7, #2]
 8006e66:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	887a      	ldrh	r2, [r7, #2]
 8006e6c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2200      	movs	r2, #0
 8006e72:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2200      	movs	r2, #0
 8006e78:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	68db      	ldr	r3, [r3, #12]
 8006e7e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006e82:	d802      	bhi.n	8006e8a <HAL_SPI_TransmitReceive+0xd8>
 8006e84:	8abb      	ldrh	r3, [r7, #20]
 8006e86:	2b01      	cmp	r3, #1
 8006e88:	d908      	bls.n	8006e9c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	685a      	ldr	r2, [r3, #4]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006e98:	605a      	str	r2, [r3, #4]
 8006e9a:	e007      	b.n	8006eac <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	685a      	ldr	r2, [r3, #4]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006eaa:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eb6:	2b40      	cmp	r3, #64	@ 0x40
 8006eb8:	d007      	beq.n	8006eca <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	681a      	ldr	r2, [r3, #0]
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ec8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	68db      	ldr	r3, [r3, #12]
 8006ece:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006ed2:	f240 8083 	bls.w	8006fdc <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	685b      	ldr	r3, [r3, #4]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d002      	beq.n	8006ee4 <HAL_SPI_TransmitReceive+0x132>
 8006ede:	8afb      	ldrh	r3, [r7, #22]
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	d16f      	bne.n	8006fc4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ee8:	881a      	ldrh	r2, [r3, #0]
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ef4:	1c9a      	adds	r2, r3, #2
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	3b01      	subs	r3, #1
 8006f02:	b29a      	uxth	r2, r3
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f08:	e05c      	b.n	8006fc4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	f003 0302 	and.w	r3, r3, #2
 8006f14:	2b02      	cmp	r3, #2
 8006f16:	d11b      	bne.n	8006f50 <HAL_SPI_TransmitReceive+0x19e>
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f1c:	b29b      	uxth	r3, r3
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d016      	beq.n	8006f50 <HAL_SPI_TransmitReceive+0x19e>
 8006f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f24:	2b01      	cmp	r3, #1
 8006f26:	d113      	bne.n	8006f50 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f2c:	881a      	ldrh	r2, [r3, #0]
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f38:	1c9a      	adds	r2, r3, #2
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	3b01      	subs	r3, #1
 8006f46:	b29a      	uxth	r2, r3
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	689b      	ldr	r3, [r3, #8]
 8006f56:	f003 0301 	and.w	r3, r3, #1
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d11c      	bne.n	8006f98 <HAL_SPI_TransmitReceive+0x1e6>
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d016      	beq.n	8006f98 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	68da      	ldr	r2, [r3, #12]
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f74:	b292      	uxth	r2, r2
 8006f76:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f7c:	1c9a      	adds	r2, r3, #2
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f88:	b29b      	uxth	r3, r3
 8006f8a:	3b01      	subs	r3, #1
 8006f8c:	b29a      	uxth	r2, r3
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006f94:	2301      	movs	r3, #1
 8006f96:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006f98:	f7fb f89a 	bl	80020d0 <HAL_GetTick>
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	6a3b      	ldr	r3, [r7, #32]
 8006fa0:	1ad3      	subs	r3, r2, r3
 8006fa2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fa4:	429a      	cmp	r2, r3
 8006fa6:	d80d      	bhi.n	8006fc4 <HAL_SPI_TransmitReceive+0x212>
 8006fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006faa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fae:	d009      	beq.n	8006fc4 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006fc0:	2303      	movs	r3, #3
 8006fc2:	e111      	b.n	80071e8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d19d      	bne.n	8006f0a <HAL_SPI_TransmitReceive+0x158>
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006fd4:	b29b      	uxth	r3, r3
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d197      	bne.n	8006f0a <HAL_SPI_TransmitReceive+0x158>
 8006fda:	e0e5      	b.n	80071a8 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d003      	beq.n	8006fec <HAL_SPI_TransmitReceive+0x23a>
 8006fe4:	8afb      	ldrh	r3, [r7, #22]
 8006fe6:	2b01      	cmp	r3, #1
 8006fe8:	f040 80d1 	bne.w	800718e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	2b01      	cmp	r3, #1
 8006ff4:	d912      	bls.n	800701c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ffa:	881a      	ldrh	r2, [r3, #0]
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007006:	1c9a      	adds	r2, r3, #2
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007010:	b29b      	uxth	r3, r3
 8007012:	3b02      	subs	r3, #2
 8007014:	b29a      	uxth	r2, r3
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800701a:	e0b8      	b.n	800718e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	330c      	adds	r3, #12
 8007026:	7812      	ldrb	r2, [r2, #0]
 8007028:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800702e:	1c5a      	adds	r2, r3, #1
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007038:	b29b      	uxth	r3, r3
 800703a:	3b01      	subs	r3, #1
 800703c:	b29a      	uxth	r2, r3
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007042:	e0a4      	b.n	800718e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	f003 0302 	and.w	r3, r3, #2
 800704e:	2b02      	cmp	r3, #2
 8007050:	d134      	bne.n	80070bc <HAL_SPI_TransmitReceive+0x30a>
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007056:	b29b      	uxth	r3, r3
 8007058:	2b00      	cmp	r3, #0
 800705a:	d02f      	beq.n	80070bc <HAL_SPI_TransmitReceive+0x30a>
 800705c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800705e:	2b01      	cmp	r3, #1
 8007060:	d12c      	bne.n	80070bc <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007066:	b29b      	uxth	r3, r3
 8007068:	2b01      	cmp	r3, #1
 800706a:	d912      	bls.n	8007092 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007070:	881a      	ldrh	r2, [r3, #0]
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800707c:	1c9a      	adds	r2, r3, #2
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007086:	b29b      	uxth	r3, r3
 8007088:	3b02      	subs	r3, #2
 800708a:	b29a      	uxth	r2, r3
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007090:	e012      	b.n	80070b8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	330c      	adds	r3, #12
 800709c:	7812      	ldrb	r2, [r2, #0]
 800709e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070a4:	1c5a      	adds	r2, r3, #1
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070ae:	b29b      	uxth	r3, r3
 80070b0:	3b01      	subs	r3, #1
 80070b2:	b29a      	uxth	r2, r3
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80070b8:	2300      	movs	r3, #0
 80070ba:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	f003 0301 	and.w	r3, r3, #1
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d148      	bne.n	800715c <HAL_SPI_TransmitReceive+0x3aa>
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d042      	beq.n	800715c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80070dc:	b29b      	uxth	r3, r3
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d923      	bls.n	800712a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	68da      	ldr	r2, [r3, #12]
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ec:	b292      	uxth	r2, r2
 80070ee:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070f4:	1c9a      	adds	r2, r3, #2
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007100:	b29b      	uxth	r3, r3
 8007102:	3b02      	subs	r3, #2
 8007104:	b29a      	uxth	r2, r3
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007112:	b29b      	uxth	r3, r3
 8007114:	2b01      	cmp	r3, #1
 8007116:	d81f      	bhi.n	8007158 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	685a      	ldr	r2, [r3, #4]
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007126:	605a      	str	r2, [r3, #4]
 8007128:	e016      	b.n	8007158 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f103 020c 	add.w	r2, r3, #12
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007136:	7812      	ldrb	r2, [r2, #0]
 8007138:	b2d2      	uxtb	r2, r2
 800713a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007140:	1c5a      	adds	r2, r3, #1
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800714c:	b29b      	uxth	r3, r3
 800714e:	3b01      	subs	r3, #1
 8007150:	b29a      	uxth	r2, r3
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007158:	2301      	movs	r3, #1
 800715a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800715c:	f7fa ffb8 	bl	80020d0 <HAL_GetTick>
 8007160:	4602      	mov	r2, r0
 8007162:	6a3b      	ldr	r3, [r7, #32]
 8007164:	1ad3      	subs	r3, r2, r3
 8007166:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007168:	429a      	cmp	r2, r3
 800716a:	d803      	bhi.n	8007174 <HAL_SPI_TransmitReceive+0x3c2>
 800716c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800716e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007172:	d102      	bne.n	800717a <HAL_SPI_TransmitReceive+0x3c8>
 8007174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007176:	2b00      	cmp	r3, #0
 8007178:	d109      	bne.n	800718e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2201      	movs	r2, #1
 800717e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	2200      	movs	r2, #0
 8007186:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800718a:	2303      	movs	r3, #3
 800718c:	e02c      	b.n	80071e8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007192:	b29b      	uxth	r3, r3
 8007194:	2b00      	cmp	r3, #0
 8007196:	f47f af55 	bne.w	8007044 <HAL_SPI_TransmitReceive+0x292>
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80071a0:	b29b      	uxth	r3, r3
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	f47f af4e 	bne.w	8007044 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80071a8:	6a3a      	ldr	r2, [r7, #32]
 80071aa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80071ac:	68f8      	ldr	r0, [r7, #12]
 80071ae:	f000 f93d 	bl	800742c <SPI_EndRxTxTransaction>
 80071b2:	4603      	mov	r3, r0
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d008      	beq.n	80071ca <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	2220      	movs	r2, #32
 80071bc:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	2200      	movs	r2, #0
 80071c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80071c6:	2301      	movs	r3, #1
 80071c8:	e00e      	b.n	80071e8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	2201      	movs	r2, #1
 80071ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2200      	movs	r2, #0
 80071d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d001      	beq.n	80071e6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80071e2:	2301      	movs	r3, #1
 80071e4:	e000      	b.n	80071e8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80071e6:	2300      	movs	r3, #0
  }
}
 80071e8:	4618      	mov	r0, r3
 80071ea:	3728      	adds	r7, #40	@ 0x28
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}

080071f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b088      	sub	sp, #32
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	60f8      	str	r0, [r7, #12]
 80071f8:	60b9      	str	r1, [r7, #8]
 80071fa:	603b      	str	r3, [r7, #0]
 80071fc:	4613      	mov	r3, r2
 80071fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007200:	f7fa ff66 	bl	80020d0 <HAL_GetTick>
 8007204:	4602      	mov	r2, r0
 8007206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007208:	1a9b      	subs	r3, r3, r2
 800720a:	683a      	ldr	r2, [r7, #0]
 800720c:	4413      	add	r3, r2
 800720e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007210:	f7fa ff5e 	bl	80020d0 <HAL_GetTick>
 8007214:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007216:	4b39      	ldr	r3, [pc, #228]	@ (80072fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	015b      	lsls	r3, r3, #5
 800721c:	0d1b      	lsrs	r3, r3, #20
 800721e:	69fa      	ldr	r2, [r7, #28]
 8007220:	fb02 f303 	mul.w	r3, r2, r3
 8007224:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007226:	e054      	b.n	80072d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800722e:	d050      	beq.n	80072d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007230:	f7fa ff4e 	bl	80020d0 <HAL_GetTick>
 8007234:	4602      	mov	r2, r0
 8007236:	69bb      	ldr	r3, [r7, #24]
 8007238:	1ad3      	subs	r3, r2, r3
 800723a:	69fa      	ldr	r2, [r7, #28]
 800723c:	429a      	cmp	r2, r3
 800723e:	d902      	bls.n	8007246 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007240:	69fb      	ldr	r3, [r7, #28]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d13d      	bne.n	80072c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	685a      	ldr	r2, [r3, #4]
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007254:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800725e:	d111      	bne.n	8007284 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	689b      	ldr	r3, [r3, #8]
 8007264:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007268:	d004      	beq.n	8007274 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	689b      	ldr	r3, [r3, #8]
 800726e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007272:	d107      	bne.n	8007284 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007282:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007288:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800728c:	d10f      	bne.n	80072ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800729c:	601a      	str	r2, [r3, #0]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	681a      	ldr	r2, [r3, #0]
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80072ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	2201      	movs	r2, #1
 80072b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2200      	movs	r2, #0
 80072ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80072be:	2303      	movs	r3, #3
 80072c0:	e017      	b.n	80072f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d101      	bne.n	80072cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80072c8:	2300      	movs	r3, #0
 80072ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	3b01      	subs	r3, #1
 80072d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	689a      	ldr	r2, [r3, #8]
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	4013      	ands	r3, r2
 80072dc:	68ba      	ldr	r2, [r7, #8]
 80072de:	429a      	cmp	r2, r3
 80072e0:	bf0c      	ite	eq
 80072e2:	2301      	moveq	r3, #1
 80072e4:	2300      	movne	r3, #0
 80072e6:	b2db      	uxtb	r3, r3
 80072e8:	461a      	mov	r2, r3
 80072ea:	79fb      	ldrb	r3, [r7, #7]
 80072ec:	429a      	cmp	r2, r3
 80072ee:	d19b      	bne.n	8007228 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80072f0:	2300      	movs	r3, #0
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3720      	adds	r7, #32
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
 80072fa:	bf00      	nop
 80072fc:	20000000 	.word	0x20000000

08007300 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b08a      	sub	sp, #40	@ 0x28
 8007304:	af00      	add	r7, sp, #0
 8007306:	60f8      	str	r0, [r7, #12]
 8007308:	60b9      	str	r1, [r7, #8]
 800730a:	607a      	str	r2, [r7, #4]
 800730c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800730e:	2300      	movs	r3, #0
 8007310:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007312:	f7fa fedd 	bl	80020d0 <HAL_GetTick>
 8007316:	4602      	mov	r2, r0
 8007318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800731a:	1a9b      	subs	r3, r3, r2
 800731c:	683a      	ldr	r2, [r7, #0]
 800731e:	4413      	add	r3, r2
 8007320:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007322:	f7fa fed5 	bl	80020d0 <HAL_GetTick>
 8007326:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	330c      	adds	r3, #12
 800732e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007330:	4b3d      	ldr	r3, [pc, #244]	@ (8007428 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	4613      	mov	r3, r2
 8007336:	009b      	lsls	r3, r3, #2
 8007338:	4413      	add	r3, r2
 800733a:	00da      	lsls	r2, r3, #3
 800733c:	1ad3      	subs	r3, r2, r3
 800733e:	0d1b      	lsrs	r3, r3, #20
 8007340:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007342:	fb02 f303 	mul.w	r3, r2, r3
 8007346:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007348:	e060      	b.n	800740c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007350:	d107      	bne.n	8007362 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d104      	bne.n	8007362 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007358:	69fb      	ldr	r3, [r7, #28]
 800735a:	781b      	ldrb	r3, [r3, #0]
 800735c:	b2db      	uxtb	r3, r3
 800735e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007360:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007368:	d050      	beq.n	800740c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800736a:	f7fa feb1 	bl	80020d0 <HAL_GetTick>
 800736e:	4602      	mov	r2, r0
 8007370:	6a3b      	ldr	r3, [r7, #32]
 8007372:	1ad3      	subs	r3, r2, r3
 8007374:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007376:	429a      	cmp	r2, r3
 8007378:	d902      	bls.n	8007380 <SPI_WaitFifoStateUntilTimeout+0x80>
 800737a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800737c:	2b00      	cmp	r3, #0
 800737e:	d13d      	bne.n	80073fc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	685a      	ldr	r2, [r3, #4]
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800738e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	685b      	ldr	r3, [r3, #4]
 8007394:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007398:	d111      	bne.n	80073be <SPI_WaitFifoStateUntilTimeout+0xbe>
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073a2:	d004      	beq.n	80073ae <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073ac:	d107      	bne.n	80073be <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	681a      	ldr	r2, [r3, #0]
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80073bc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073c6:	d10f      	bne.n	80073e8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	681a      	ldr	r2, [r3, #0]
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80073d6:	601a      	str	r2, [r3, #0]
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	681a      	ldr	r2, [r3, #0]
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80073e6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2201      	movs	r2, #1
 80073ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	2200      	movs	r2, #0
 80073f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80073f8:	2303      	movs	r3, #3
 80073fa:	e010      	b.n	800741e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80073fc:	69bb      	ldr	r3, [r7, #24]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d101      	bne.n	8007406 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007402:	2300      	movs	r3, #0
 8007404:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007406:	69bb      	ldr	r3, [r7, #24]
 8007408:	3b01      	subs	r3, #1
 800740a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	689a      	ldr	r2, [r3, #8]
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	4013      	ands	r3, r2
 8007416:	687a      	ldr	r2, [r7, #4]
 8007418:	429a      	cmp	r2, r3
 800741a:	d196      	bne.n	800734a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800741c:	2300      	movs	r3, #0
}
 800741e:	4618      	mov	r0, r3
 8007420:	3728      	adds	r7, #40	@ 0x28
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}
 8007426:	bf00      	nop
 8007428:	20000000 	.word	0x20000000

0800742c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b086      	sub	sp, #24
 8007430:	af02      	add	r7, sp, #8
 8007432:	60f8      	str	r0, [r7, #12]
 8007434:	60b9      	str	r1, [r7, #8]
 8007436:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	9300      	str	r3, [sp, #0]
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	2200      	movs	r2, #0
 8007440:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007444:	68f8      	ldr	r0, [r7, #12]
 8007446:	f7ff ff5b 	bl	8007300 <SPI_WaitFifoStateUntilTimeout>
 800744a:	4603      	mov	r3, r0
 800744c:	2b00      	cmp	r3, #0
 800744e:	d007      	beq.n	8007460 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007454:	f043 0220 	orr.w	r2, r3, #32
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800745c:	2303      	movs	r3, #3
 800745e:	e027      	b.n	80074b0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	9300      	str	r3, [sp, #0]
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	2200      	movs	r2, #0
 8007468:	2180      	movs	r1, #128	@ 0x80
 800746a:	68f8      	ldr	r0, [r7, #12]
 800746c:	f7ff fec0 	bl	80071f0 <SPI_WaitFlagStateUntilTimeout>
 8007470:	4603      	mov	r3, r0
 8007472:	2b00      	cmp	r3, #0
 8007474:	d007      	beq.n	8007486 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800747a:	f043 0220 	orr.w	r2, r3, #32
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007482:	2303      	movs	r3, #3
 8007484:	e014      	b.n	80074b0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	9300      	str	r3, [sp, #0]
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	2200      	movs	r2, #0
 800748e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007492:	68f8      	ldr	r0, [r7, #12]
 8007494:	f7ff ff34 	bl	8007300 <SPI_WaitFifoStateUntilTimeout>
 8007498:	4603      	mov	r3, r0
 800749a:	2b00      	cmp	r3, #0
 800749c:	d007      	beq.n	80074ae <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074a2:	f043 0220 	orr.w	r2, r3, #32
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80074aa:	2303      	movs	r3, #3
 80074ac:	e000      	b.n	80074b0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80074ae:	2300      	movs	r3, #0
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	3710      	adds	r7, #16
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b082      	sub	sp, #8
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d101      	bne.n	80074ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80074c6:	2301      	movs	r3, #1
 80074c8:	e049      	b.n	800755e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d106      	bne.n	80074e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2200      	movs	r2, #0
 80074da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f000 f841 	bl	8007566 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2202      	movs	r2, #2
 80074e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681a      	ldr	r2, [r3, #0]
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	3304      	adds	r3, #4
 80074f4:	4619      	mov	r1, r3
 80074f6:	4610      	mov	r0, r2
 80074f8:	f000 f9e0 	bl	80078bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2201      	movs	r2, #1
 8007500:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2201      	movs	r2, #1
 8007508:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2201      	movs	r2, #1
 8007510:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2201      	movs	r2, #1
 8007518:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2201      	movs	r2, #1
 8007520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2201      	movs	r2, #1
 8007528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2201      	movs	r2, #1
 8007530:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2201      	movs	r2, #1
 8007538:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2201      	movs	r2, #1
 8007540:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2201      	movs	r2, #1
 8007548:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2201      	movs	r2, #1
 8007550:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800755c:	2300      	movs	r3, #0
}
 800755e:	4618      	mov	r0, r3
 8007560:	3708      	adds	r7, #8
 8007562:	46bd      	mov	sp, r7
 8007564:	bd80      	pop	{r7, pc}

08007566 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007566:	b480      	push	{r7}
 8007568:	b083      	sub	sp, #12
 800756a:	af00      	add	r7, sp, #0
 800756c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800756e:	bf00      	nop
 8007570:	370c      	adds	r7, #12
 8007572:	46bd      	mov	sp, r7
 8007574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007578:	4770      	bx	lr
	...

0800757c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800757c:	b480      	push	{r7}
 800757e:	b085      	sub	sp, #20
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800758a:	b2db      	uxtb	r3, r3
 800758c:	2b01      	cmp	r3, #1
 800758e:	d001      	beq.n	8007594 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007590:	2301      	movs	r3, #1
 8007592:	e04f      	b.n	8007634 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2202      	movs	r2, #2
 8007598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	68da      	ldr	r2, [r3, #12]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f042 0201 	orr.w	r2, r2, #1
 80075aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	4a23      	ldr	r2, [pc, #140]	@ (8007640 <HAL_TIM_Base_Start_IT+0xc4>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d01d      	beq.n	80075f2 <HAL_TIM_Base_Start_IT+0x76>
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075be:	d018      	beq.n	80075f2 <HAL_TIM_Base_Start_IT+0x76>
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4a1f      	ldr	r2, [pc, #124]	@ (8007644 <HAL_TIM_Base_Start_IT+0xc8>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d013      	beq.n	80075f2 <HAL_TIM_Base_Start_IT+0x76>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4a1e      	ldr	r2, [pc, #120]	@ (8007648 <HAL_TIM_Base_Start_IT+0xcc>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d00e      	beq.n	80075f2 <HAL_TIM_Base_Start_IT+0x76>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4a1c      	ldr	r2, [pc, #112]	@ (800764c <HAL_TIM_Base_Start_IT+0xd0>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d009      	beq.n	80075f2 <HAL_TIM_Base_Start_IT+0x76>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	4a1b      	ldr	r2, [pc, #108]	@ (8007650 <HAL_TIM_Base_Start_IT+0xd4>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d004      	beq.n	80075f2 <HAL_TIM_Base_Start_IT+0x76>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4a19      	ldr	r2, [pc, #100]	@ (8007654 <HAL_TIM_Base_Start_IT+0xd8>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d115      	bne.n	800761e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	689a      	ldr	r2, [r3, #8]
 80075f8:	4b17      	ldr	r3, [pc, #92]	@ (8007658 <HAL_TIM_Base_Start_IT+0xdc>)
 80075fa:	4013      	ands	r3, r2
 80075fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	2b06      	cmp	r3, #6
 8007602:	d015      	beq.n	8007630 <HAL_TIM_Base_Start_IT+0xb4>
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800760a:	d011      	beq.n	8007630 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	681a      	ldr	r2, [r3, #0]
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f042 0201 	orr.w	r2, r2, #1
 800761a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800761c:	e008      	b.n	8007630 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f042 0201 	orr.w	r2, r2, #1
 800762c:	601a      	str	r2, [r3, #0]
 800762e:	e000      	b.n	8007632 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007630:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007632:	2300      	movs	r3, #0
}
 8007634:	4618      	mov	r0, r3
 8007636:	3714      	adds	r7, #20
 8007638:	46bd      	mov	sp, r7
 800763a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763e:	4770      	bx	lr
 8007640:	40012c00 	.word	0x40012c00
 8007644:	40000400 	.word	0x40000400
 8007648:	40000800 	.word	0x40000800
 800764c:	40000c00 	.word	0x40000c00
 8007650:	40013400 	.word	0x40013400
 8007654:	40014000 	.word	0x40014000
 8007658:	00010007 	.word	0x00010007

0800765c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b084      	sub	sp, #16
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	68db      	ldr	r3, [r3, #12]
 800766a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	691b      	ldr	r3, [r3, #16]
 8007672:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	f003 0302 	and.w	r3, r3, #2
 800767a:	2b00      	cmp	r3, #0
 800767c:	d020      	beq.n	80076c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	f003 0302 	and.w	r3, r3, #2
 8007684:	2b00      	cmp	r3, #0
 8007686:	d01b      	beq.n	80076c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f06f 0202 	mvn.w	r2, #2
 8007690:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2201      	movs	r2, #1
 8007696:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	699b      	ldr	r3, [r3, #24]
 800769e:	f003 0303 	and.w	r3, r3, #3
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d003      	beq.n	80076ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f000 f8e9 	bl	800787e <HAL_TIM_IC_CaptureCallback>
 80076ac:	e005      	b.n	80076ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f000 f8db 	bl	800786a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f000 f8ec 	bl	8007892 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2200      	movs	r2, #0
 80076be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	f003 0304 	and.w	r3, r3, #4
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d020      	beq.n	800770c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	f003 0304 	and.w	r3, r3, #4
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d01b      	beq.n	800770c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f06f 0204 	mvn.w	r2, #4
 80076dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2202      	movs	r2, #2
 80076e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	699b      	ldr	r3, [r3, #24]
 80076ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d003      	beq.n	80076fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f000 f8c3 	bl	800787e <HAL_TIM_IC_CaptureCallback>
 80076f8:	e005      	b.n	8007706 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076fa:	6878      	ldr	r0, [r7, #4]
 80076fc:	f000 f8b5 	bl	800786a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007700:	6878      	ldr	r0, [r7, #4]
 8007702:	f000 f8c6 	bl	8007892 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2200      	movs	r2, #0
 800770a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	f003 0308 	and.w	r3, r3, #8
 8007712:	2b00      	cmp	r3, #0
 8007714:	d020      	beq.n	8007758 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	f003 0308 	and.w	r3, r3, #8
 800771c:	2b00      	cmp	r3, #0
 800771e:	d01b      	beq.n	8007758 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f06f 0208 	mvn.w	r2, #8
 8007728:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2204      	movs	r2, #4
 800772e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	69db      	ldr	r3, [r3, #28]
 8007736:	f003 0303 	and.w	r3, r3, #3
 800773a:	2b00      	cmp	r3, #0
 800773c:	d003      	beq.n	8007746 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f000 f89d 	bl	800787e <HAL_TIM_IC_CaptureCallback>
 8007744:	e005      	b.n	8007752 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	f000 f88f 	bl	800786a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800774c:	6878      	ldr	r0, [r7, #4]
 800774e:	f000 f8a0 	bl	8007892 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2200      	movs	r2, #0
 8007756:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	f003 0310 	and.w	r3, r3, #16
 800775e:	2b00      	cmp	r3, #0
 8007760:	d020      	beq.n	80077a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f003 0310 	and.w	r3, r3, #16
 8007768:	2b00      	cmp	r3, #0
 800776a:	d01b      	beq.n	80077a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f06f 0210 	mvn.w	r2, #16
 8007774:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2208      	movs	r2, #8
 800777a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	69db      	ldr	r3, [r3, #28]
 8007782:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007786:	2b00      	cmp	r3, #0
 8007788:	d003      	beq.n	8007792 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800778a:	6878      	ldr	r0, [r7, #4]
 800778c:	f000 f877 	bl	800787e <HAL_TIM_IC_CaptureCallback>
 8007790:	e005      	b.n	800779e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f000 f869 	bl	800786a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f000 f87a 	bl	8007892 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	f003 0301 	and.w	r3, r3, #1
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d00c      	beq.n	80077c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f003 0301 	and.w	r3, r3, #1
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d007      	beq.n	80077c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f06f 0201 	mvn.w	r2, #1
 80077c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f7f9 fcb4 	bl	8001130 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d104      	bne.n	80077dc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d00c      	beq.n	80077f6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d007      	beq.n	80077f6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80077ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	f000 f913 	bl	8007a1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d00c      	beq.n	800781a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007806:	2b00      	cmp	r3, #0
 8007808:	d007      	beq.n	800781a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007812:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	f000 f90b 	bl	8007a30 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007820:	2b00      	cmp	r3, #0
 8007822:	d00c      	beq.n	800783e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800782a:	2b00      	cmp	r3, #0
 800782c:	d007      	beq.n	800783e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007836:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f000 f834 	bl	80078a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	f003 0320 	and.w	r3, r3, #32
 8007844:	2b00      	cmp	r3, #0
 8007846:	d00c      	beq.n	8007862 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	f003 0320 	and.w	r3, r3, #32
 800784e:	2b00      	cmp	r3, #0
 8007850:	d007      	beq.n	8007862 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f06f 0220 	mvn.w	r2, #32
 800785a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800785c:	6878      	ldr	r0, [r7, #4]
 800785e:	f000 f8d3 	bl	8007a08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007862:	bf00      	nop
 8007864:	3710      	adds	r7, #16
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}

0800786a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800786a:	b480      	push	{r7}
 800786c:	b083      	sub	sp, #12
 800786e:	af00      	add	r7, sp, #0
 8007870:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007872:	bf00      	nop
 8007874:	370c      	adds	r7, #12
 8007876:	46bd      	mov	sp, r7
 8007878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787c:	4770      	bx	lr

0800787e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800787e:	b480      	push	{r7}
 8007880:	b083      	sub	sp, #12
 8007882:	af00      	add	r7, sp, #0
 8007884:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007886:	bf00      	nop
 8007888:	370c      	adds	r7, #12
 800788a:	46bd      	mov	sp, r7
 800788c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007890:	4770      	bx	lr

08007892 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007892:	b480      	push	{r7}
 8007894:	b083      	sub	sp, #12
 8007896:	af00      	add	r7, sp, #0
 8007898:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800789a:	bf00      	nop
 800789c:	370c      	adds	r7, #12
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr

080078a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80078a6:	b480      	push	{r7}
 80078a8:	b083      	sub	sp, #12
 80078aa:	af00      	add	r7, sp, #0
 80078ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80078ae:	bf00      	nop
 80078b0:	370c      	adds	r7, #12
 80078b2:	46bd      	mov	sp, r7
 80078b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b8:	4770      	bx	lr
	...

080078bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80078bc:	b480      	push	{r7}
 80078be:	b085      	sub	sp, #20
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
 80078c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	4a46      	ldr	r2, [pc, #280]	@ (80079e8 <TIM_Base_SetConfig+0x12c>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d013      	beq.n	80078fc <TIM_Base_SetConfig+0x40>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078da:	d00f      	beq.n	80078fc <TIM_Base_SetConfig+0x40>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	4a43      	ldr	r2, [pc, #268]	@ (80079ec <TIM_Base_SetConfig+0x130>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d00b      	beq.n	80078fc <TIM_Base_SetConfig+0x40>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	4a42      	ldr	r2, [pc, #264]	@ (80079f0 <TIM_Base_SetConfig+0x134>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d007      	beq.n	80078fc <TIM_Base_SetConfig+0x40>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	4a41      	ldr	r2, [pc, #260]	@ (80079f4 <TIM_Base_SetConfig+0x138>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d003      	beq.n	80078fc <TIM_Base_SetConfig+0x40>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	4a40      	ldr	r2, [pc, #256]	@ (80079f8 <TIM_Base_SetConfig+0x13c>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d108      	bne.n	800790e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007902:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	68fa      	ldr	r2, [r7, #12]
 800790a:	4313      	orrs	r3, r2
 800790c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	4a35      	ldr	r2, [pc, #212]	@ (80079e8 <TIM_Base_SetConfig+0x12c>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d01f      	beq.n	8007956 <TIM_Base_SetConfig+0x9a>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800791c:	d01b      	beq.n	8007956 <TIM_Base_SetConfig+0x9a>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	4a32      	ldr	r2, [pc, #200]	@ (80079ec <TIM_Base_SetConfig+0x130>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d017      	beq.n	8007956 <TIM_Base_SetConfig+0x9a>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	4a31      	ldr	r2, [pc, #196]	@ (80079f0 <TIM_Base_SetConfig+0x134>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d013      	beq.n	8007956 <TIM_Base_SetConfig+0x9a>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	4a30      	ldr	r2, [pc, #192]	@ (80079f4 <TIM_Base_SetConfig+0x138>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d00f      	beq.n	8007956 <TIM_Base_SetConfig+0x9a>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	4a2f      	ldr	r2, [pc, #188]	@ (80079f8 <TIM_Base_SetConfig+0x13c>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d00b      	beq.n	8007956 <TIM_Base_SetConfig+0x9a>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	4a2e      	ldr	r2, [pc, #184]	@ (80079fc <TIM_Base_SetConfig+0x140>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d007      	beq.n	8007956 <TIM_Base_SetConfig+0x9a>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	4a2d      	ldr	r2, [pc, #180]	@ (8007a00 <TIM_Base_SetConfig+0x144>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d003      	beq.n	8007956 <TIM_Base_SetConfig+0x9a>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	4a2c      	ldr	r2, [pc, #176]	@ (8007a04 <TIM_Base_SetConfig+0x148>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d108      	bne.n	8007968 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800795c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	68db      	ldr	r3, [r3, #12]
 8007962:	68fa      	ldr	r2, [r7, #12]
 8007964:	4313      	orrs	r3, r2
 8007966:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	695b      	ldr	r3, [r3, #20]
 8007972:	4313      	orrs	r3, r2
 8007974:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	68fa      	ldr	r2, [r7, #12]
 800797a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	689a      	ldr	r2, [r3, #8]
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	681a      	ldr	r2, [r3, #0]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	4a16      	ldr	r2, [pc, #88]	@ (80079e8 <TIM_Base_SetConfig+0x12c>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d00f      	beq.n	80079b4 <TIM_Base_SetConfig+0xf8>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	4a18      	ldr	r2, [pc, #96]	@ (80079f8 <TIM_Base_SetConfig+0x13c>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d00b      	beq.n	80079b4 <TIM_Base_SetConfig+0xf8>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	4a17      	ldr	r2, [pc, #92]	@ (80079fc <TIM_Base_SetConfig+0x140>)
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d007      	beq.n	80079b4 <TIM_Base_SetConfig+0xf8>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	4a16      	ldr	r2, [pc, #88]	@ (8007a00 <TIM_Base_SetConfig+0x144>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d003      	beq.n	80079b4 <TIM_Base_SetConfig+0xf8>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	4a15      	ldr	r2, [pc, #84]	@ (8007a04 <TIM_Base_SetConfig+0x148>)
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d103      	bne.n	80079bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	691a      	ldr	r2, [r3, #16]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2201      	movs	r2, #1
 80079c0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	691b      	ldr	r3, [r3, #16]
 80079c6:	f003 0301 	and.w	r3, r3, #1
 80079ca:	2b01      	cmp	r3, #1
 80079cc:	d105      	bne.n	80079da <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	691b      	ldr	r3, [r3, #16]
 80079d2:	f023 0201 	bic.w	r2, r3, #1
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	611a      	str	r2, [r3, #16]
  }
}
 80079da:	bf00      	nop
 80079dc:	3714      	adds	r7, #20
 80079de:	46bd      	mov	sp, r7
 80079e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e4:	4770      	bx	lr
 80079e6:	bf00      	nop
 80079e8:	40012c00 	.word	0x40012c00
 80079ec:	40000400 	.word	0x40000400
 80079f0:	40000800 	.word	0x40000800
 80079f4:	40000c00 	.word	0x40000c00
 80079f8:	40013400 	.word	0x40013400
 80079fc:	40014000 	.word	0x40014000
 8007a00:	40014400 	.word	0x40014400
 8007a04:	40014800 	.word	0x40014800

08007a08 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b083      	sub	sp, #12
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a10:	bf00      	nop
 8007a12:	370c      	adds	r7, #12
 8007a14:	46bd      	mov	sp, r7
 8007a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1a:	4770      	bx	lr

08007a1c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b083      	sub	sp, #12
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a24:	bf00      	nop
 8007a26:	370c      	adds	r7, #12
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr

08007a30 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b083      	sub	sp, #12
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007a38:	bf00      	nop
 8007a3a:	370c      	adds	r7, #12
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a42:	4770      	bx	lr

08007a44 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b082      	sub	sp, #8
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d101      	bne.n	8007a56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007a52:	2301      	movs	r3, #1
 8007a54:	e040      	b.n	8007ad8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d106      	bne.n	8007a6c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2200      	movs	r2, #0
 8007a62:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f7fa fa70 	bl	8001f4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2224      	movs	r2, #36	@ 0x24
 8007a70:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	681a      	ldr	r2, [r3, #0]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f022 0201 	bic.w	r2, r2, #1
 8007a80:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d002      	beq.n	8007a90 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f000 fedc 	bl	8008848 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007a90:	6878      	ldr	r0, [r7, #4]
 8007a92:	f000 fc21 	bl	80082d8 <UART_SetConfig>
 8007a96:	4603      	mov	r3, r0
 8007a98:	2b01      	cmp	r3, #1
 8007a9a:	d101      	bne.n	8007aa0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	e01b      	b.n	8007ad8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	685a      	ldr	r2, [r3, #4]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007aae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	689a      	ldr	r2, [r3, #8]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007abe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f042 0201 	orr.w	r2, r2, #1
 8007ace:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007ad0:	6878      	ldr	r0, [r7, #4]
 8007ad2:	f000 ff5b 	bl	800898c <UART_CheckIdleState>
 8007ad6:	4603      	mov	r3, r0
}
 8007ad8:	4618      	mov	r0, r3
 8007ada:	3708      	adds	r7, #8
 8007adc:	46bd      	mov	sp, r7
 8007ade:	bd80      	pop	{r7, pc}

08007ae0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b08a      	sub	sp, #40	@ 0x28
 8007ae4:	af02      	add	r7, sp, #8
 8007ae6:	60f8      	str	r0, [r7, #12]
 8007ae8:	60b9      	str	r1, [r7, #8]
 8007aea:	603b      	str	r3, [r7, #0]
 8007aec:	4613      	mov	r3, r2
 8007aee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007af4:	2b20      	cmp	r3, #32
 8007af6:	d177      	bne.n	8007be8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d002      	beq.n	8007b04 <HAL_UART_Transmit+0x24>
 8007afe:	88fb      	ldrh	r3, [r7, #6]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d101      	bne.n	8007b08 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007b04:	2301      	movs	r3, #1
 8007b06:	e070      	b.n	8007bea <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2221      	movs	r2, #33	@ 0x21
 8007b14:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007b16:	f7fa fadb 	bl	80020d0 <HAL_GetTick>
 8007b1a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	88fa      	ldrh	r2, [r7, #6]
 8007b20:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	88fa      	ldrh	r2, [r7, #6]
 8007b28:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	689b      	ldr	r3, [r3, #8]
 8007b30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b34:	d108      	bne.n	8007b48 <HAL_UART_Transmit+0x68>
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	691b      	ldr	r3, [r3, #16]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d104      	bne.n	8007b48 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	61bb      	str	r3, [r7, #24]
 8007b46:	e003      	b.n	8007b50 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007b50:	e02f      	b.n	8007bb2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	9300      	str	r3, [sp, #0]
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	2180      	movs	r1, #128	@ 0x80
 8007b5c:	68f8      	ldr	r0, [r7, #12]
 8007b5e:	f000 ffbd 	bl	8008adc <UART_WaitOnFlagUntilTimeout>
 8007b62:	4603      	mov	r3, r0
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d004      	beq.n	8007b72 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	2220      	movs	r2, #32
 8007b6c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007b6e:	2303      	movs	r3, #3
 8007b70:	e03b      	b.n	8007bea <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8007b72:	69fb      	ldr	r3, [r7, #28]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d10b      	bne.n	8007b90 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007b78:	69bb      	ldr	r3, [r7, #24]
 8007b7a:	881a      	ldrh	r2, [r3, #0]
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007b84:	b292      	uxth	r2, r2
 8007b86:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007b88:	69bb      	ldr	r3, [r7, #24]
 8007b8a:	3302      	adds	r3, #2
 8007b8c:	61bb      	str	r3, [r7, #24]
 8007b8e:	e007      	b.n	8007ba0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007b90:	69fb      	ldr	r3, [r7, #28]
 8007b92:	781a      	ldrb	r2, [r3, #0]
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007b9a:	69fb      	ldr	r3, [r7, #28]
 8007b9c:	3301      	adds	r3, #1
 8007b9e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007ba6:	b29b      	uxth	r3, r3
 8007ba8:	3b01      	subs	r3, #1
 8007baa:	b29a      	uxth	r2, r3
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d1c9      	bne.n	8007b52 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	9300      	str	r3, [sp, #0]
 8007bc2:	697b      	ldr	r3, [r7, #20]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	2140      	movs	r1, #64	@ 0x40
 8007bc8:	68f8      	ldr	r0, [r7, #12]
 8007bca:	f000 ff87 	bl	8008adc <UART_WaitOnFlagUntilTimeout>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d004      	beq.n	8007bde <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2220      	movs	r2, #32
 8007bd8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007bda:	2303      	movs	r3, #3
 8007bdc:	e005      	b.n	8007bea <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2220      	movs	r2, #32
 8007be2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007be4:	2300      	movs	r3, #0
 8007be6:	e000      	b.n	8007bea <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007be8:	2302      	movs	r3, #2
  }
}
 8007bea:	4618      	mov	r0, r3
 8007bec:	3720      	adds	r7, #32
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}
	...

08007bf4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b08a      	sub	sp, #40	@ 0x28
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	60f8      	str	r0, [r7, #12]
 8007bfc:	60b9      	str	r1, [r7, #8]
 8007bfe:	4613      	mov	r3, r2
 8007c00:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c08:	2b20      	cmp	r3, #32
 8007c0a:	d137      	bne.n	8007c7c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d002      	beq.n	8007c18 <HAL_UART_Receive_IT+0x24>
 8007c12:	88fb      	ldrh	r3, [r7, #6]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d101      	bne.n	8007c1c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007c18:	2301      	movs	r3, #1
 8007c1a:	e030      	b.n	8007c7e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4a18      	ldr	r2, [pc, #96]	@ (8007c88 <HAL_UART_Receive_IT+0x94>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d01f      	beq.n	8007c6c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d018      	beq.n	8007c6c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	e853 3f00 	ldrex	r3, [r3]
 8007c46:	613b      	str	r3, [r7, #16]
   return(result);
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007c4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	461a      	mov	r2, r3
 8007c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c58:	623b      	str	r3, [r7, #32]
 8007c5a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c5c:	69f9      	ldr	r1, [r7, #28]
 8007c5e:	6a3a      	ldr	r2, [r7, #32]
 8007c60:	e841 2300 	strex	r3, r2, [r1]
 8007c64:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c66:	69bb      	ldr	r3, [r7, #24]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d1e6      	bne.n	8007c3a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007c6c:	88fb      	ldrh	r3, [r7, #6]
 8007c6e:	461a      	mov	r2, r3
 8007c70:	68b9      	ldr	r1, [r7, #8]
 8007c72:	68f8      	ldr	r0, [r7, #12]
 8007c74:	f000 ffa0 	bl	8008bb8 <UART_Start_Receive_IT>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	e000      	b.n	8007c7e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007c7c:	2302      	movs	r3, #2
  }
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3728      	adds	r7, #40	@ 0x28
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}
 8007c86:	bf00      	nop
 8007c88:	40008000 	.word	0x40008000

08007c8c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b0ba      	sub	sp, #232	@ 0xe8
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	69db      	ldr	r3, [r3, #28]
 8007c9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	689b      	ldr	r3, [r3, #8]
 8007cae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007cb2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007cb6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007cba:	4013      	ands	r3, r2
 8007cbc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007cc0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d115      	bne.n	8007cf4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007cc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ccc:	f003 0320 	and.w	r3, r3, #32
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d00f      	beq.n	8007cf4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007cd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cd8:	f003 0320 	and.w	r3, r3, #32
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d009      	beq.n	8007cf4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	f000 82ca 	beq.w	800827e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	4798      	blx	r3
      }
      return;
 8007cf2:	e2c4      	b.n	800827e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007cf4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	f000 8117 	beq.w	8007f2c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007cfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d02:	f003 0301 	and.w	r3, r3, #1
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d106      	bne.n	8007d18 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007d0a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007d0e:	4b85      	ldr	r3, [pc, #532]	@ (8007f24 <HAL_UART_IRQHandler+0x298>)
 8007d10:	4013      	ands	r3, r2
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	f000 810a 	beq.w	8007f2c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007d18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d1c:	f003 0301 	and.w	r3, r3, #1
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d011      	beq.n	8007d48 <HAL_UART_IRQHandler+0xbc>
 8007d24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d00b      	beq.n	8007d48 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	2201      	movs	r2, #1
 8007d36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d3e:	f043 0201 	orr.w	r2, r3, #1
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d4c:	f003 0302 	and.w	r3, r3, #2
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d011      	beq.n	8007d78 <HAL_UART_IRQHandler+0xec>
 8007d54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d58:	f003 0301 	and.w	r3, r3, #1
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d00b      	beq.n	8007d78 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	2202      	movs	r2, #2
 8007d66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d6e:	f043 0204 	orr.w	r2, r3, #4
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d7c:	f003 0304 	and.w	r3, r3, #4
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d011      	beq.n	8007da8 <HAL_UART_IRQHandler+0x11c>
 8007d84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d88:	f003 0301 	and.w	r3, r3, #1
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d00b      	beq.n	8007da8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	2204      	movs	r2, #4
 8007d96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d9e:	f043 0202 	orr.w	r2, r3, #2
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007da8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007dac:	f003 0308 	and.w	r3, r3, #8
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d017      	beq.n	8007de4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007db4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007db8:	f003 0320 	and.w	r3, r3, #32
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d105      	bne.n	8007dcc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007dc0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007dc4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d00b      	beq.n	8007de4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	2208      	movs	r2, #8
 8007dd2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007dda:	f043 0208 	orr.w	r2, r3, #8
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007de4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007de8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d012      	beq.n	8007e16 <HAL_UART_IRQHandler+0x18a>
 8007df0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007df4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d00c      	beq.n	8007e16 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007e04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e0c:	f043 0220 	orr.w	r2, r3, #32
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	f000 8230 	beq.w	8008282 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007e22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e26:	f003 0320 	and.w	r3, r3, #32
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d00d      	beq.n	8007e4a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007e2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e32:	f003 0320 	and.w	r3, r3, #32
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d007      	beq.n	8007e4a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d003      	beq.n	8007e4a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e50:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	689b      	ldr	r3, [r3, #8]
 8007e5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e5e:	2b40      	cmp	r3, #64	@ 0x40
 8007e60:	d005      	beq.n	8007e6e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007e62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e66:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d04f      	beq.n	8007f0e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f000 ff68 	bl	8008d44 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	689b      	ldr	r3, [r3, #8]
 8007e7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e7e:	2b40      	cmp	r3, #64	@ 0x40
 8007e80:	d141      	bne.n	8007f06 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	3308      	adds	r3, #8
 8007e88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007e90:	e853 3f00 	ldrex	r3, [r3]
 8007e94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007e98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007e9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ea0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	3308      	adds	r3, #8
 8007eaa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007eae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007eb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007eba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007ebe:	e841 2300 	strex	r3, r2, [r1]
 8007ec2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007ec6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d1d9      	bne.n	8007e82 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d013      	beq.n	8007efe <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007eda:	4a13      	ldr	r2, [pc, #76]	@ (8007f28 <HAL_UART_IRQHandler+0x29c>)
 8007edc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f7fa fb5c 	bl	80025a0 <HAL_DMA_Abort_IT>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d017      	beq.n	8007f1e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ef4:	687a      	ldr	r2, [r7, #4]
 8007ef6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007ef8:	4610      	mov	r0, r2
 8007efa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007efc:	e00f      	b.n	8007f1e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f000 f9d4 	bl	80082ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f04:	e00b      	b.n	8007f1e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	f000 f9d0 	bl	80082ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f0c:	e007      	b.n	8007f1e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f000 f9cc 	bl	80082ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2200      	movs	r2, #0
 8007f18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007f1c:	e1b1      	b.n	8008282 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f1e:	bf00      	nop
    return;
 8007f20:	e1af      	b.n	8008282 <HAL_UART_IRQHandler+0x5f6>
 8007f22:	bf00      	nop
 8007f24:	04000120 	.word	0x04000120
 8007f28:	08008e0d 	.word	0x08008e0d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f30:	2b01      	cmp	r3, #1
 8007f32:	f040 816a 	bne.w	800820a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007f36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f3a:	f003 0310 	and.w	r3, r3, #16
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	f000 8163 	beq.w	800820a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007f44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f48:	f003 0310 	and.w	r3, r3, #16
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	f000 815c 	beq.w	800820a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	2210      	movs	r2, #16
 8007f58:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	689b      	ldr	r3, [r3, #8]
 8007f60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f64:	2b40      	cmp	r3, #64	@ 0x40
 8007f66:	f040 80d4 	bne.w	8008112 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	685b      	ldr	r3, [r3, #4]
 8007f72:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007f76:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	f000 80ad 	beq.w	80080da <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007f86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007f8a:	429a      	cmp	r2, r3
 8007f8c:	f080 80a5 	bcs.w	80080da <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007f96:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f003 0320 	and.w	r3, r3, #32
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	f040 8086 	bne.w	80080b8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007fb8:	e853 3f00 	ldrex	r3, [r3]
 8007fbc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007fc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007fc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007fc8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	461a      	mov	r2, r3
 8007fd2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007fd6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007fda:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fde:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007fe2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007fe6:	e841 2300 	strex	r3, r2, [r1]
 8007fea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007fee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d1da      	bne.n	8007fac <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	3308      	adds	r3, #8
 8007ffc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ffe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008000:	e853 3f00 	ldrex	r3, [r3]
 8008004:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008006:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008008:	f023 0301 	bic.w	r3, r3, #1
 800800c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	3308      	adds	r3, #8
 8008016:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800801a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800801e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008020:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008022:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008026:	e841 2300 	strex	r3, r2, [r1]
 800802a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800802c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800802e:	2b00      	cmp	r3, #0
 8008030:	d1e1      	bne.n	8007ff6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	3308      	adds	r3, #8
 8008038:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800803a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800803c:	e853 3f00 	ldrex	r3, [r3]
 8008040:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008042:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008044:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008048:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	3308      	adds	r3, #8
 8008052:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008056:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008058:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800805a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800805c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800805e:	e841 2300 	strex	r3, r2, [r1]
 8008062:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008064:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008066:	2b00      	cmp	r3, #0
 8008068:	d1e3      	bne.n	8008032 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2220      	movs	r2, #32
 800806e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2200      	movs	r2, #0
 8008076:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800807e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008080:	e853 3f00 	ldrex	r3, [r3]
 8008084:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008086:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008088:	f023 0310 	bic.w	r3, r3, #16
 800808c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	461a      	mov	r2, r3
 8008096:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800809a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800809c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800809e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80080a0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80080a2:	e841 2300 	strex	r3, r2, [r1]
 80080a6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80080a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d1e4      	bne.n	8008078 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080b2:	4618      	mov	r0, r3
 80080b4:	f7fa fa36 	bl	8002524 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2202      	movs	r2, #2
 80080bc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80080ca:	b29b      	uxth	r3, r3
 80080cc:	1ad3      	subs	r3, r2, r3
 80080ce:	b29b      	uxth	r3, r3
 80080d0:	4619      	mov	r1, r3
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f000 f8f4 	bl	80082c0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80080d8:	e0d5      	b.n	8008286 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80080e0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80080e4:	429a      	cmp	r2, r3
 80080e6:	f040 80ce 	bne.w	8008286 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f003 0320 	and.w	r3, r3, #32
 80080f6:	2b20      	cmp	r3, #32
 80080f8:	f040 80c5 	bne.w	8008286 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2202      	movs	r2, #2
 8008100:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008108:	4619      	mov	r1, r3
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f000 f8d8 	bl	80082c0 <HAL_UARTEx_RxEventCallback>
      return;
 8008110:	e0b9      	b.n	8008286 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800811e:	b29b      	uxth	r3, r3
 8008120:	1ad3      	subs	r3, r2, r3
 8008122:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800812c:	b29b      	uxth	r3, r3
 800812e:	2b00      	cmp	r3, #0
 8008130:	f000 80ab 	beq.w	800828a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8008134:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008138:	2b00      	cmp	r3, #0
 800813a:	f000 80a6 	beq.w	800828a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008146:	e853 3f00 	ldrex	r3, [r3]
 800814a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800814c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800814e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008152:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	461a      	mov	r2, r3
 800815c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008160:	647b      	str	r3, [r7, #68]	@ 0x44
 8008162:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008164:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008166:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008168:	e841 2300 	strex	r3, r2, [r1]
 800816c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800816e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008170:	2b00      	cmp	r3, #0
 8008172:	d1e4      	bne.n	800813e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	3308      	adds	r3, #8
 800817a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800817c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800817e:	e853 3f00 	ldrex	r3, [r3]
 8008182:	623b      	str	r3, [r7, #32]
   return(result);
 8008184:	6a3b      	ldr	r3, [r7, #32]
 8008186:	f023 0301 	bic.w	r3, r3, #1
 800818a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	3308      	adds	r3, #8
 8008194:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008198:	633a      	str	r2, [r7, #48]	@ 0x30
 800819a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800819c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800819e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081a0:	e841 2300 	strex	r3, r2, [r1]
 80081a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80081a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d1e3      	bne.n	8008174 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2220      	movs	r2, #32
 80081b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2200      	movs	r2, #0
 80081b8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2200      	movs	r2, #0
 80081be:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c6:	693b      	ldr	r3, [r7, #16]
 80081c8:	e853 3f00 	ldrex	r3, [r3]
 80081cc:	60fb      	str	r3, [r7, #12]
   return(result);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	f023 0310 	bic.w	r3, r3, #16
 80081d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	461a      	mov	r2, r3
 80081de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80081e2:	61fb      	str	r3, [r7, #28]
 80081e4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081e6:	69b9      	ldr	r1, [r7, #24]
 80081e8:	69fa      	ldr	r2, [r7, #28]
 80081ea:	e841 2300 	strex	r3, r2, [r1]
 80081ee:	617b      	str	r3, [r7, #20]
   return(result);
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d1e4      	bne.n	80081c0 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2202      	movs	r2, #2
 80081fa:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80081fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008200:	4619      	mov	r1, r3
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f000 f85c 	bl	80082c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008208:	e03f      	b.n	800828a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800820a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800820e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008212:	2b00      	cmp	r3, #0
 8008214:	d00e      	beq.n	8008234 <HAL_UART_IRQHandler+0x5a8>
 8008216:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800821a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800821e:	2b00      	cmp	r3, #0
 8008220:	d008      	beq.n	8008234 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800822a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f000 ffe9 	bl	8009204 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008232:	e02d      	b.n	8008290 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008234:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008238:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800823c:	2b00      	cmp	r3, #0
 800823e:	d00e      	beq.n	800825e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008240:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008244:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008248:	2b00      	cmp	r3, #0
 800824a:	d008      	beq.n	800825e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008250:	2b00      	cmp	r3, #0
 8008252:	d01c      	beq.n	800828e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	4798      	blx	r3
    }
    return;
 800825c:	e017      	b.n	800828e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800825e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008262:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008266:	2b00      	cmp	r3, #0
 8008268:	d012      	beq.n	8008290 <HAL_UART_IRQHandler+0x604>
 800826a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800826e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008272:	2b00      	cmp	r3, #0
 8008274:	d00c      	beq.n	8008290 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f000 fdde 	bl	8008e38 <UART_EndTransmit_IT>
    return;
 800827c:	e008      	b.n	8008290 <HAL_UART_IRQHandler+0x604>
      return;
 800827e:	bf00      	nop
 8008280:	e006      	b.n	8008290 <HAL_UART_IRQHandler+0x604>
    return;
 8008282:	bf00      	nop
 8008284:	e004      	b.n	8008290 <HAL_UART_IRQHandler+0x604>
      return;
 8008286:	bf00      	nop
 8008288:	e002      	b.n	8008290 <HAL_UART_IRQHandler+0x604>
      return;
 800828a:	bf00      	nop
 800828c:	e000      	b.n	8008290 <HAL_UART_IRQHandler+0x604>
    return;
 800828e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8008290:	37e8      	adds	r7, #232	@ 0xe8
 8008292:	46bd      	mov	sp, r7
 8008294:	bd80      	pop	{r7, pc}
 8008296:	bf00      	nop

08008298 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008298:	b480      	push	{r7}
 800829a:	b083      	sub	sp, #12
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80082a0:	bf00      	nop
 80082a2:	370c      	adds	r7, #12
 80082a4:	46bd      	mov	sp, r7
 80082a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082aa:	4770      	bx	lr

080082ac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b083      	sub	sp, #12
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80082b4:	bf00      	nop
 80082b6:	370c      	adds	r7, #12
 80082b8:	46bd      	mov	sp, r7
 80082ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082be:	4770      	bx	lr

080082c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80082c0:	b480      	push	{r7}
 80082c2:	b083      	sub	sp, #12
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
 80082c8:	460b      	mov	r3, r1
 80082ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80082cc:	bf00      	nop
 80082ce:	370c      	adds	r7, #12
 80082d0:	46bd      	mov	sp, r7
 80082d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d6:	4770      	bx	lr

080082d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80082d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80082dc:	b08a      	sub	sp, #40	@ 0x28
 80082de:	af00      	add	r7, sp, #0
 80082e0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80082e2:	2300      	movs	r3, #0
 80082e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	689a      	ldr	r2, [r3, #8]
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	691b      	ldr	r3, [r3, #16]
 80082f0:	431a      	orrs	r2, r3
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	695b      	ldr	r3, [r3, #20]
 80082f6:	431a      	orrs	r2, r3
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	69db      	ldr	r3, [r3, #28]
 80082fc:	4313      	orrs	r3, r2
 80082fe:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	681a      	ldr	r2, [r3, #0]
 8008306:	4ba4      	ldr	r3, [pc, #656]	@ (8008598 <UART_SetConfig+0x2c0>)
 8008308:	4013      	ands	r3, r2
 800830a:	68fa      	ldr	r2, [r7, #12]
 800830c:	6812      	ldr	r2, [r2, #0]
 800830e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008310:	430b      	orrs	r3, r1
 8008312:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	685b      	ldr	r3, [r3, #4]
 800831a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	68da      	ldr	r2, [r3, #12]
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	430a      	orrs	r2, r1
 8008328:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	699b      	ldr	r3, [r3, #24]
 800832e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a99      	ldr	r2, [pc, #612]	@ (800859c <UART_SetConfig+0x2c4>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d004      	beq.n	8008344 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	6a1b      	ldr	r3, [r3, #32]
 800833e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008340:	4313      	orrs	r3, r2
 8008342:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	689b      	ldr	r3, [r3, #8]
 800834a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008354:	430a      	orrs	r2, r1
 8008356:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4a90      	ldr	r2, [pc, #576]	@ (80085a0 <UART_SetConfig+0x2c8>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d126      	bne.n	80083b0 <UART_SetConfig+0xd8>
 8008362:	4b90      	ldr	r3, [pc, #576]	@ (80085a4 <UART_SetConfig+0x2cc>)
 8008364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008368:	f003 0303 	and.w	r3, r3, #3
 800836c:	2b03      	cmp	r3, #3
 800836e:	d81b      	bhi.n	80083a8 <UART_SetConfig+0xd0>
 8008370:	a201      	add	r2, pc, #4	@ (adr r2, 8008378 <UART_SetConfig+0xa0>)
 8008372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008376:	bf00      	nop
 8008378:	08008389 	.word	0x08008389
 800837c:	08008399 	.word	0x08008399
 8008380:	08008391 	.word	0x08008391
 8008384:	080083a1 	.word	0x080083a1
 8008388:	2301      	movs	r3, #1
 800838a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800838e:	e116      	b.n	80085be <UART_SetConfig+0x2e6>
 8008390:	2302      	movs	r3, #2
 8008392:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008396:	e112      	b.n	80085be <UART_SetConfig+0x2e6>
 8008398:	2304      	movs	r3, #4
 800839a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800839e:	e10e      	b.n	80085be <UART_SetConfig+0x2e6>
 80083a0:	2308      	movs	r3, #8
 80083a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80083a6:	e10a      	b.n	80085be <UART_SetConfig+0x2e6>
 80083a8:	2310      	movs	r3, #16
 80083aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80083ae:	e106      	b.n	80085be <UART_SetConfig+0x2e6>
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4a7c      	ldr	r2, [pc, #496]	@ (80085a8 <UART_SetConfig+0x2d0>)
 80083b6:	4293      	cmp	r3, r2
 80083b8:	d138      	bne.n	800842c <UART_SetConfig+0x154>
 80083ba:	4b7a      	ldr	r3, [pc, #488]	@ (80085a4 <UART_SetConfig+0x2cc>)
 80083bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083c0:	f003 030c 	and.w	r3, r3, #12
 80083c4:	2b0c      	cmp	r3, #12
 80083c6:	d82d      	bhi.n	8008424 <UART_SetConfig+0x14c>
 80083c8:	a201      	add	r2, pc, #4	@ (adr r2, 80083d0 <UART_SetConfig+0xf8>)
 80083ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083ce:	bf00      	nop
 80083d0:	08008405 	.word	0x08008405
 80083d4:	08008425 	.word	0x08008425
 80083d8:	08008425 	.word	0x08008425
 80083dc:	08008425 	.word	0x08008425
 80083e0:	08008415 	.word	0x08008415
 80083e4:	08008425 	.word	0x08008425
 80083e8:	08008425 	.word	0x08008425
 80083ec:	08008425 	.word	0x08008425
 80083f0:	0800840d 	.word	0x0800840d
 80083f4:	08008425 	.word	0x08008425
 80083f8:	08008425 	.word	0x08008425
 80083fc:	08008425 	.word	0x08008425
 8008400:	0800841d 	.word	0x0800841d
 8008404:	2300      	movs	r3, #0
 8008406:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800840a:	e0d8      	b.n	80085be <UART_SetConfig+0x2e6>
 800840c:	2302      	movs	r3, #2
 800840e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008412:	e0d4      	b.n	80085be <UART_SetConfig+0x2e6>
 8008414:	2304      	movs	r3, #4
 8008416:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800841a:	e0d0      	b.n	80085be <UART_SetConfig+0x2e6>
 800841c:	2308      	movs	r3, #8
 800841e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008422:	e0cc      	b.n	80085be <UART_SetConfig+0x2e6>
 8008424:	2310      	movs	r3, #16
 8008426:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800842a:	e0c8      	b.n	80085be <UART_SetConfig+0x2e6>
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4a5e      	ldr	r2, [pc, #376]	@ (80085ac <UART_SetConfig+0x2d4>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d125      	bne.n	8008482 <UART_SetConfig+0x1aa>
 8008436:	4b5b      	ldr	r3, [pc, #364]	@ (80085a4 <UART_SetConfig+0x2cc>)
 8008438:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800843c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008440:	2b30      	cmp	r3, #48	@ 0x30
 8008442:	d016      	beq.n	8008472 <UART_SetConfig+0x19a>
 8008444:	2b30      	cmp	r3, #48	@ 0x30
 8008446:	d818      	bhi.n	800847a <UART_SetConfig+0x1a2>
 8008448:	2b20      	cmp	r3, #32
 800844a:	d00a      	beq.n	8008462 <UART_SetConfig+0x18a>
 800844c:	2b20      	cmp	r3, #32
 800844e:	d814      	bhi.n	800847a <UART_SetConfig+0x1a2>
 8008450:	2b00      	cmp	r3, #0
 8008452:	d002      	beq.n	800845a <UART_SetConfig+0x182>
 8008454:	2b10      	cmp	r3, #16
 8008456:	d008      	beq.n	800846a <UART_SetConfig+0x192>
 8008458:	e00f      	b.n	800847a <UART_SetConfig+0x1a2>
 800845a:	2300      	movs	r3, #0
 800845c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008460:	e0ad      	b.n	80085be <UART_SetConfig+0x2e6>
 8008462:	2302      	movs	r3, #2
 8008464:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008468:	e0a9      	b.n	80085be <UART_SetConfig+0x2e6>
 800846a:	2304      	movs	r3, #4
 800846c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008470:	e0a5      	b.n	80085be <UART_SetConfig+0x2e6>
 8008472:	2308      	movs	r3, #8
 8008474:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008478:	e0a1      	b.n	80085be <UART_SetConfig+0x2e6>
 800847a:	2310      	movs	r3, #16
 800847c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008480:	e09d      	b.n	80085be <UART_SetConfig+0x2e6>
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4a4a      	ldr	r2, [pc, #296]	@ (80085b0 <UART_SetConfig+0x2d8>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d125      	bne.n	80084d8 <UART_SetConfig+0x200>
 800848c:	4b45      	ldr	r3, [pc, #276]	@ (80085a4 <UART_SetConfig+0x2cc>)
 800848e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008492:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008496:	2bc0      	cmp	r3, #192	@ 0xc0
 8008498:	d016      	beq.n	80084c8 <UART_SetConfig+0x1f0>
 800849a:	2bc0      	cmp	r3, #192	@ 0xc0
 800849c:	d818      	bhi.n	80084d0 <UART_SetConfig+0x1f8>
 800849e:	2b80      	cmp	r3, #128	@ 0x80
 80084a0:	d00a      	beq.n	80084b8 <UART_SetConfig+0x1e0>
 80084a2:	2b80      	cmp	r3, #128	@ 0x80
 80084a4:	d814      	bhi.n	80084d0 <UART_SetConfig+0x1f8>
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d002      	beq.n	80084b0 <UART_SetConfig+0x1d8>
 80084aa:	2b40      	cmp	r3, #64	@ 0x40
 80084ac:	d008      	beq.n	80084c0 <UART_SetConfig+0x1e8>
 80084ae:	e00f      	b.n	80084d0 <UART_SetConfig+0x1f8>
 80084b0:	2300      	movs	r3, #0
 80084b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084b6:	e082      	b.n	80085be <UART_SetConfig+0x2e6>
 80084b8:	2302      	movs	r3, #2
 80084ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084be:	e07e      	b.n	80085be <UART_SetConfig+0x2e6>
 80084c0:	2304      	movs	r3, #4
 80084c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084c6:	e07a      	b.n	80085be <UART_SetConfig+0x2e6>
 80084c8:	2308      	movs	r3, #8
 80084ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084ce:	e076      	b.n	80085be <UART_SetConfig+0x2e6>
 80084d0:	2310      	movs	r3, #16
 80084d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084d6:	e072      	b.n	80085be <UART_SetConfig+0x2e6>
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4a35      	ldr	r2, [pc, #212]	@ (80085b4 <UART_SetConfig+0x2dc>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d12a      	bne.n	8008538 <UART_SetConfig+0x260>
 80084e2:	4b30      	ldr	r3, [pc, #192]	@ (80085a4 <UART_SetConfig+0x2cc>)
 80084e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80084ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80084f0:	d01a      	beq.n	8008528 <UART_SetConfig+0x250>
 80084f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80084f6:	d81b      	bhi.n	8008530 <UART_SetConfig+0x258>
 80084f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084fc:	d00c      	beq.n	8008518 <UART_SetConfig+0x240>
 80084fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008502:	d815      	bhi.n	8008530 <UART_SetConfig+0x258>
 8008504:	2b00      	cmp	r3, #0
 8008506:	d003      	beq.n	8008510 <UART_SetConfig+0x238>
 8008508:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800850c:	d008      	beq.n	8008520 <UART_SetConfig+0x248>
 800850e:	e00f      	b.n	8008530 <UART_SetConfig+0x258>
 8008510:	2300      	movs	r3, #0
 8008512:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008516:	e052      	b.n	80085be <UART_SetConfig+0x2e6>
 8008518:	2302      	movs	r3, #2
 800851a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800851e:	e04e      	b.n	80085be <UART_SetConfig+0x2e6>
 8008520:	2304      	movs	r3, #4
 8008522:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008526:	e04a      	b.n	80085be <UART_SetConfig+0x2e6>
 8008528:	2308      	movs	r3, #8
 800852a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800852e:	e046      	b.n	80085be <UART_SetConfig+0x2e6>
 8008530:	2310      	movs	r3, #16
 8008532:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008536:	e042      	b.n	80085be <UART_SetConfig+0x2e6>
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	4a17      	ldr	r2, [pc, #92]	@ (800859c <UART_SetConfig+0x2c4>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d13a      	bne.n	80085b8 <UART_SetConfig+0x2e0>
 8008542:	4b18      	ldr	r3, [pc, #96]	@ (80085a4 <UART_SetConfig+0x2cc>)
 8008544:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008548:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800854c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008550:	d01a      	beq.n	8008588 <UART_SetConfig+0x2b0>
 8008552:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008556:	d81b      	bhi.n	8008590 <UART_SetConfig+0x2b8>
 8008558:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800855c:	d00c      	beq.n	8008578 <UART_SetConfig+0x2a0>
 800855e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008562:	d815      	bhi.n	8008590 <UART_SetConfig+0x2b8>
 8008564:	2b00      	cmp	r3, #0
 8008566:	d003      	beq.n	8008570 <UART_SetConfig+0x298>
 8008568:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800856c:	d008      	beq.n	8008580 <UART_SetConfig+0x2a8>
 800856e:	e00f      	b.n	8008590 <UART_SetConfig+0x2b8>
 8008570:	2300      	movs	r3, #0
 8008572:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008576:	e022      	b.n	80085be <UART_SetConfig+0x2e6>
 8008578:	2302      	movs	r3, #2
 800857a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800857e:	e01e      	b.n	80085be <UART_SetConfig+0x2e6>
 8008580:	2304      	movs	r3, #4
 8008582:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008586:	e01a      	b.n	80085be <UART_SetConfig+0x2e6>
 8008588:	2308      	movs	r3, #8
 800858a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800858e:	e016      	b.n	80085be <UART_SetConfig+0x2e6>
 8008590:	2310      	movs	r3, #16
 8008592:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008596:	e012      	b.n	80085be <UART_SetConfig+0x2e6>
 8008598:	efff69f3 	.word	0xefff69f3
 800859c:	40008000 	.word	0x40008000
 80085a0:	40013800 	.word	0x40013800
 80085a4:	40021000 	.word	0x40021000
 80085a8:	40004400 	.word	0x40004400
 80085ac:	40004800 	.word	0x40004800
 80085b0:	40004c00 	.word	0x40004c00
 80085b4:	40005000 	.word	0x40005000
 80085b8:	2310      	movs	r3, #16
 80085ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4a9f      	ldr	r2, [pc, #636]	@ (8008840 <UART_SetConfig+0x568>)
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d17a      	bne.n	80086be <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80085c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80085cc:	2b08      	cmp	r3, #8
 80085ce:	d824      	bhi.n	800861a <UART_SetConfig+0x342>
 80085d0:	a201      	add	r2, pc, #4	@ (adr r2, 80085d8 <UART_SetConfig+0x300>)
 80085d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085d6:	bf00      	nop
 80085d8:	080085fd 	.word	0x080085fd
 80085dc:	0800861b 	.word	0x0800861b
 80085e0:	08008605 	.word	0x08008605
 80085e4:	0800861b 	.word	0x0800861b
 80085e8:	0800860b 	.word	0x0800860b
 80085ec:	0800861b 	.word	0x0800861b
 80085f0:	0800861b 	.word	0x0800861b
 80085f4:	0800861b 	.word	0x0800861b
 80085f8:	08008613 	.word	0x08008613
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085fc:	f7fb fe72 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 8008600:	61f8      	str	r0, [r7, #28]
        break;
 8008602:	e010      	b.n	8008626 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008604:	4b8f      	ldr	r3, [pc, #572]	@ (8008844 <UART_SetConfig+0x56c>)
 8008606:	61fb      	str	r3, [r7, #28]
        break;
 8008608:	e00d      	b.n	8008626 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800860a:	f7fb fdd3 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 800860e:	61f8      	str	r0, [r7, #28]
        break;
 8008610:	e009      	b.n	8008626 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008612:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008616:	61fb      	str	r3, [r7, #28]
        break;
 8008618:	e005      	b.n	8008626 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800861a:	2300      	movs	r3, #0
 800861c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800861e:	2301      	movs	r3, #1
 8008620:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008624:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008626:	69fb      	ldr	r3, [r7, #28]
 8008628:	2b00      	cmp	r3, #0
 800862a:	f000 80fb 	beq.w	8008824 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	685a      	ldr	r2, [r3, #4]
 8008632:	4613      	mov	r3, r2
 8008634:	005b      	lsls	r3, r3, #1
 8008636:	4413      	add	r3, r2
 8008638:	69fa      	ldr	r2, [r7, #28]
 800863a:	429a      	cmp	r2, r3
 800863c:	d305      	bcc.n	800864a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	685b      	ldr	r3, [r3, #4]
 8008642:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008644:	69fa      	ldr	r2, [r7, #28]
 8008646:	429a      	cmp	r2, r3
 8008648:	d903      	bls.n	8008652 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800864a:	2301      	movs	r3, #1
 800864c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008650:	e0e8      	b.n	8008824 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008652:	69fb      	ldr	r3, [r7, #28]
 8008654:	2200      	movs	r2, #0
 8008656:	461c      	mov	r4, r3
 8008658:	4615      	mov	r5, r2
 800865a:	f04f 0200 	mov.w	r2, #0
 800865e:	f04f 0300 	mov.w	r3, #0
 8008662:	022b      	lsls	r3, r5, #8
 8008664:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8008668:	0222      	lsls	r2, r4, #8
 800866a:	68f9      	ldr	r1, [r7, #12]
 800866c:	6849      	ldr	r1, [r1, #4]
 800866e:	0849      	lsrs	r1, r1, #1
 8008670:	2000      	movs	r0, #0
 8008672:	4688      	mov	r8, r1
 8008674:	4681      	mov	r9, r0
 8008676:	eb12 0a08 	adds.w	sl, r2, r8
 800867a:	eb43 0b09 	adc.w	fp, r3, r9
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	685b      	ldr	r3, [r3, #4]
 8008682:	2200      	movs	r2, #0
 8008684:	603b      	str	r3, [r7, #0]
 8008686:	607a      	str	r2, [r7, #4]
 8008688:	e9d7 2300 	ldrd	r2, r3, [r7]
 800868c:	4650      	mov	r0, sl
 800868e:	4659      	mov	r1, fp
 8008690:	f7f7 fdee 	bl	8000270 <__aeabi_uldivmod>
 8008694:	4602      	mov	r2, r0
 8008696:	460b      	mov	r3, r1
 8008698:	4613      	mov	r3, r2
 800869a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800869c:	69bb      	ldr	r3, [r7, #24]
 800869e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80086a2:	d308      	bcc.n	80086b6 <UART_SetConfig+0x3de>
 80086a4:	69bb      	ldr	r3, [r7, #24]
 80086a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80086aa:	d204      	bcs.n	80086b6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	69ba      	ldr	r2, [r7, #24]
 80086b2:	60da      	str	r2, [r3, #12]
 80086b4:	e0b6      	b.n	8008824 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80086b6:	2301      	movs	r3, #1
 80086b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80086bc:	e0b2      	b.n	8008824 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	69db      	ldr	r3, [r3, #28]
 80086c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80086c6:	d15e      	bne.n	8008786 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80086c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80086cc:	2b08      	cmp	r3, #8
 80086ce:	d828      	bhi.n	8008722 <UART_SetConfig+0x44a>
 80086d0:	a201      	add	r2, pc, #4	@ (adr r2, 80086d8 <UART_SetConfig+0x400>)
 80086d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086d6:	bf00      	nop
 80086d8:	080086fd 	.word	0x080086fd
 80086dc:	08008705 	.word	0x08008705
 80086e0:	0800870d 	.word	0x0800870d
 80086e4:	08008723 	.word	0x08008723
 80086e8:	08008713 	.word	0x08008713
 80086ec:	08008723 	.word	0x08008723
 80086f0:	08008723 	.word	0x08008723
 80086f4:	08008723 	.word	0x08008723
 80086f8:	0800871b 	.word	0x0800871b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80086fc:	f7fb fdf2 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 8008700:	61f8      	str	r0, [r7, #28]
        break;
 8008702:	e014      	b.n	800872e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008704:	f7fb fe04 	bl	8004310 <HAL_RCC_GetPCLK2Freq>
 8008708:	61f8      	str	r0, [r7, #28]
        break;
 800870a:	e010      	b.n	800872e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800870c:	4b4d      	ldr	r3, [pc, #308]	@ (8008844 <UART_SetConfig+0x56c>)
 800870e:	61fb      	str	r3, [r7, #28]
        break;
 8008710:	e00d      	b.n	800872e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008712:	f7fb fd4f 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 8008716:	61f8      	str	r0, [r7, #28]
        break;
 8008718:	e009      	b.n	800872e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800871a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800871e:	61fb      	str	r3, [r7, #28]
        break;
 8008720:	e005      	b.n	800872e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8008722:	2300      	movs	r3, #0
 8008724:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008726:	2301      	movs	r3, #1
 8008728:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800872c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800872e:	69fb      	ldr	r3, [r7, #28]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d077      	beq.n	8008824 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008734:	69fb      	ldr	r3, [r7, #28]
 8008736:	005a      	lsls	r2, r3, #1
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	685b      	ldr	r3, [r3, #4]
 800873c:	085b      	lsrs	r3, r3, #1
 800873e:	441a      	add	r2, r3
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	685b      	ldr	r3, [r3, #4]
 8008744:	fbb2 f3f3 	udiv	r3, r2, r3
 8008748:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800874a:	69bb      	ldr	r3, [r7, #24]
 800874c:	2b0f      	cmp	r3, #15
 800874e:	d916      	bls.n	800877e <UART_SetConfig+0x4a6>
 8008750:	69bb      	ldr	r3, [r7, #24]
 8008752:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008756:	d212      	bcs.n	800877e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008758:	69bb      	ldr	r3, [r7, #24]
 800875a:	b29b      	uxth	r3, r3
 800875c:	f023 030f 	bic.w	r3, r3, #15
 8008760:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008762:	69bb      	ldr	r3, [r7, #24]
 8008764:	085b      	lsrs	r3, r3, #1
 8008766:	b29b      	uxth	r3, r3
 8008768:	f003 0307 	and.w	r3, r3, #7
 800876c:	b29a      	uxth	r2, r3
 800876e:	8afb      	ldrh	r3, [r7, #22]
 8008770:	4313      	orrs	r3, r2
 8008772:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	8afa      	ldrh	r2, [r7, #22]
 800877a:	60da      	str	r2, [r3, #12]
 800877c:	e052      	b.n	8008824 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800877e:	2301      	movs	r3, #1
 8008780:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008784:	e04e      	b.n	8008824 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008786:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800878a:	2b08      	cmp	r3, #8
 800878c:	d827      	bhi.n	80087de <UART_SetConfig+0x506>
 800878e:	a201      	add	r2, pc, #4	@ (adr r2, 8008794 <UART_SetConfig+0x4bc>)
 8008790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008794:	080087b9 	.word	0x080087b9
 8008798:	080087c1 	.word	0x080087c1
 800879c:	080087c9 	.word	0x080087c9
 80087a0:	080087df 	.word	0x080087df
 80087a4:	080087cf 	.word	0x080087cf
 80087a8:	080087df 	.word	0x080087df
 80087ac:	080087df 	.word	0x080087df
 80087b0:	080087df 	.word	0x080087df
 80087b4:	080087d7 	.word	0x080087d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80087b8:	f7fb fd94 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 80087bc:	61f8      	str	r0, [r7, #28]
        break;
 80087be:	e014      	b.n	80087ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80087c0:	f7fb fda6 	bl	8004310 <HAL_RCC_GetPCLK2Freq>
 80087c4:	61f8      	str	r0, [r7, #28]
        break;
 80087c6:	e010      	b.n	80087ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80087c8:	4b1e      	ldr	r3, [pc, #120]	@ (8008844 <UART_SetConfig+0x56c>)
 80087ca:	61fb      	str	r3, [r7, #28]
        break;
 80087cc:	e00d      	b.n	80087ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80087ce:	f7fb fcf1 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 80087d2:	61f8      	str	r0, [r7, #28]
        break;
 80087d4:	e009      	b.n	80087ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80087d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80087da:	61fb      	str	r3, [r7, #28]
        break;
 80087dc:	e005      	b.n	80087ea <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80087de:	2300      	movs	r3, #0
 80087e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80087e2:	2301      	movs	r3, #1
 80087e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80087e8:	bf00      	nop
    }

    if (pclk != 0U)
 80087ea:	69fb      	ldr	r3, [r7, #28]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d019      	beq.n	8008824 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	085a      	lsrs	r2, r3, #1
 80087f6:	69fb      	ldr	r3, [r7, #28]
 80087f8:	441a      	add	r2, r3
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	685b      	ldr	r3, [r3, #4]
 80087fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8008802:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008804:	69bb      	ldr	r3, [r7, #24]
 8008806:	2b0f      	cmp	r3, #15
 8008808:	d909      	bls.n	800881e <UART_SetConfig+0x546>
 800880a:	69bb      	ldr	r3, [r7, #24]
 800880c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008810:	d205      	bcs.n	800881e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008812:	69bb      	ldr	r3, [r7, #24]
 8008814:	b29a      	uxth	r2, r3
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	60da      	str	r2, [r3, #12]
 800881c:	e002      	b.n	8008824 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800881e:	2301      	movs	r3, #1
 8008820:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	2200      	movs	r2, #0
 8008828:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	2200      	movs	r2, #0
 800882e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008830:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8008834:	4618      	mov	r0, r3
 8008836:	3728      	adds	r7, #40	@ 0x28
 8008838:	46bd      	mov	sp, r7
 800883a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800883e:	bf00      	nop
 8008840:	40008000 	.word	0x40008000
 8008844:	00f42400 	.word	0x00f42400

08008848 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008848:	b480      	push	{r7}
 800884a:	b083      	sub	sp, #12
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008854:	f003 0308 	and.w	r3, r3, #8
 8008858:	2b00      	cmp	r3, #0
 800885a:	d00a      	beq.n	8008872 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	685b      	ldr	r3, [r3, #4]
 8008862:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	430a      	orrs	r2, r1
 8008870:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008876:	f003 0301 	and.w	r3, r3, #1
 800887a:	2b00      	cmp	r3, #0
 800887c:	d00a      	beq.n	8008894 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	685b      	ldr	r3, [r3, #4]
 8008884:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	430a      	orrs	r2, r1
 8008892:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008898:	f003 0302 	and.w	r3, r3, #2
 800889c:	2b00      	cmp	r3, #0
 800889e:	d00a      	beq.n	80088b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	685b      	ldr	r3, [r3, #4]
 80088a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	430a      	orrs	r2, r1
 80088b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088ba:	f003 0304 	and.w	r3, r3, #4
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d00a      	beq.n	80088d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	430a      	orrs	r2, r1
 80088d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088dc:	f003 0310 	and.w	r3, r3, #16
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d00a      	beq.n	80088fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	689b      	ldr	r3, [r3, #8]
 80088ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	430a      	orrs	r2, r1
 80088f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088fe:	f003 0320 	and.w	r3, r3, #32
 8008902:	2b00      	cmp	r3, #0
 8008904:	d00a      	beq.n	800891c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	689b      	ldr	r3, [r3, #8]
 800890c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	430a      	orrs	r2, r1
 800891a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008920:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008924:	2b00      	cmp	r3, #0
 8008926:	d01a      	beq.n	800895e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	685b      	ldr	r3, [r3, #4]
 800892e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	430a      	orrs	r2, r1
 800893c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008942:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008946:	d10a      	bne.n	800895e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	430a      	orrs	r2, r1
 800895c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008966:	2b00      	cmp	r3, #0
 8008968:	d00a      	beq.n	8008980 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	430a      	orrs	r2, r1
 800897e:	605a      	str	r2, [r3, #4]
  }
}
 8008980:	bf00      	nop
 8008982:	370c      	adds	r7, #12
 8008984:	46bd      	mov	sp, r7
 8008986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898a:	4770      	bx	lr

0800898c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b098      	sub	sp, #96	@ 0x60
 8008990:	af02      	add	r7, sp, #8
 8008992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2200      	movs	r2, #0
 8008998:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800899c:	f7f9 fb98 	bl	80020d0 <HAL_GetTick>
 80089a0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f003 0308 	and.w	r3, r3, #8
 80089ac:	2b08      	cmp	r3, #8
 80089ae:	d12e      	bne.n	8008a0e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80089b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80089b4:	9300      	str	r3, [sp, #0]
 80089b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80089b8:	2200      	movs	r2, #0
 80089ba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 f88c 	bl	8008adc <UART_WaitOnFlagUntilTimeout>
 80089c4:	4603      	mov	r3, r0
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d021      	beq.n	8008a0e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089d2:	e853 3f00 	ldrex	r3, [r3]
 80089d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80089d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80089de:	653b      	str	r3, [r7, #80]	@ 0x50
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	461a      	mov	r2, r3
 80089e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80089e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80089ea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80089ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80089f0:	e841 2300 	strex	r3, r2, [r1]
 80089f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80089f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d1e6      	bne.n	80089ca <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2220      	movs	r2, #32
 8008a00:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2200      	movs	r2, #0
 8008a06:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a0a:	2303      	movs	r3, #3
 8008a0c:	e062      	b.n	8008ad4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f003 0304 	and.w	r3, r3, #4
 8008a18:	2b04      	cmp	r3, #4
 8008a1a:	d149      	bne.n	8008ab0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a1c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008a20:	9300      	str	r3, [sp, #0]
 8008a22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a24:	2200      	movs	r2, #0
 8008a26:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f000 f856 	bl	8008adc <UART_WaitOnFlagUntilTimeout>
 8008a30:	4603      	mov	r3, r0
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d03c      	beq.n	8008ab0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a3e:	e853 3f00 	ldrex	r3, [r3]
 8008a42:	623b      	str	r3, [r7, #32]
   return(result);
 8008a44:	6a3b      	ldr	r3, [r7, #32]
 8008a46:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	461a      	mov	r2, r3
 8008a52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a54:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a56:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008a5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a5c:	e841 2300 	strex	r3, r2, [r1]
 8008a60:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d1e6      	bne.n	8008a36 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	3308      	adds	r3, #8
 8008a6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	e853 3f00 	ldrex	r3, [r3]
 8008a76:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	f023 0301 	bic.w	r3, r3, #1
 8008a7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	3308      	adds	r3, #8
 8008a86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a88:	61fa      	str	r2, [r7, #28]
 8008a8a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a8c:	69b9      	ldr	r1, [r7, #24]
 8008a8e:	69fa      	ldr	r2, [r7, #28]
 8008a90:	e841 2300 	strex	r3, r2, [r1]
 8008a94:	617b      	str	r3, [r7, #20]
   return(result);
 8008a96:	697b      	ldr	r3, [r7, #20]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d1e5      	bne.n	8008a68 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2220      	movs	r2, #32
 8008aa0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008aac:	2303      	movs	r3, #3
 8008aae:	e011      	b.n	8008ad4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2220      	movs	r2, #32
 8008ab4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2220      	movs	r2, #32
 8008aba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2200      	movs	r2, #0
 8008ace:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008ad2:	2300      	movs	r3, #0
}
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	3758      	adds	r7, #88	@ 0x58
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	bd80      	pop	{r7, pc}

08008adc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b084      	sub	sp, #16
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	60f8      	str	r0, [r7, #12]
 8008ae4:	60b9      	str	r1, [r7, #8]
 8008ae6:	603b      	str	r3, [r7, #0]
 8008ae8:	4613      	mov	r3, r2
 8008aea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008aec:	e04f      	b.n	8008b8e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008aee:	69bb      	ldr	r3, [r7, #24]
 8008af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008af4:	d04b      	beq.n	8008b8e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008af6:	f7f9 faeb 	bl	80020d0 <HAL_GetTick>
 8008afa:	4602      	mov	r2, r0
 8008afc:	683b      	ldr	r3, [r7, #0]
 8008afe:	1ad3      	subs	r3, r2, r3
 8008b00:	69ba      	ldr	r2, [r7, #24]
 8008b02:	429a      	cmp	r2, r3
 8008b04:	d302      	bcc.n	8008b0c <UART_WaitOnFlagUntilTimeout+0x30>
 8008b06:	69bb      	ldr	r3, [r7, #24]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d101      	bne.n	8008b10 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008b0c:	2303      	movs	r3, #3
 8008b0e:	e04e      	b.n	8008bae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f003 0304 	and.w	r3, r3, #4
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d037      	beq.n	8008b8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	2b80      	cmp	r3, #128	@ 0x80
 8008b22:	d034      	beq.n	8008b8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	2b40      	cmp	r3, #64	@ 0x40
 8008b28:	d031      	beq.n	8008b8e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	69db      	ldr	r3, [r3, #28]
 8008b30:	f003 0308 	and.w	r3, r3, #8
 8008b34:	2b08      	cmp	r3, #8
 8008b36:	d110      	bne.n	8008b5a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	2208      	movs	r2, #8
 8008b3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b40:	68f8      	ldr	r0, [r7, #12]
 8008b42:	f000 f8ff 	bl	8008d44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	2208      	movs	r2, #8
 8008b4a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	2200      	movs	r2, #0
 8008b52:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008b56:	2301      	movs	r3, #1
 8008b58:	e029      	b.n	8008bae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	69db      	ldr	r3, [r3, #28]
 8008b60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008b68:	d111      	bne.n	8008b8e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008b72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b74:	68f8      	ldr	r0, [r7, #12]
 8008b76:	f000 f8e5 	bl	8008d44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	2220      	movs	r2, #32
 8008b7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	2200      	movs	r2, #0
 8008b86:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8008b8a:	2303      	movs	r3, #3
 8008b8c:	e00f      	b.n	8008bae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	69da      	ldr	r2, [r3, #28]
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	4013      	ands	r3, r2
 8008b98:	68ba      	ldr	r2, [r7, #8]
 8008b9a:	429a      	cmp	r2, r3
 8008b9c:	bf0c      	ite	eq
 8008b9e:	2301      	moveq	r3, #1
 8008ba0:	2300      	movne	r3, #0
 8008ba2:	b2db      	uxtb	r3, r3
 8008ba4:	461a      	mov	r2, r3
 8008ba6:	79fb      	ldrb	r3, [r7, #7]
 8008ba8:	429a      	cmp	r2, r3
 8008baa:	d0a0      	beq.n	8008aee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008bac:	2300      	movs	r3, #0
}
 8008bae:	4618      	mov	r0, r3
 8008bb0:	3710      	adds	r7, #16
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}
	...

08008bb8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008bb8:	b480      	push	{r7}
 8008bba:	b097      	sub	sp, #92	@ 0x5c
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	60f8      	str	r0, [r7, #12]
 8008bc0:	60b9      	str	r1, [r7, #8]
 8008bc2:	4613      	mov	r3, r2
 8008bc4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	68ba      	ldr	r2, [r7, #8]
 8008bca:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	88fa      	ldrh	r2, [r7, #6]
 8008bd0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	88fa      	ldrh	r2, [r7, #6]
 8008bd8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	2200      	movs	r2, #0
 8008be0:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	689b      	ldr	r3, [r3, #8]
 8008be6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bea:	d10e      	bne.n	8008c0a <UART_Start_Receive_IT+0x52>
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	691b      	ldr	r3, [r3, #16]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d105      	bne.n	8008c00 <UART_Start_Receive_IT+0x48>
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008bfa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008bfe:	e02d      	b.n	8008c5c <UART_Start_Receive_IT+0xa4>
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	22ff      	movs	r2, #255	@ 0xff
 8008c04:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008c08:	e028      	b.n	8008c5c <UART_Start_Receive_IT+0xa4>
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	689b      	ldr	r3, [r3, #8]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d10d      	bne.n	8008c2e <UART_Start_Receive_IT+0x76>
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	691b      	ldr	r3, [r3, #16]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d104      	bne.n	8008c24 <UART_Start_Receive_IT+0x6c>
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	22ff      	movs	r2, #255	@ 0xff
 8008c1e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008c22:	e01b      	b.n	8008c5c <UART_Start_Receive_IT+0xa4>
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	227f      	movs	r2, #127	@ 0x7f
 8008c28:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008c2c:	e016      	b.n	8008c5c <UART_Start_Receive_IT+0xa4>
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	689b      	ldr	r3, [r3, #8]
 8008c32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c36:	d10d      	bne.n	8008c54 <UART_Start_Receive_IT+0x9c>
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	691b      	ldr	r3, [r3, #16]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d104      	bne.n	8008c4a <UART_Start_Receive_IT+0x92>
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	227f      	movs	r2, #127	@ 0x7f
 8008c44:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008c48:	e008      	b.n	8008c5c <UART_Start_Receive_IT+0xa4>
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	223f      	movs	r2, #63	@ 0x3f
 8008c4e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008c52:	e003      	b.n	8008c5c <UART_Start_Receive_IT+0xa4>
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	2200      	movs	r2, #0
 8008c58:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	2200      	movs	r2, #0
 8008c60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	2222      	movs	r2, #34	@ 0x22
 8008c68:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	3308      	adds	r3, #8
 8008c72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c76:	e853 3f00 	ldrex	r3, [r3]
 8008c7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008c7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c7e:	f043 0301 	orr.w	r3, r3, #1
 8008c82:	657b      	str	r3, [r7, #84]	@ 0x54
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	3308      	adds	r3, #8
 8008c8a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008c8c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008c8e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c90:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008c92:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008c94:	e841 2300 	strex	r3, r2, [r1]
 8008c98:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008c9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d1e5      	bne.n	8008c6c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	689b      	ldr	r3, [r3, #8]
 8008ca4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ca8:	d107      	bne.n	8008cba <UART_Start_Receive_IT+0x102>
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	691b      	ldr	r3, [r3, #16]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d103      	bne.n	8008cba <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	4a21      	ldr	r2, [pc, #132]	@ (8008d3c <UART_Start_Receive_IT+0x184>)
 8008cb6:	669a      	str	r2, [r3, #104]	@ 0x68
 8008cb8:	e002      	b.n	8008cc0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	4a20      	ldr	r2, [pc, #128]	@ (8008d40 <UART_Start_Receive_IT+0x188>)
 8008cbe:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	691b      	ldr	r3, [r3, #16]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d019      	beq.n	8008cfc <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cd0:	e853 3f00 	ldrex	r3, [r3]
 8008cd4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cd8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008cdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	461a      	mov	r2, r3
 8008ce4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ce6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ce8:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008cec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008cee:	e841 2300 	strex	r3, r2, [r1]
 8008cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008cf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d1e6      	bne.n	8008cc8 <UART_Start_Receive_IT+0x110>
 8008cfa:	e018      	b.n	8008d2e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	e853 3f00 	ldrex	r3, [r3]
 8008d08:	613b      	str	r3, [r7, #16]
   return(result);
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	f043 0320 	orr.w	r3, r3, #32
 8008d10:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	461a      	mov	r2, r3
 8008d18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d1a:	623b      	str	r3, [r7, #32]
 8008d1c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d1e:	69f9      	ldr	r1, [r7, #28]
 8008d20:	6a3a      	ldr	r2, [r7, #32]
 8008d22:	e841 2300 	strex	r3, r2, [r1]
 8008d26:	61bb      	str	r3, [r7, #24]
   return(result);
 8008d28:	69bb      	ldr	r3, [r7, #24]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d1e6      	bne.n	8008cfc <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8008d2e:	2300      	movs	r3, #0
}
 8008d30:	4618      	mov	r0, r3
 8008d32:	375c      	adds	r7, #92	@ 0x5c
 8008d34:	46bd      	mov	sp, r7
 8008d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3a:	4770      	bx	lr
 8008d3c:	08009049 	.word	0x08009049
 8008d40:	08008e8d 	.word	0x08008e8d

08008d44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008d44:	b480      	push	{r7}
 8008d46:	b095      	sub	sp, #84	@ 0x54
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d54:	e853 3f00 	ldrex	r3, [r3]
 8008d58:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	461a      	mov	r2, r3
 8008d68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d6a:	643b      	str	r3, [r7, #64]	@ 0x40
 8008d6c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d6e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008d70:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008d72:	e841 2300 	strex	r3, r2, [r1]
 8008d76:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d1e6      	bne.n	8008d4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	3308      	adds	r3, #8
 8008d84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d86:	6a3b      	ldr	r3, [r7, #32]
 8008d88:	e853 3f00 	ldrex	r3, [r3]
 8008d8c:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d8e:	69fb      	ldr	r3, [r7, #28]
 8008d90:	f023 0301 	bic.w	r3, r3, #1
 8008d94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	3308      	adds	r3, #8
 8008d9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008d9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008da0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008da2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008da4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008da6:	e841 2300 	strex	r3, r2, [r1]
 8008daa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d1e5      	bne.n	8008d7e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008db6:	2b01      	cmp	r3, #1
 8008db8:	d118      	bne.n	8008dec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	e853 3f00 	ldrex	r3, [r3]
 8008dc6:	60bb      	str	r3, [r7, #8]
   return(result);
 8008dc8:	68bb      	ldr	r3, [r7, #8]
 8008dca:	f023 0310 	bic.w	r3, r3, #16
 8008dce:	647b      	str	r3, [r7, #68]	@ 0x44
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	461a      	mov	r2, r3
 8008dd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008dd8:	61bb      	str	r3, [r7, #24]
 8008dda:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ddc:	6979      	ldr	r1, [r7, #20]
 8008dde:	69ba      	ldr	r2, [r7, #24]
 8008de0:	e841 2300 	strex	r3, r2, [r1]
 8008de4:	613b      	str	r3, [r7, #16]
   return(result);
 8008de6:	693b      	ldr	r3, [r7, #16]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d1e6      	bne.n	8008dba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2220      	movs	r2, #32
 8008df0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2200      	movs	r2, #0
 8008df8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008e00:	bf00      	nop
 8008e02:	3754      	adds	r7, #84	@ 0x54
 8008e04:	46bd      	mov	sp, r7
 8008e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0a:	4770      	bx	lr

08008e0c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b084      	sub	sp, #16
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e18:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2200      	movs	r2, #0
 8008e26:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008e2a:	68f8      	ldr	r0, [r7, #12]
 8008e2c:	f7ff fa3e 	bl	80082ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e30:	bf00      	nop
 8008e32:	3710      	adds	r7, #16
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd80      	pop	{r7, pc}

08008e38 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b088      	sub	sp, #32
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	e853 3f00 	ldrex	r3, [r3]
 8008e4c:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e54:	61fb      	str	r3, [r7, #28]
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	461a      	mov	r2, r3
 8008e5c:	69fb      	ldr	r3, [r7, #28]
 8008e5e:	61bb      	str	r3, [r7, #24]
 8008e60:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e62:	6979      	ldr	r1, [r7, #20]
 8008e64:	69ba      	ldr	r2, [r7, #24]
 8008e66:	e841 2300 	strex	r3, r2, [r1]
 8008e6a:	613b      	str	r3, [r7, #16]
   return(result);
 8008e6c:	693b      	ldr	r3, [r7, #16]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d1e6      	bne.n	8008e40 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2220      	movs	r2, #32
 8008e76:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	f7ff fa0a 	bl	8008298 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e84:	bf00      	nop
 8008e86:	3720      	adds	r7, #32
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	bd80      	pop	{r7, pc}

08008e8c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b09c      	sub	sp, #112	@ 0x70
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e9a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ea4:	2b22      	cmp	r3, #34	@ 0x22
 8008ea6:	f040 80be 	bne.w	8009026 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008eb0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008eb4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008eb8:	b2d9      	uxtb	r1, r3
 8008eba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008ebe:	b2da      	uxtb	r2, r3
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ec4:	400a      	ands	r2, r1
 8008ec6:	b2d2      	uxtb	r2, r2
 8008ec8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ece:	1c5a      	adds	r2, r3, #1
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008eda:	b29b      	uxth	r3, r3
 8008edc:	3b01      	subs	r3, #1
 8008ede:	b29a      	uxth	r2, r3
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008eec:	b29b      	uxth	r3, r3
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	f040 80a3 	bne.w	800903a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008efa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008efc:	e853 3f00 	ldrex	r3, [r3]
 8008f00:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008f02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	461a      	mov	r2, r3
 8008f10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008f12:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008f14:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f16:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008f18:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008f1a:	e841 2300 	strex	r3, r2, [r1]
 8008f1e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008f20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d1e6      	bne.n	8008ef4 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	3308      	adds	r3, #8
 8008f2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f30:	e853 3f00 	ldrex	r3, [r3]
 8008f34:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008f36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f38:	f023 0301 	bic.w	r3, r3, #1
 8008f3c:	667b      	str	r3, [r7, #100]	@ 0x64
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	3308      	adds	r3, #8
 8008f44:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008f46:	647a      	str	r2, [r7, #68]	@ 0x44
 8008f48:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f4a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f4e:	e841 2300 	strex	r3, r2, [r1]
 8008f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d1e5      	bne.n	8008f26 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2220      	movs	r2, #32
 8008f5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2200      	movs	r2, #0
 8008f66:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	4a34      	ldr	r2, [pc, #208]	@ (8009044 <UART_RxISR_8BIT+0x1b8>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d01f      	beq.n	8008fb8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	685b      	ldr	r3, [r3, #4]
 8008f7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d018      	beq.n	8008fb8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f8e:	e853 3f00 	ldrex	r3, [r3]
 8008f92:	623b      	str	r3, [r7, #32]
   return(result);
 8008f94:	6a3b      	ldr	r3, [r7, #32]
 8008f96:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008f9a:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	461a      	mov	r2, r3
 8008fa2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008fa4:	633b      	str	r3, [r7, #48]	@ 0x30
 8008fa6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fa8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008faa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008fac:	e841 2300 	strex	r3, r2, [r1]
 8008fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d1e6      	bne.n	8008f86 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fbc:	2b01      	cmp	r3, #1
 8008fbe:	d12e      	bne.n	800901e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fcc:	693b      	ldr	r3, [r7, #16]
 8008fce:	e853 3f00 	ldrex	r3, [r3]
 8008fd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	f023 0310 	bic.w	r3, r3, #16
 8008fda:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	461a      	mov	r2, r3
 8008fe2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008fe4:	61fb      	str	r3, [r7, #28]
 8008fe6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fe8:	69b9      	ldr	r1, [r7, #24]
 8008fea:	69fa      	ldr	r2, [r7, #28]
 8008fec:	e841 2300 	strex	r3, r2, [r1]
 8008ff0:	617b      	str	r3, [r7, #20]
   return(result);
 8008ff2:	697b      	ldr	r3, [r7, #20]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d1e6      	bne.n	8008fc6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	69db      	ldr	r3, [r3, #28]
 8008ffe:	f003 0310 	and.w	r3, r3, #16
 8009002:	2b10      	cmp	r3, #16
 8009004:	d103      	bne.n	800900e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	2210      	movs	r2, #16
 800900c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009014:	4619      	mov	r1, r3
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f7ff f952 	bl	80082c0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800901c:	e00d      	b.n	800903a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f7f8 f82c 	bl	800107c <HAL_UART_RxCpltCallback>
}
 8009024:	e009      	b.n	800903a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	8b1b      	ldrh	r3, [r3, #24]
 800902c:	b29a      	uxth	r2, r3
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f042 0208 	orr.w	r2, r2, #8
 8009036:	b292      	uxth	r2, r2
 8009038:	831a      	strh	r2, [r3, #24]
}
 800903a:	bf00      	nop
 800903c:	3770      	adds	r7, #112	@ 0x70
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}
 8009042:	bf00      	nop
 8009044:	40008000 	.word	0x40008000

08009048 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b09c      	sub	sp, #112	@ 0x70
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009056:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009060:	2b22      	cmp	r3, #34	@ 0x22
 8009062:	f040 80be 	bne.w	80091e2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800906c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009074:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009076:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800907a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800907e:	4013      	ands	r3, r2
 8009080:	b29a      	uxth	r2, r3
 8009082:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009084:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800908a:	1c9a      	adds	r2, r3, #2
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009096:	b29b      	uxth	r3, r3
 8009098:	3b01      	subs	r3, #1
 800909a:	b29a      	uxth	r2, r3
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80090a8:	b29b      	uxth	r3, r3
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	f040 80a3 	bne.w	80091f6 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090b8:	e853 3f00 	ldrex	r3, [r3]
 80090bc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80090be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80090c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80090c4:	667b      	str	r3, [r7, #100]	@ 0x64
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	461a      	mov	r2, r3
 80090cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80090ce:	657b      	str	r3, [r7, #84]	@ 0x54
 80090d0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80090d4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80090d6:	e841 2300 	strex	r3, r2, [r1]
 80090da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80090dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d1e6      	bne.n	80090b0 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	3308      	adds	r3, #8
 80090e8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090ec:	e853 3f00 	ldrex	r3, [r3]
 80090f0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80090f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090f4:	f023 0301 	bic.w	r3, r3, #1
 80090f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	3308      	adds	r3, #8
 8009100:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009102:	643a      	str	r2, [r7, #64]	@ 0x40
 8009104:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009106:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009108:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800910a:	e841 2300 	strex	r3, r2, [r1]
 800910e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009112:	2b00      	cmp	r3, #0
 8009114:	d1e5      	bne.n	80090e2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2220      	movs	r2, #32
 800911a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2200      	movs	r2, #0
 8009122:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2200      	movs	r2, #0
 8009128:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	4a34      	ldr	r2, [pc, #208]	@ (8009200 <UART_RxISR_16BIT+0x1b8>)
 8009130:	4293      	cmp	r3, r2
 8009132:	d01f      	beq.n	8009174 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	685b      	ldr	r3, [r3, #4]
 800913a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800913e:	2b00      	cmp	r3, #0
 8009140:	d018      	beq.n	8009174 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009148:	6a3b      	ldr	r3, [r7, #32]
 800914a:	e853 3f00 	ldrex	r3, [r3]
 800914e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009150:	69fb      	ldr	r3, [r7, #28]
 8009152:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009156:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	461a      	mov	r2, r3
 800915e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009160:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009162:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009164:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009166:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009168:	e841 2300 	strex	r3, r2, [r1]
 800916c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800916e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009170:	2b00      	cmp	r3, #0
 8009172:	d1e6      	bne.n	8009142 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009178:	2b01      	cmp	r3, #1
 800917a:	d12e      	bne.n	80091da <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2200      	movs	r2, #0
 8009180:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	e853 3f00 	ldrex	r3, [r3]
 800918e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	f023 0310 	bic.w	r3, r3, #16
 8009196:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	461a      	mov	r2, r3
 800919e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80091a0:	61bb      	str	r3, [r7, #24]
 80091a2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091a4:	6979      	ldr	r1, [r7, #20]
 80091a6:	69ba      	ldr	r2, [r7, #24]
 80091a8:	e841 2300 	strex	r3, r2, [r1]
 80091ac:	613b      	str	r3, [r7, #16]
   return(result);
 80091ae:	693b      	ldr	r3, [r7, #16]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d1e6      	bne.n	8009182 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	69db      	ldr	r3, [r3, #28]
 80091ba:	f003 0310 	and.w	r3, r3, #16
 80091be:	2b10      	cmp	r3, #16
 80091c0:	d103      	bne.n	80091ca <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	2210      	movs	r2, #16
 80091c8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80091d0:	4619      	mov	r1, r3
 80091d2:	6878      	ldr	r0, [r7, #4]
 80091d4:	f7ff f874 	bl	80082c0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80091d8:	e00d      	b.n	80091f6 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	f7f7 ff4e 	bl	800107c <HAL_UART_RxCpltCallback>
}
 80091e0:	e009      	b.n	80091f6 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	8b1b      	ldrh	r3, [r3, #24]
 80091e8:	b29a      	uxth	r2, r3
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f042 0208 	orr.w	r2, r2, #8
 80091f2:	b292      	uxth	r2, r2
 80091f4:	831a      	strh	r2, [r3, #24]
}
 80091f6:	bf00      	nop
 80091f8:	3770      	adds	r7, #112	@ 0x70
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}
 80091fe:	bf00      	nop
 8009200:	40008000 	.word	0x40008000

08009204 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009204:	b480      	push	{r7}
 8009206:	b083      	sub	sp, #12
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800920c:	bf00      	nop
 800920e:	370c      	adds	r7, #12
 8009210:	46bd      	mov	sp, r7
 8009212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009216:	4770      	bx	lr

08009218 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009218:	b480      	push	{r7}
 800921a:	b085      	sub	sp, #20
 800921c:	af00      	add	r7, sp, #0
 800921e:	4603      	mov	r3, r0
 8009220:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009222:	2300      	movs	r3, #0
 8009224:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009226:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800922a:	2b84      	cmp	r3, #132	@ 0x84
 800922c:	d005      	beq.n	800923a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800922e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	4413      	add	r3, r2
 8009236:	3303      	adds	r3, #3
 8009238:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800923a:	68fb      	ldr	r3, [r7, #12]
}
 800923c:	4618      	mov	r0, r3
 800923e:	3714      	adds	r7, #20
 8009240:	46bd      	mov	sp, r7
 8009242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009246:	4770      	bx	lr

08009248 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800924c:	f000 fde2 	bl	8009e14 <vTaskStartScheduler>
  
  return osOK;
 8009250:	2300      	movs	r3, #0
}
 8009252:	4618      	mov	r0, r3
 8009254:	bd80      	pop	{r7, pc}

08009256 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009256:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009258:	b089      	sub	sp, #36	@ 0x24
 800925a:	af04      	add	r7, sp, #16
 800925c:	6078      	str	r0, [r7, #4]
 800925e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	695b      	ldr	r3, [r3, #20]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d020      	beq.n	80092aa <osThreadCreate+0x54>
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	699b      	ldr	r3, [r3, #24]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d01c      	beq.n	80092aa <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	685c      	ldr	r4, [r3, #4]
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	691e      	ldr	r6, [r3, #16]
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009282:	4618      	mov	r0, r3
 8009284:	f7ff ffc8 	bl	8009218 <makeFreeRtosPriority>
 8009288:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	695b      	ldr	r3, [r3, #20]
 800928e:	687a      	ldr	r2, [r7, #4]
 8009290:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009292:	9202      	str	r2, [sp, #8]
 8009294:	9301      	str	r3, [sp, #4]
 8009296:	9100      	str	r1, [sp, #0]
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	4632      	mov	r2, r6
 800929c:	4629      	mov	r1, r5
 800929e:	4620      	mov	r0, r4
 80092a0:	f000 fbd2 	bl	8009a48 <xTaskCreateStatic>
 80092a4:	4603      	mov	r3, r0
 80092a6:	60fb      	str	r3, [r7, #12]
 80092a8:	e01c      	b.n	80092e4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	685c      	ldr	r4, [r3, #4]
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80092b6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80092be:	4618      	mov	r0, r3
 80092c0:	f7ff ffaa 	bl	8009218 <makeFreeRtosPriority>
 80092c4:	4602      	mov	r2, r0
 80092c6:	f107 030c 	add.w	r3, r7, #12
 80092ca:	9301      	str	r3, [sp, #4]
 80092cc:	9200      	str	r2, [sp, #0]
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	4632      	mov	r2, r6
 80092d2:	4629      	mov	r1, r5
 80092d4:	4620      	mov	r0, r4
 80092d6:	f000 fc17 	bl	8009b08 <xTaskCreate>
 80092da:	4603      	mov	r3, r0
 80092dc:	2b01      	cmp	r3, #1
 80092de:	d001      	beq.n	80092e4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80092e0:	2300      	movs	r3, #0
 80092e2:	e000      	b.n	80092e6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80092e4:	68fb      	ldr	r3, [r7, #12]
}
 80092e6:	4618      	mov	r0, r3
 80092e8:	3714      	adds	r7, #20
 80092ea:	46bd      	mov	sp, r7
 80092ec:	bdf0      	pop	{r4, r5, r6, r7, pc}

080092ee <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80092ee:	b580      	push	{r7, lr}
 80092f0:	b084      	sub	sp, #16
 80092f2:	af00      	add	r7, sp, #0
 80092f4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d001      	beq.n	8009304 <osDelay+0x16>
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	e000      	b.n	8009306 <osDelay+0x18>
 8009304:	2301      	movs	r3, #1
 8009306:	4618      	mov	r0, r3
 8009308:	f000 fd4e 	bl	8009da8 <vTaskDelay>
  
  return osOK;
 800930c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800930e:	4618      	mov	r0, r3
 8009310:	3710      	adds	r7, #16
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}

08009316 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009316:	b480      	push	{r7}
 8009318:	b083      	sub	sp, #12
 800931a:	af00      	add	r7, sp, #0
 800931c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	f103 0208 	add.w	r2, r3, #8
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	f04f 32ff 	mov.w	r2, #4294967295
 800932e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	f103 0208 	add.w	r2, r3, #8
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	f103 0208 	add.w	r2, r3, #8
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2200      	movs	r2, #0
 8009348:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800934a:	bf00      	nop
 800934c:	370c      	adds	r7, #12
 800934e:	46bd      	mov	sp, r7
 8009350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009354:	4770      	bx	lr

08009356 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009356:	b480      	push	{r7}
 8009358:	b083      	sub	sp, #12
 800935a:	af00      	add	r7, sp, #0
 800935c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2200      	movs	r2, #0
 8009362:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009364:	bf00      	nop
 8009366:	370c      	adds	r7, #12
 8009368:	46bd      	mov	sp, r7
 800936a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936e:	4770      	bx	lr

08009370 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009370:	b480      	push	{r7}
 8009372:	b085      	sub	sp, #20
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
 8009378:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	685b      	ldr	r3, [r3, #4]
 800937e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	68fa      	ldr	r2, [r7, #12]
 8009384:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	689a      	ldr	r2, [r3, #8]
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	689b      	ldr	r3, [r3, #8]
 8009392:	683a      	ldr	r2, [r7, #0]
 8009394:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	683a      	ldr	r2, [r7, #0]
 800939a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	687a      	ldr	r2, [r7, #4]
 80093a0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	1c5a      	adds	r2, r3, #1
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	601a      	str	r2, [r3, #0]
}
 80093ac:	bf00      	nop
 80093ae:	3714      	adds	r7, #20
 80093b0:	46bd      	mov	sp, r7
 80093b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b6:	4770      	bx	lr

080093b8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80093b8:	b480      	push	{r7}
 80093ba:	b085      	sub	sp, #20
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
 80093c0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80093c2:	683b      	ldr	r3, [r7, #0]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80093c8:	68bb      	ldr	r3, [r7, #8]
 80093ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093ce:	d103      	bne.n	80093d8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	691b      	ldr	r3, [r3, #16]
 80093d4:	60fb      	str	r3, [r7, #12]
 80093d6:	e00c      	b.n	80093f2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	3308      	adds	r3, #8
 80093dc:	60fb      	str	r3, [r7, #12]
 80093de:	e002      	b.n	80093e6 <vListInsert+0x2e>
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	685b      	ldr	r3, [r3, #4]
 80093e4:	60fb      	str	r3, [r7, #12]
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	685b      	ldr	r3, [r3, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	68ba      	ldr	r2, [r7, #8]
 80093ee:	429a      	cmp	r2, r3
 80093f0:	d2f6      	bcs.n	80093e0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	685a      	ldr	r2, [r3, #4]
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	685b      	ldr	r3, [r3, #4]
 80093fe:	683a      	ldr	r2, [r7, #0]
 8009400:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	68fa      	ldr	r2, [r7, #12]
 8009406:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	683a      	ldr	r2, [r7, #0]
 800940c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	687a      	ldr	r2, [r7, #4]
 8009412:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	1c5a      	adds	r2, r3, #1
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	601a      	str	r2, [r3, #0]
}
 800941e:	bf00      	nop
 8009420:	3714      	adds	r7, #20
 8009422:	46bd      	mov	sp, r7
 8009424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009428:	4770      	bx	lr

0800942a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800942a:	b480      	push	{r7}
 800942c:	b085      	sub	sp, #20
 800942e:	af00      	add	r7, sp, #0
 8009430:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	691b      	ldr	r3, [r3, #16]
 8009436:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	685b      	ldr	r3, [r3, #4]
 800943c:	687a      	ldr	r2, [r7, #4]
 800943e:	6892      	ldr	r2, [r2, #8]
 8009440:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	689b      	ldr	r3, [r3, #8]
 8009446:	687a      	ldr	r2, [r7, #4]
 8009448:	6852      	ldr	r2, [r2, #4]
 800944a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	685b      	ldr	r3, [r3, #4]
 8009450:	687a      	ldr	r2, [r7, #4]
 8009452:	429a      	cmp	r2, r3
 8009454:	d103      	bne.n	800945e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	689a      	ldr	r2, [r3, #8]
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	2200      	movs	r2, #0
 8009462:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	1e5a      	subs	r2, r3, #1
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
}
 8009472:	4618      	mov	r0, r3
 8009474:	3714      	adds	r7, #20
 8009476:	46bd      	mov	sp, r7
 8009478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947c:	4770      	bx	lr
	...

08009480 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b084      	sub	sp, #16
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
 8009488:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d10b      	bne.n	80094ac <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009498:	f383 8811 	msr	BASEPRI, r3
 800949c:	f3bf 8f6f 	isb	sy
 80094a0:	f3bf 8f4f 	dsb	sy
 80094a4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80094a6:	bf00      	nop
 80094a8:	bf00      	nop
 80094aa:	e7fd      	b.n	80094a8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80094ac:	f001 fba4 	bl	800abf8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	681a      	ldr	r2, [r3, #0]
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094b8:	68f9      	ldr	r1, [r7, #12]
 80094ba:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80094bc:	fb01 f303 	mul.w	r3, r1, r3
 80094c0:	441a      	add	r2, r3
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	2200      	movs	r2, #0
 80094ca:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	681a      	ldr	r2, [r3, #0]
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	681a      	ldr	r2, [r3, #0]
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094dc:	3b01      	subs	r3, #1
 80094de:	68f9      	ldr	r1, [r7, #12]
 80094e0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80094e2:	fb01 f303 	mul.w	r3, r1, r3
 80094e6:	441a      	add	r2, r3
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	22ff      	movs	r2, #255	@ 0xff
 80094f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	22ff      	movs	r2, #255	@ 0xff
 80094f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80094fc:	683b      	ldr	r3, [r7, #0]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d114      	bne.n	800952c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	691b      	ldr	r3, [r3, #16]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d01a      	beq.n	8009540 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	3310      	adds	r3, #16
 800950e:	4618      	mov	r0, r3
 8009510:	f000 feda 	bl	800a2c8 <xTaskRemoveFromEventList>
 8009514:	4603      	mov	r3, r0
 8009516:	2b00      	cmp	r3, #0
 8009518:	d012      	beq.n	8009540 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800951a:	4b0d      	ldr	r3, [pc, #52]	@ (8009550 <xQueueGenericReset+0xd0>)
 800951c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009520:	601a      	str	r2, [r3, #0]
 8009522:	f3bf 8f4f 	dsb	sy
 8009526:	f3bf 8f6f 	isb	sy
 800952a:	e009      	b.n	8009540 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	3310      	adds	r3, #16
 8009530:	4618      	mov	r0, r3
 8009532:	f7ff fef0 	bl	8009316 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	3324      	adds	r3, #36	@ 0x24
 800953a:	4618      	mov	r0, r3
 800953c:	f7ff feeb 	bl	8009316 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009540:	f001 fb8c 	bl	800ac5c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009544:	2301      	movs	r3, #1
}
 8009546:	4618      	mov	r0, r3
 8009548:	3710      	adds	r7, #16
 800954a:	46bd      	mov	sp, r7
 800954c:	bd80      	pop	{r7, pc}
 800954e:	bf00      	nop
 8009550:	e000ed04 	.word	0xe000ed04

08009554 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009554:	b580      	push	{r7, lr}
 8009556:	b08a      	sub	sp, #40	@ 0x28
 8009558:	af02      	add	r7, sp, #8
 800955a:	60f8      	str	r0, [r7, #12]
 800955c:	60b9      	str	r1, [r7, #8]
 800955e:	4613      	mov	r3, r2
 8009560:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d10b      	bne.n	8009580 <xQueueGenericCreate+0x2c>
	__asm volatile
 8009568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800956c:	f383 8811 	msr	BASEPRI, r3
 8009570:	f3bf 8f6f 	isb	sy
 8009574:	f3bf 8f4f 	dsb	sy
 8009578:	613b      	str	r3, [r7, #16]
}
 800957a:	bf00      	nop
 800957c:	bf00      	nop
 800957e:	e7fd      	b.n	800957c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	68ba      	ldr	r2, [r7, #8]
 8009584:	fb02 f303 	mul.w	r3, r2, r3
 8009588:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800958a:	69fb      	ldr	r3, [r7, #28]
 800958c:	3348      	adds	r3, #72	@ 0x48
 800958e:	4618      	mov	r0, r3
 8009590:	f001 fc54 	bl	800ae3c <pvPortMalloc>
 8009594:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009596:	69bb      	ldr	r3, [r7, #24]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d011      	beq.n	80095c0 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800959c:	69bb      	ldr	r3, [r7, #24]
 800959e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80095a0:	697b      	ldr	r3, [r7, #20]
 80095a2:	3348      	adds	r3, #72	@ 0x48
 80095a4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80095a6:	69bb      	ldr	r3, [r7, #24]
 80095a8:	2200      	movs	r2, #0
 80095aa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80095ae:	79fa      	ldrb	r2, [r7, #7]
 80095b0:	69bb      	ldr	r3, [r7, #24]
 80095b2:	9300      	str	r3, [sp, #0]
 80095b4:	4613      	mov	r3, r2
 80095b6:	697a      	ldr	r2, [r7, #20]
 80095b8:	68b9      	ldr	r1, [r7, #8]
 80095ba:	68f8      	ldr	r0, [r7, #12]
 80095bc:	f000 f805 	bl	80095ca <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80095c0:	69bb      	ldr	r3, [r7, #24]
	}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3720      	adds	r7, #32
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}

080095ca <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80095ca:	b580      	push	{r7, lr}
 80095cc:	b084      	sub	sp, #16
 80095ce:	af00      	add	r7, sp, #0
 80095d0:	60f8      	str	r0, [r7, #12]
 80095d2:	60b9      	str	r1, [r7, #8]
 80095d4:	607a      	str	r2, [r7, #4]
 80095d6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80095d8:	68bb      	ldr	r3, [r7, #8]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d103      	bne.n	80095e6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80095de:	69bb      	ldr	r3, [r7, #24]
 80095e0:	69ba      	ldr	r2, [r7, #24]
 80095e2:	601a      	str	r2, [r3, #0]
 80095e4:	e002      	b.n	80095ec <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80095e6:	69bb      	ldr	r3, [r7, #24]
 80095e8:	687a      	ldr	r2, [r7, #4]
 80095ea:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80095ec:	69bb      	ldr	r3, [r7, #24]
 80095ee:	68fa      	ldr	r2, [r7, #12]
 80095f0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80095f2:	69bb      	ldr	r3, [r7, #24]
 80095f4:	68ba      	ldr	r2, [r7, #8]
 80095f6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80095f8:	2101      	movs	r1, #1
 80095fa:	69b8      	ldr	r0, [r7, #24]
 80095fc:	f7ff ff40 	bl	8009480 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009600:	bf00      	nop
 8009602:	3710      	adds	r7, #16
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}

08009608 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b08e      	sub	sp, #56	@ 0x38
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
 8009610:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009618:	2b00      	cmp	r3, #0
 800961a:	d10b      	bne.n	8009634 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800961c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009620:	f383 8811 	msr	BASEPRI, r3
 8009624:	f3bf 8f6f 	isb	sy
 8009628:	f3bf 8f4f 	dsb	sy
 800962c:	623b      	str	r3, [r7, #32]
}
 800962e:	bf00      	nop
 8009630:	bf00      	nop
 8009632:	e7fd      	b.n	8009630 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009638:	2b00      	cmp	r3, #0
 800963a:	d00b      	beq.n	8009654 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800963c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009640:	f383 8811 	msr	BASEPRI, r3
 8009644:	f3bf 8f6f 	isb	sy
 8009648:	f3bf 8f4f 	dsb	sy
 800964c:	61fb      	str	r3, [r7, #28]
}
 800964e:	bf00      	nop
 8009650:	bf00      	nop
 8009652:	e7fd      	b.n	8009650 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d103      	bne.n	8009664 <xQueueGiveFromISR+0x5c>
 800965c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800965e:	689b      	ldr	r3, [r3, #8]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d101      	bne.n	8009668 <xQueueGiveFromISR+0x60>
 8009664:	2301      	movs	r3, #1
 8009666:	e000      	b.n	800966a <xQueueGiveFromISR+0x62>
 8009668:	2300      	movs	r3, #0
 800966a:	2b00      	cmp	r3, #0
 800966c:	d10b      	bne.n	8009686 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800966e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009672:	f383 8811 	msr	BASEPRI, r3
 8009676:	f3bf 8f6f 	isb	sy
 800967a:	f3bf 8f4f 	dsb	sy
 800967e:	61bb      	str	r3, [r7, #24]
}
 8009680:	bf00      	nop
 8009682:	bf00      	nop
 8009684:	e7fd      	b.n	8009682 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009686:	f001 fb97 	bl	800adb8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800968a:	f3ef 8211 	mrs	r2, BASEPRI
 800968e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009692:	f383 8811 	msr	BASEPRI, r3
 8009696:	f3bf 8f6f 	isb	sy
 800969a:	f3bf 8f4f 	dsb	sy
 800969e:	617a      	str	r2, [r7, #20]
 80096a0:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80096a2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80096a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80096a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096aa:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80096ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80096b2:	429a      	cmp	r2, r3
 80096b4:	d22b      	bcs.n	800970e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80096b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80096bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80096c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096c2:	1c5a      	adds	r2, r3, #1
 80096c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096c6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80096c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80096cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096d0:	d112      	bne.n	80096f8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80096d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d016      	beq.n	8009708 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80096da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096dc:	3324      	adds	r3, #36	@ 0x24
 80096de:	4618      	mov	r0, r3
 80096e0:	f000 fdf2 	bl	800a2c8 <xTaskRemoveFromEventList>
 80096e4:	4603      	mov	r3, r0
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d00e      	beq.n	8009708 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d00b      	beq.n	8009708 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	2201      	movs	r2, #1
 80096f4:	601a      	str	r2, [r3, #0]
 80096f6:	e007      	b.n	8009708 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80096f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80096fc:	3301      	adds	r3, #1
 80096fe:	b2db      	uxtb	r3, r3
 8009700:	b25a      	sxtb	r2, r3
 8009702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009704:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009708:	2301      	movs	r3, #1
 800970a:	637b      	str	r3, [r7, #52]	@ 0x34
 800970c:	e001      	b.n	8009712 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800970e:	2300      	movs	r3, #0
 8009710:	637b      	str	r3, [r7, #52]	@ 0x34
 8009712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009714:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800971c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800971e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009720:	4618      	mov	r0, r3
 8009722:	3738      	adds	r7, #56	@ 0x38
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}

08009728 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b08e      	sub	sp, #56	@ 0x38
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
 8009730:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009732:	2300      	movs	r3, #0
 8009734:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800973a:	2300      	movs	r3, #0
 800973c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800973e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009740:	2b00      	cmp	r3, #0
 8009742:	d10b      	bne.n	800975c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009748:	f383 8811 	msr	BASEPRI, r3
 800974c:	f3bf 8f6f 	isb	sy
 8009750:	f3bf 8f4f 	dsb	sy
 8009754:	623b      	str	r3, [r7, #32]
}
 8009756:	bf00      	nop
 8009758:	bf00      	nop
 800975a:	e7fd      	b.n	8009758 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800975c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800975e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009760:	2b00      	cmp	r3, #0
 8009762:	d00b      	beq.n	800977c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009768:	f383 8811 	msr	BASEPRI, r3
 800976c:	f3bf 8f6f 	isb	sy
 8009770:	f3bf 8f4f 	dsb	sy
 8009774:	61fb      	str	r3, [r7, #28]
}
 8009776:	bf00      	nop
 8009778:	bf00      	nop
 800977a:	e7fd      	b.n	8009778 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800977c:	f000 ff6a 	bl	800a654 <xTaskGetSchedulerState>
 8009780:	4603      	mov	r3, r0
 8009782:	2b00      	cmp	r3, #0
 8009784:	d102      	bne.n	800978c <xQueueSemaphoreTake+0x64>
 8009786:	683b      	ldr	r3, [r7, #0]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d101      	bne.n	8009790 <xQueueSemaphoreTake+0x68>
 800978c:	2301      	movs	r3, #1
 800978e:	e000      	b.n	8009792 <xQueueSemaphoreTake+0x6a>
 8009790:	2300      	movs	r3, #0
 8009792:	2b00      	cmp	r3, #0
 8009794:	d10b      	bne.n	80097ae <xQueueSemaphoreTake+0x86>
	__asm volatile
 8009796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800979a:	f383 8811 	msr	BASEPRI, r3
 800979e:	f3bf 8f6f 	isb	sy
 80097a2:	f3bf 8f4f 	dsb	sy
 80097a6:	61bb      	str	r3, [r7, #24]
}
 80097a8:	bf00      	nop
 80097aa:	bf00      	nop
 80097ac:	e7fd      	b.n	80097aa <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80097ae:	f001 fa23 	bl	800abf8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80097b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097b6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80097b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d024      	beq.n	8009808 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80097be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097c0:	1e5a      	subs	r2, r3, #1
 80097c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097c4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80097c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d104      	bne.n	80097d8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80097ce:	f001 f865 	bl	800a89c <pvTaskIncrementMutexHeldCount>
 80097d2:	4602      	mov	r2, r0
 80097d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097d6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80097d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097da:	691b      	ldr	r3, [r3, #16]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d00f      	beq.n	8009800 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80097e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097e2:	3310      	adds	r3, #16
 80097e4:	4618      	mov	r0, r3
 80097e6:	f000 fd6f 	bl	800a2c8 <xTaskRemoveFromEventList>
 80097ea:	4603      	mov	r3, r0
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d007      	beq.n	8009800 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80097f0:	4b54      	ldr	r3, [pc, #336]	@ (8009944 <xQueueSemaphoreTake+0x21c>)
 80097f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097f6:	601a      	str	r2, [r3, #0]
 80097f8:	f3bf 8f4f 	dsb	sy
 80097fc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009800:	f001 fa2c 	bl	800ac5c <vPortExitCritical>
				return pdPASS;
 8009804:	2301      	movs	r3, #1
 8009806:	e098      	b.n	800993a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d112      	bne.n	8009834 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800980e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009810:	2b00      	cmp	r3, #0
 8009812:	d00b      	beq.n	800982c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009818:	f383 8811 	msr	BASEPRI, r3
 800981c:	f3bf 8f6f 	isb	sy
 8009820:	f3bf 8f4f 	dsb	sy
 8009824:	617b      	str	r3, [r7, #20]
}
 8009826:	bf00      	nop
 8009828:	bf00      	nop
 800982a:	e7fd      	b.n	8009828 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800982c:	f001 fa16 	bl	800ac5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009830:	2300      	movs	r3, #0
 8009832:	e082      	b.n	800993a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009836:	2b00      	cmp	r3, #0
 8009838:	d106      	bne.n	8009848 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800983a:	f107 030c 	add.w	r3, r7, #12
 800983e:	4618      	mov	r0, r3
 8009840:	f000 fda6 	bl	800a390 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009844:	2301      	movs	r3, #1
 8009846:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009848:	f001 fa08 	bl	800ac5c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800984c:	f000 fb4c 	bl	8009ee8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009850:	f001 f9d2 	bl	800abf8 <vPortEnterCritical>
 8009854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009856:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800985a:	b25b      	sxtb	r3, r3
 800985c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009860:	d103      	bne.n	800986a <xQueueSemaphoreTake+0x142>
 8009862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009864:	2200      	movs	r2, #0
 8009866:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800986a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800986c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009870:	b25b      	sxtb	r3, r3
 8009872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009876:	d103      	bne.n	8009880 <xQueueSemaphoreTake+0x158>
 8009878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800987a:	2200      	movs	r2, #0
 800987c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009880:	f001 f9ec 	bl	800ac5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009884:	463a      	mov	r2, r7
 8009886:	f107 030c 	add.w	r3, r7, #12
 800988a:	4611      	mov	r1, r2
 800988c:	4618      	mov	r0, r3
 800988e:	f000 fd95 	bl	800a3bc <xTaskCheckForTimeOut>
 8009892:	4603      	mov	r3, r0
 8009894:	2b00      	cmp	r3, #0
 8009896:	d132      	bne.n	80098fe <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009898:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800989a:	f000 f8bf 	bl	8009a1c <prvIsQueueEmpty>
 800989e:	4603      	mov	r3, r0
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d026      	beq.n	80098f2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80098a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d109      	bne.n	80098c0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80098ac:	f001 f9a4 	bl	800abf8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80098b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098b2:	689b      	ldr	r3, [r3, #8]
 80098b4:	4618      	mov	r0, r3
 80098b6:	f000 feeb 	bl	800a690 <xTaskPriorityInherit>
 80098ba:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80098bc:	f001 f9ce 	bl	800ac5c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80098c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098c2:	3324      	adds	r3, #36	@ 0x24
 80098c4:	683a      	ldr	r2, [r7, #0]
 80098c6:	4611      	mov	r1, r2
 80098c8:	4618      	mov	r0, r3
 80098ca:	f000 fcd7 	bl	800a27c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80098ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80098d0:	f000 f852 	bl	8009978 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80098d4:	f000 fb16 	bl	8009f04 <xTaskResumeAll>
 80098d8:	4603      	mov	r3, r0
 80098da:	2b00      	cmp	r3, #0
 80098dc:	f47f af67 	bne.w	80097ae <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80098e0:	4b18      	ldr	r3, [pc, #96]	@ (8009944 <xQueueSemaphoreTake+0x21c>)
 80098e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098e6:	601a      	str	r2, [r3, #0]
 80098e8:	f3bf 8f4f 	dsb	sy
 80098ec:	f3bf 8f6f 	isb	sy
 80098f0:	e75d      	b.n	80097ae <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80098f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80098f4:	f000 f840 	bl	8009978 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80098f8:	f000 fb04 	bl	8009f04 <xTaskResumeAll>
 80098fc:	e757      	b.n	80097ae <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80098fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009900:	f000 f83a 	bl	8009978 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009904:	f000 fafe 	bl	8009f04 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009908:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800990a:	f000 f887 	bl	8009a1c <prvIsQueueEmpty>
 800990e:	4603      	mov	r3, r0
 8009910:	2b00      	cmp	r3, #0
 8009912:	f43f af4c 	beq.w	80097ae <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009918:	2b00      	cmp	r3, #0
 800991a:	d00d      	beq.n	8009938 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800991c:	f001 f96c 	bl	800abf8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009920:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009922:	f000 f811 	bl	8009948 <prvGetDisinheritPriorityAfterTimeout>
 8009926:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800992a:	689b      	ldr	r3, [r3, #8]
 800992c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800992e:	4618      	mov	r0, r3
 8009930:	f000 ff24 	bl	800a77c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009934:	f001 f992 	bl	800ac5c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009938:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800993a:	4618      	mov	r0, r3
 800993c:	3738      	adds	r7, #56	@ 0x38
 800993e:	46bd      	mov	sp, r7
 8009940:	bd80      	pop	{r7, pc}
 8009942:	bf00      	nop
 8009944:	e000ed04 	.word	0xe000ed04

08009948 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009948:	b480      	push	{r7}
 800994a:	b085      	sub	sp, #20
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009954:	2b00      	cmp	r3, #0
 8009956:	d006      	beq.n	8009966 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	f1c3 0307 	rsb	r3, r3, #7
 8009962:	60fb      	str	r3, [r7, #12]
 8009964:	e001      	b.n	800996a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009966:	2300      	movs	r3, #0
 8009968:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800996a:	68fb      	ldr	r3, [r7, #12]
	}
 800996c:	4618      	mov	r0, r3
 800996e:	3714      	adds	r7, #20
 8009970:	46bd      	mov	sp, r7
 8009972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009976:	4770      	bx	lr

08009978 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b084      	sub	sp, #16
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009980:	f001 f93a 	bl	800abf8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800998a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800998c:	e011      	b.n	80099b2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009992:	2b00      	cmp	r3, #0
 8009994:	d012      	beq.n	80099bc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	3324      	adds	r3, #36	@ 0x24
 800999a:	4618      	mov	r0, r3
 800999c:	f000 fc94 	bl	800a2c8 <xTaskRemoveFromEventList>
 80099a0:	4603      	mov	r3, r0
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d001      	beq.n	80099aa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80099a6:	f000 fd6d 	bl	800a484 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80099aa:	7bfb      	ldrb	r3, [r7, #15]
 80099ac:	3b01      	subs	r3, #1
 80099ae:	b2db      	uxtb	r3, r3
 80099b0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80099b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	dce9      	bgt.n	800998e <prvUnlockQueue+0x16>
 80099ba:	e000      	b.n	80099be <prvUnlockQueue+0x46>
					break;
 80099bc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	22ff      	movs	r2, #255	@ 0xff
 80099c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80099c6:	f001 f949 	bl	800ac5c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80099ca:	f001 f915 	bl	800abf8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80099d4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80099d6:	e011      	b.n	80099fc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	691b      	ldr	r3, [r3, #16]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d012      	beq.n	8009a06 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	3310      	adds	r3, #16
 80099e4:	4618      	mov	r0, r3
 80099e6:	f000 fc6f 	bl	800a2c8 <xTaskRemoveFromEventList>
 80099ea:	4603      	mov	r3, r0
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d001      	beq.n	80099f4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80099f0:	f000 fd48 	bl	800a484 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80099f4:	7bbb      	ldrb	r3, [r7, #14]
 80099f6:	3b01      	subs	r3, #1
 80099f8:	b2db      	uxtb	r3, r3
 80099fa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80099fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	dce9      	bgt.n	80099d8 <prvUnlockQueue+0x60>
 8009a04:	e000      	b.n	8009a08 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009a06:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	22ff      	movs	r2, #255	@ 0xff
 8009a0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009a10:	f001 f924 	bl	800ac5c <vPortExitCritical>
}
 8009a14:	bf00      	nop
 8009a16:	3710      	adds	r7, #16
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	bd80      	pop	{r7, pc}

08009a1c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b084      	sub	sp, #16
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009a24:	f001 f8e8 	bl	800abf8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d102      	bne.n	8009a36 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009a30:	2301      	movs	r3, #1
 8009a32:	60fb      	str	r3, [r7, #12]
 8009a34:	e001      	b.n	8009a3a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009a36:	2300      	movs	r3, #0
 8009a38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009a3a:	f001 f90f 	bl	800ac5c <vPortExitCritical>

	return xReturn;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
}
 8009a40:	4618      	mov	r0, r3
 8009a42:	3710      	adds	r7, #16
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bd80      	pop	{r7, pc}

08009a48 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b08e      	sub	sp, #56	@ 0x38
 8009a4c:	af04      	add	r7, sp, #16
 8009a4e:	60f8      	str	r0, [r7, #12]
 8009a50:	60b9      	str	r1, [r7, #8]
 8009a52:	607a      	str	r2, [r7, #4]
 8009a54:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009a56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d10b      	bne.n	8009a74 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a60:	f383 8811 	msr	BASEPRI, r3
 8009a64:	f3bf 8f6f 	isb	sy
 8009a68:	f3bf 8f4f 	dsb	sy
 8009a6c:	623b      	str	r3, [r7, #32]
}
 8009a6e:	bf00      	nop
 8009a70:	bf00      	nop
 8009a72:	e7fd      	b.n	8009a70 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009a74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d10b      	bne.n	8009a92 <xTaskCreateStatic+0x4a>
	__asm volatile
 8009a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a7e:	f383 8811 	msr	BASEPRI, r3
 8009a82:	f3bf 8f6f 	isb	sy
 8009a86:	f3bf 8f4f 	dsb	sy
 8009a8a:	61fb      	str	r3, [r7, #28]
}
 8009a8c:	bf00      	nop
 8009a8e:	bf00      	nop
 8009a90:	e7fd      	b.n	8009a8e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009a92:	23a0      	movs	r3, #160	@ 0xa0
 8009a94:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009a96:	693b      	ldr	r3, [r7, #16]
 8009a98:	2ba0      	cmp	r3, #160	@ 0xa0
 8009a9a:	d00b      	beq.n	8009ab4 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aa0:	f383 8811 	msr	BASEPRI, r3
 8009aa4:	f3bf 8f6f 	isb	sy
 8009aa8:	f3bf 8f4f 	dsb	sy
 8009aac:	61bb      	str	r3, [r7, #24]
}
 8009aae:	bf00      	nop
 8009ab0:	bf00      	nop
 8009ab2:	e7fd      	b.n	8009ab0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009ab4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009ab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d01e      	beq.n	8009afa <xTaskCreateStatic+0xb2>
 8009abc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d01b      	beq.n	8009afa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009ac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ac4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009aca:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ace:	2202      	movs	r2, #2
 8009ad0:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	9303      	str	r3, [sp, #12]
 8009ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ada:	9302      	str	r3, [sp, #8]
 8009adc:	f107 0314 	add.w	r3, r7, #20
 8009ae0:	9301      	str	r3, [sp, #4]
 8009ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae4:	9300      	str	r3, [sp, #0]
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	687a      	ldr	r2, [r7, #4]
 8009aea:	68b9      	ldr	r1, [r7, #8]
 8009aec:	68f8      	ldr	r0, [r7, #12]
 8009aee:	f000 f851 	bl	8009b94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009af2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009af4:	f000 f8ee 	bl	8009cd4 <prvAddNewTaskToReadyList>
 8009af8:	e001      	b.n	8009afe <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009afa:	2300      	movs	r3, #0
 8009afc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009afe:	697b      	ldr	r3, [r7, #20]
	}
 8009b00:	4618      	mov	r0, r3
 8009b02:	3728      	adds	r7, #40	@ 0x28
 8009b04:	46bd      	mov	sp, r7
 8009b06:	bd80      	pop	{r7, pc}

08009b08 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b08c      	sub	sp, #48	@ 0x30
 8009b0c:	af04      	add	r7, sp, #16
 8009b0e:	60f8      	str	r0, [r7, #12]
 8009b10:	60b9      	str	r1, [r7, #8]
 8009b12:	603b      	str	r3, [r7, #0]
 8009b14:	4613      	mov	r3, r2
 8009b16:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009b18:	88fb      	ldrh	r3, [r7, #6]
 8009b1a:	009b      	lsls	r3, r3, #2
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	f001 f98d 	bl	800ae3c <pvPortMalloc>
 8009b22:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009b24:	697b      	ldr	r3, [r7, #20]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d00e      	beq.n	8009b48 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009b2a:	20a0      	movs	r0, #160	@ 0xa0
 8009b2c:	f001 f986 	bl	800ae3c <pvPortMalloc>
 8009b30:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009b32:	69fb      	ldr	r3, [r7, #28]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d003      	beq.n	8009b40 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009b38:	69fb      	ldr	r3, [r7, #28]
 8009b3a:	697a      	ldr	r2, [r7, #20]
 8009b3c:	631a      	str	r2, [r3, #48]	@ 0x30
 8009b3e:	e005      	b.n	8009b4c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009b40:	6978      	ldr	r0, [r7, #20]
 8009b42:	f001 fa49 	bl	800afd8 <vPortFree>
 8009b46:	e001      	b.n	8009b4c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009b4c:	69fb      	ldr	r3, [r7, #28]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d017      	beq.n	8009b82 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009b52:	69fb      	ldr	r3, [r7, #28]
 8009b54:	2200      	movs	r2, #0
 8009b56:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009b5a:	88fa      	ldrh	r2, [r7, #6]
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	9303      	str	r3, [sp, #12]
 8009b60:	69fb      	ldr	r3, [r7, #28]
 8009b62:	9302      	str	r3, [sp, #8]
 8009b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b66:	9301      	str	r3, [sp, #4]
 8009b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b6a:	9300      	str	r3, [sp, #0]
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	68b9      	ldr	r1, [r7, #8]
 8009b70:	68f8      	ldr	r0, [r7, #12]
 8009b72:	f000 f80f 	bl	8009b94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009b76:	69f8      	ldr	r0, [r7, #28]
 8009b78:	f000 f8ac 	bl	8009cd4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	61bb      	str	r3, [r7, #24]
 8009b80:	e002      	b.n	8009b88 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009b82:	f04f 33ff 	mov.w	r3, #4294967295
 8009b86:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009b88:	69bb      	ldr	r3, [r7, #24]
	}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3720      	adds	r7, #32
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}
	...

08009b94 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b088      	sub	sp, #32
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	60f8      	str	r0, [r7, #12]
 8009b9c:	60b9      	str	r1, [r7, #8]
 8009b9e:	607a      	str	r2, [r7, #4]
 8009ba0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ba4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009bac:	3b01      	subs	r3, #1
 8009bae:	009b      	lsls	r3, r3, #2
 8009bb0:	4413      	add	r3, r2
 8009bb2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009bb4:	69bb      	ldr	r3, [r7, #24]
 8009bb6:	f023 0307 	bic.w	r3, r3, #7
 8009bba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009bbc:	69bb      	ldr	r3, [r7, #24]
 8009bbe:	f003 0307 	and.w	r3, r3, #7
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d00b      	beq.n	8009bde <prvInitialiseNewTask+0x4a>
	__asm volatile
 8009bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bca:	f383 8811 	msr	BASEPRI, r3
 8009bce:	f3bf 8f6f 	isb	sy
 8009bd2:	f3bf 8f4f 	dsb	sy
 8009bd6:	617b      	str	r3, [r7, #20]
}
 8009bd8:	bf00      	nop
 8009bda:	bf00      	nop
 8009bdc:	e7fd      	b.n	8009bda <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009bde:	68bb      	ldr	r3, [r7, #8]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d01f      	beq.n	8009c24 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009be4:	2300      	movs	r3, #0
 8009be6:	61fb      	str	r3, [r7, #28]
 8009be8:	e012      	b.n	8009c10 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009bea:	68ba      	ldr	r2, [r7, #8]
 8009bec:	69fb      	ldr	r3, [r7, #28]
 8009bee:	4413      	add	r3, r2
 8009bf0:	7819      	ldrb	r1, [r3, #0]
 8009bf2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bf4:	69fb      	ldr	r3, [r7, #28]
 8009bf6:	4413      	add	r3, r2
 8009bf8:	3334      	adds	r3, #52	@ 0x34
 8009bfa:	460a      	mov	r2, r1
 8009bfc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009bfe:	68ba      	ldr	r2, [r7, #8]
 8009c00:	69fb      	ldr	r3, [r7, #28]
 8009c02:	4413      	add	r3, r2
 8009c04:	781b      	ldrb	r3, [r3, #0]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d006      	beq.n	8009c18 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009c0a:	69fb      	ldr	r3, [r7, #28]
 8009c0c:	3301      	adds	r3, #1
 8009c0e:	61fb      	str	r3, [r7, #28]
 8009c10:	69fb      	ldr	r3, [r7, #28]
 8009c12:	2b0f      	cmp	r3, #15
 8009c14:	d9e9      	bls.n	8009bea <prvInitialiseNewTask+0x56>
 8009c16:	e000      	b.n	8009c1a <prvInitialiseNewTask+0x86>
			{
				break;
 8009c18:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009c22:	e003      	b.n	8009c2c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c26:	2200      	movs	r2, #0
 8009c28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c2e:	2b06      	cmp	r3, #6
 8009c30:	d901      	bls.n	8009c36 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009c32:	2306      	movs	r3, #6
 8009c34:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c3a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009c40:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c44:	2200      	movs	r2, #0
 8009c46:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c4a:	3304      	adds	r3, #4
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	f7ff fb82 	bl	8009356 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c54:	3318      	adds	r3, #24
 8009c56:	4618      	mov	r0, r3
 8009c58:	f7ff fb7d 	bl	8009356 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c60:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c64:	f1c3 0207 	rsb	r2, r3, #7
 8009c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c6a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c70:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c74:	2200      	movs	r2, #0
 8009c76:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c84:	334c      	adds	r3, #76	@ 0x4c
 8009c86:	224c      	movs	r2, #76	@ 0x4c
 8009c88:	2100      	movs	r1, #0
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	f001 fd8c 	bl	800b7a8 <memset>
 8009c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c92:	4a0d      	ldr	r2, [pc, #52]	@ (8009cc8 <prvInitialiseNewTask+0x134>)
 8009c94:	651a      	str	r2, [r3, #80]	@ 0x50
 8009c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c98:	4a0c      	ldr	r2, [pc, #48]	@ (8009ccc <prvInitialiseNewTask+0x138>)
 8009c9a:	655a      	str	r2, [r3, #84]	@ 0x54
 8009c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c9e:	4a0c      	ldr	r2, [pc, #48]	@ (8009cd0 <prvInitialiseNewTask+0x13c>)
 8009ca0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009ca2:	683a      	ldr	r2, [r7, #0]
 8009ca4:	68f9      	ldr	r1, [r7, #12]
 8009ca6:	69b8      	ldr	r0, [r7, #24]
 8009ca8:	f000 fe72 	bl	800a990 <pxPortInitialiseStack>
 8009cac:	4602      	mov	r2, r0
 8009cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cb0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009cb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d002      	beq.n	8009cbe <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009cb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cbc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009cbe:	bf00      	nop
 8009cc0:	3720      	adds	r7, #32
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bd80      	pop	{r7, pc}
 8009cc6:	bf00      	nop
 8009cc8:	20005dfc 	.word	0x20005dfc
 8009ccc:	20005e64 	.word	0x20005e64
 8009cd0:	20005ecc 	.word	0x20005ecc

08009cd4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b082      	sub	sp, #8
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009cdc:	f000 ff8c 	bl	800abf8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009ce0:	4b2a      	ldr	r3, [pc, #168]	@ (8009d8c <prvAddNewTaskToReadyList+0xb8>)
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	3301      	adds	r3, #1
 8009ce6:	4a29      	ldr	r2, [pc, #164]	@ (8009d8c <prvAddNewTaskToReadyList+0xb8>)
 8009ce8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009cea:	4b29      	ldr	r3, [pc, #164]	@ (8009d90 <prvAddNewTaskToReadyList+0xbc>)
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d109      	bne.n	8009d06 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009cf2:	4a27      	ldr	r2, [pc, #156]	@ (8009d90 <prvAddNewTaskToReadyList+0xbc>)
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009cf8:	4b24      	ldr	r3, [pc, #144]	@ (8009d8c <prvAddNewTaskToReadyList+0xb8>)
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	2b01      	cmp	r3, #1
 8009cfe:	d110      	bne.n	8009d22 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009d00:	f000 fbe4 	bl	800a4cc <prvInitialiseTaskLists>
 8009d04:	e00d      	b.n	8009d22 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009d06:	4b23      	ldr	r3, [pc, #140]	@ (8009d94 <prvAddNewTaskToReadyList+0xc0>)
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d109      	bne.n	8009d22 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009d0e:	4b20      	ldr	r3, [pc, #128]	@ (8009d90 <prvAddNewTaskToReadyList+0xbc>)
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d18:	429a      	cmp	r2, r3
 8009d1a:	d802      	bhi.n	8009d22 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009d1c:	4a1c      	ldr	r2, [pc, #112]	@ (8009d90 <prvAddNewTaskToReadyList+0xbc>)
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009d22:	4b1d      	ldr	r3, [pc, #116]	@ (8009d98 <prvAddNewTaskToReadyList+0xc4>)
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	3301      	adds	r3, #1
 8009d28:	4a1b      	ldr	r2, [pc, #108]	@ (8009d98 <prvAddNewTaskToReadyList+0xc4>)
 8009d2a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d30:	2201      	movs	r2, #1
 8009d32:	409a      	lsls	r2, r3
 8009d34:	4b19      	ldr	r3, [pc, #100]	@ (8009d9c <prvAddNewTaskToReadyList+0xc8>)
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	4313      	orrs	r3, r2
 8009d3a:	4a18      	ldr	r2, [pc, #96]	@ (8009d9c <prvAddNewTaskToReadyList+0xc8>)
 8009d3c:	6013      	str	r3, [r2, #0]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d42:	4613      	mov	r3, r2
 8009d44:	009b      	lsls	r3, r3, #2
 8009d46:	4413      	add	r3, r2
 8009d48:	009b      	lsls	r3, r3, #2
 8009d4a:	4a15      	ldr	r2, [pc, #84]	@ (8009da0 <prvAddNewTaskToReadyList+0xcc>)
 8009d4c:	441a      	add	r2, r3
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	3304      	adds	r3, #4
 8009d52:	4619      	mov	r1, r3
 8009d54:	4610      	mov	r0, r2
 8009d56:	f7ff fb0b 	bl	8009370 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009d5a:	f000 ff7f 	bl	800ac5c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8009d94 <prvAddNewTaskToReadyList+0xc0>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d00e      	beq.n	8009d84 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009d66:	4b0a      	ldr	r3, [pc, #40]	@ (8009d90 <prvAddNewTaskToReadyList+0xbc>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d70:	429a      	cmp	r2, r3
 8009d72:	d207      	bcs.n	8009d84 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009d74:	4b0b      	ldr	r3, [pc, #44]	@ (8009da4 <prvAddNewTaskToReadyList+0xd0>)
 8009d76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d7a:	601a      	str	r2, [r3, #0]
 8009d7c:	f3bf 8f4f 	dsb	sy
 8009d80:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009d84:	bf00      	nop
 8009d86:	3708      	adds	r7, #8
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	bd80      	pop	{r7, pc}
 8009d8c:	20000f88 	.word	0x20000f88
 8009d90:	20000e88 	.word	0x20000e88
 8009d94:	20000f94 	.word	0x20000f94
 8009d98:	20000fa4 	.word	0x20000fa4
 8009d9c:	20000f90 	.word	0x20000f90
 8009da0:	20000e8c 	.word	0x20000e8c
 8009da4:	e000ed04 	.word	0xe000ed04

08009da8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b084      	sub	sp, #16
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009db0:	2300      	movs	r3, #0
 8009db2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d018      	beq.n	8009dec <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009dba:	4b14      	ldr	r3, [pc, #80]	@ (8009e0c <vTaskDelay+0x64>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d00b      	beq.n	8009dda <vTaskDelay+0x32>
	__asm volatile
 8009dc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dc6:	f383 8811 	msr	BASEPRI, r3
 8009dca:	f3bf 8f6f 	isb	sy
 8009dce:	f3bf 8f4f 	dsb	sy
 8009dd2:	60bb      	str	r3, [r7, #8]
}
 8009dd4:	bf00      	nop
 8009dd6:	bf00      	nop
 8009dd8:	e7fd      	b.n	8009dd6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009dda:	f000 f885 	bl	8009ee8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009dde:	2100      	movs	r1, #0
 8009de0:	6878      	ldr	r0, [r7, #4]
 8009de2:	f000 fd6f 	bl	800a8c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009de6:	f000 f88d 	bl	8009f04 <xTaskResumeAll>
 8009dea:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d107      	bne.n	8009e02 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009df2:	4b07      	ldr	r3, [pc, #28]	@ (8009e10 <vTaskDelay+0x68>)
 8009df4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009df8:	601a      	str	r2, [r3, #0]
 8009dfa:	f3bf 8f4f 	dsb	sy
 8009dfe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009e02:	bf00      	nop
 8009e04:	3710      	adds	r7, #16
 8009e06:	46bd      	mov	sp, r7
 8009e08:	bd80      	pop	{r7, pc}
 8009e0a:	bf00      	nop
 8009e0c:	20000fb0 	.word	0x20000fb0
 8009e10:	e000ed04 	.word	0xe000ed04

08009e14 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009e14:	b580      	push	{r7, lr}
 8009e16:	b08a      	sub	sp, #40	@ 0x28
 8009e18:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009e1e:	2300      	movs	r3, #0
 8009e20:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009e22:	463a      	mov	r2, r7
 8009e24:	1d39      	adds	r1, r7, #4
 8009e26:	f107 0308 	add.w	r3, r7, #8
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	f7f6 fc0a 	bl	8000644 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009e30:	6839      	ldr	r1, [r7, #0]
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	68ba      	ldr	r2, [r7, #8]
 8009e36:	9202      	str	r2, [sp, #8]
 8009e38:	9301      	str	r3, [sp, #4]
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	9300      	str	r3, [sp, #0]
 8009e3e:	2300      	movs	r3, #0
 8009e40:	460a      	mov	r2, r1
 8009e42:	4921      	ldr	r1, [pc, #132]	@ (8009ec8 <vTaskStartScheduler+0xb4>)
 8009e44:	4821      	ldr	r0, [pc, #132]	@ (8009ecc <vTaskStartScheduler+0xb8>)
 8009e46:	f7ff fdff 	bl	8009a48 <xTaskCreateStatic>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	4a20      	ldr	r2, [pc, #128]	@ (8009ed0 <vTaskStartScheduler+0xbc>)
 8009e4e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009e50:	4b1f      	ldr	r3, [pc, #124]	@ (8009ed0 <vTaskStartScheduler+0xbc>)
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d002      	beq.n	8009e5e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009e58:	2301      	movs	r3, #1
 8009e5a:	617b      	str	r3, [r7, #20]
 8009e5c:	e001      	b.n	8009e62 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009e5e:	2300      	movs	r3, #0
 8009e60:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	2b01      	cmp	r3, #1
 8009e66:	d11b      	bne.n	8009ea0 <vTaskStartScheduler+0x8c>
	__asm volatile
 8009e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e6c:	f383 8811 	msr	BASEPRI, r3
 8009e70:	f3bf 8f6f 	isb	sy
 8009e74:	f3bf 8f4f 	dsb	sy
 8009e78:	613b      	str	r3, [r7, #16]
}
 8009e7a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009e7c:	4b15      	ldr	r3, [pc, #84]	@ (8009ed4 <vTaskStartScheduler+0xc0>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	334c      	adds	r3, #76	@ 0x4c
 8009e82:	4a15      	ldr	r2, [pc, #84]	@ (8009ed8 <vTaskStartScheduler+0xc4>)
 8009e84:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009e86:	4b15      	ldr	r3, [pc, #84]	@ (8009edc <vTaskStartScheduler+0xc8>)
 8009e88:	f04f 32ff 	mov.w	r2, #4294967295
 8009e8c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009e8e:	4b14      	ldr	r3, [pc, #80]	@ (8009ee0 <vTaskStartScheduler+0xcc>)
 8009e90:	2201      	movs	r2, #1
 8009e92:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009e94:	4b13      	ldr	r3, [pc, #76]	@ (8009ee4 <vTaskStartScheduler+0xd0>)
 8009e96:	2200      	movs	r2, #0
 8009e98:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009e9a:	f000 fe09 	bl	800aab0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009e9e:	e00f      	b.n	8009ec0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009ea0:	697b      	ldr	r3, [r7, #20]
 8009ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ea6:	d10b      	bne.n	8009ec0 <vTaskStartScheduler+0xac>
	__asm volatile
 8009ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eac:	f383 8811 	msr	BASEPRI, r3
 8009eb0:	f3bf 8f6f 	isb	sy
 8009eb4:	f3bf 8f4f 	dsb	sy
 8009eb8:	60fb      	str	r3, [r7, #12]
}
 8009eba:	bf00      	nop
 8009ebc:	bf00      	nop
 8009ebe:	e7fd      	b.n	8009ebc <vTaskStartScheduler+0xa8>
}
 8009ec0:	bf00      	nop
 8009ec2:	3718      	adds	r7, #24
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bd80      	pop	{r7, pc}
 8009ec8:	0800cbfc 	.word	0x0800cbfc
 8009ecc:	0800a49d 	.word	0x0800a49d
 8009ed0:	20000fac 	.word	0x20000fac
 8009ed4:	20000e88 	.word	0x20000e88
 8009ed8:	2000001c 	.word	0x2000001c
 8009edc:	20000fa8 	.word	0x20000fa8
 8009ee0:	20000f94 	.word	0x20000f94
 8009ee4:	20000f8c 	.word	0x20000f8c

08009ee8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009ee8:	b480      	push	{r7}
 8009eea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009eec:	4b04      	ldr	r3, [pc, #16]	@ (8009f00 <vTaskSuspendAll+0x18>)
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	3301      	adds	r3, #1
 8009ef2:	4a03      	ldr	r2, [pc, #12]	@ (8009f00 <vTaskSuspendAll+0x18>)
 8009ef4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009ef6:	bf00      	nop
 8009ef8:	46bd      	mov	sp, r7
 8009efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efe:	4770      	bx	lr
 8009f00:	20000fb0 	.word	0x20000fb0

08009f04 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b084      	sub	sp, #16
 8009f08:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009f0e:	2300      	movs	r3, #0
 8009f10:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009f12:	4b42      	ldr	r3, [pc, #264]	@ (800a01c <xTaskResumeAll+0x118>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d10b      	bne.n	8009f32 <xTaskResumeAll+0x2e>
	__asm volatile
 8009f1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f1e:	f383 8811 	msr	BASEPRI, r3
 8009f22:	f3bf 8f6f 	isb	sy
 8009f26:	f3bf 8f4f 	dsb	sy
 8009f2a:	603b      	str	r3, [r7, #0]
}
 8009f2c:	bf00      	nop
 8009f2e:	bf00      	nop
 8009f30:	e7fd      	b.n	8009f2e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009f32:	f000 fe61 	bl	800abf8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009f36:	4b39      	ldr	r3, [pc, #228]	@ (800a01c <xTaskResumeAll+0x118>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	3b01      	subs	r3, #1
 8009f3c:	4a37      	ldr	r2, [pc, #220]	@ (800a01c <xTaskResumeAll+0x118>)
 8009f3e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f40:	4b36      	ldr	r3, [pc, #216]	@ (800a01c <xTaskResumeAll+0x118>)
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d161      	bne.n	800a00c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009f48:	4b35      	ldr	r3, [pc, #212]	@ (800a020 <xTaskResumeAll+0x11c>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d05d      	beq.n	800a00c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009f50:	e02e      	b.n	8009fb0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f52:	4b34      	ldr	r3, [pc, #208]	@ (800a024 <xTaskResumeAll+0x120>)
 8009f54:	68db      	ldr	r3, [r3, #12]
 8009f56:	68db      	ldr	r3, [r3, #12]
 8009f58:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	3318      	adds	r3, #24
 8009f5e:	4618      	mov	r0, r3
 8009f60:	f7ff fa63 	bl	800942a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	3304      	adds	r3, #4
 8009f68:	4618      	mov	r0, r3
 8009f6a:	f7ff fa5e 	bl	800942a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f72:	2201      	movs	r2, #1
 8009f74:	409a      	lsls	r2, r3
 8009f76:	4b2c      	ldr	r3, [pc, #176]	@ (800a028 <xTaskResumeAll+0x124>)
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	4313      	orrs	r3, r2
 8009f7c:	4a2a      	ldr	r2, [pc, #168]	@ (800a028 <xTaskResumeAll+0x124>)
 8009f7e:	6013      	str	r3, [r2, #0]
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f84:	4613      	mov	r3, r2
 8009f86:	009b      	lsls	r3, r3, #2
 8009f88:	4413      	add	r3, r2
 8009f8a:	009b      	lsls	r3, r3, #2
 8009f8c:	4a27      	ldr	r2, [pc, #156]	@ (800a02c <xTaskResumeAll+0x128>)
 8009f8e:	441a      	add	r2, r3
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	3304      	adds	r3, #4
 8009f94:	4619      	mov	r1, r3
 8009f96:	4610      	mov	r0, r2
 8009f98:	f7ff f9ea 	bl	8009370 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fa0:	4b23      	ldr	r3, [pc, #140]	@ (800a030 <xTaskResumeAll+0x12c>)
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fa6:	429a      	cmp	r2, r3
 8009fa8:	d302      	bcc.n	8009fb0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009faa:	4b22      	ldr	r3, [pc, #136]	@ (800a034 <xTaskResumeAll+0x130>)
 8009fac:	2201      	movs	r2, #1
 8009fae:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009fb0:	4b1c      	ldr	r3, [pc, #112]	@ (800a024 <xTaskResumeAll+0x120>)
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d1cc      	bne.n	8009f52 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d001      	beq.n	8009fc2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009fbe:	f000 fb29 	bl	800a614 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009fc2:	4b1d      	ldr	r3, [pc, #116]	@ (800a038 <xTaskResumeAll+0x134>)
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d010      	beq.n	8009ff0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009fce:	f000 f837 	bl	800a040 <xTaskIncrementTick>
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d002      	beq.n	8009fde <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009fd8:	4b16      	ldr	r3, [pc, #88]	@ (800a034 <xTaskResumeAll+0x130>)
 8009fda:	2201      	movs	r2, #1
 8009fdc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	3b01      	subs	r3, #1
 8009fe2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d1f1      	bne.n	8009fce <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009fea:	4b13      	ldr	r3, [pc, #76]	@ (800a038 <xTaskResumeAll+0x134>)
 8009fec:	2200      	movs	r2, #0
 8009fee:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009ff0:	4b10      	ldr	r3, [pc, #64]	@ (800a034 <xTaskResumeAll+0x130>)
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d009      	beq.n	800a00c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009ffc:	4b0f      	ldr	r3, [pc, #60]	@ (800a03c <xTaskResumeAll+0x138>)
 8009ffe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a002:	601a      	str	r2, [r3, #0]
 800a004:	f3bf 8f4f 	dsb	sy
 800a008:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a00c:	f000 fe26 	bl	800ac5c <vPortExitCritical>

	return xAlreadyYielded;
 800a010:	68bb      	ldr	r3, [r7, #8]
}
 800a012:	4618      	mov	r0, r3
 800a014:	3710      	adds	r7, #16
 800a016:	46bd      	mov	sp, r7
 800a018:	bd80      	pop	{r7, pc}
 800a01a:	bf00      	nop
 800a01c:	20000fb0 	.word	0x20000fb0
 800a020:	20000f88 	.word	0x20000f88
 800a024:	20000f48 	.word	0x20000f48
 800a028:	20000f90 	.word	0x20000f90
 800a02c:	20000e8c 	.word	0x20000e8c
 800a030:	20000e88 	.word	0x20000e88
 800a034:	20000f9c 	.word	0x20000f9c
 800a038:	20000f98 	.word	0x20000f98
 800a03c:	e000ed04 	.word	0xe000ed04

0800a040 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b086      	sub	sp, #24
 800a044:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a046:	2300      	movs	r3, #0
 800a048:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a04a:	4b4f      	ldr	r3, [pc, #316]	@ (800a188 <xTaskIncrementTick+0x148>)
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	f040 808f 	bne.w	800a172 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a054:	4b4d      	ldr	r3, [pc, #308]	@ (800a18c <xTaskIncrementTick+0x14c>)
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	3301      	adds	r3, #1
 800a05a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a05c:	4a4b      	ldr	r2, [pc, #300]	@ (800a18c <xTaskIncrementTick+0x14c>)
 800a05e:	693b      	ldr	r3, [r7, #16]
 800a060:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a062:	693b      	ldr	r3, [r7, #16]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d121      	bne.n	800a0ac <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a068:	4b49      	ldr	r3, [pc, #292]	@ (800a190 <xTaskIncrementTick+0x150>)
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d00b      	beq.n	800a08a <xTaskIncrementTick+0x4a>
	__asm volatile
 800a072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a076:	f383 8811 	msr	BASEPRI, r3
 800a07a:	f3bf 8f6f 	isb	sy
 800a07e:	f3bf 8f4f 	dsb	sy
 800a082:	603b      	str	r3, [r7, #0]
}
 800a084:	bf00      	nop
 800a086:	bf00      	nop
 800a088:	e7fd      	b.n	800a086 <xTaskIncrementTick+0x46>
 800a08a:	4b41      	ldr	r3, [pc, #260]	@ (800a190 <xTaskIncrementTick+0x150>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	60fb      	str	r3, [r7, #12]
 800a090:	4b40      	ldr	r3, [pc, #256]	@ (800a194 <xTaskIncrementTick+0x154>)
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	4a3e      	ldr	r2, [pc, #248]	@ (800a190 <xTaskIncrementTick+0x150>)
 800a096:	6013      	str	r3, [r2, #0]
 800a098:	4a3e      	ldr	r2, [pc, #248]	@ (800a194 <xTaskIncrementTick+0x154>)
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	6013      	str	r3, [r2, #0]
 800a09e:	4b3e      	ldr	r3, [pc, #248]	@ (800a198 <xTaskIncrementTick+0x158>)
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	3301      	adds	r3, #1
 800a0a4:	4a3c      	ldr	r2, [pc, #240]	@ (800a198 <xTaskIncrementTick+0x158>)
 800a0a6:	6013      	str	r3, [r2, #0]
 800a0a8:	f000 fab4 	bl	800a614 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a0ac:	4b3b      	ldr	r3, [pc, #236]	@ (800a19c <xTaskIncrementTick+0x15c>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	693a      	ldr	r2, [r7, #16]
 800a0b2:	429a      	cmp	r2, r3
 800a0b4:	d348      	bcc.n	800a148 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a0b6:	4b36      	ldr	r3, [pc, #216]	@ (800a190 <xTaskIncrementTick+0x150>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d104      	bne.n	800a0ca <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0c0:	4b36      	ldr	r3, [pc, #216]	@ (800a19c <xTaskIncrementTick+0x15c>)
 800a0c2:	f04f 32ff 	mov.w	r2, #4294967295
 800a0c6:	601a      	str	r2, [r3, #0]
					break;
 800a0c8:	e03e      	b.n	800a148 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0ca:	4b31      	ldr	r3, [pc, #196]	@ (800a190 <xTaskIncrementTick+0x150>)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	68db      	ldr	r3, [r3, #12]
 800a0d0:	68db      	ldr	r3, [r3, #12]
 800a0d2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a0d4:	68bb      	ldr	r3, [r7, #8]
 800a0d6:	685b      	ldr	r3, [r3, #4]
 800a0d8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a0da:	693a      	ldr	r2, [r7, #16]
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	429a      	cmp	r2, r3
 800a0e0:	d203      	bcs.n	800a0ea <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a0e2:	4a2e      	ldr	r2, [pc, #184]	@ (800a19c <xTaskIncrementTick+0x15c>)
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a0e8:	e02e      	b.n	800a148 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a0ea:	68bb      	ldr	r3, [r7, #8]
 800a0ec:	3304      	adds	r3, #4
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	f7ff f99b 	bl	800942a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a0f4:	68bb      	ldr	r3, [r7, #8]
 800a0f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d004      	beq.n	800a106 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a0fc:	68bb      	ldr	r3, [r7, #8]
 800a0fe:	3318      	adds	r3, #24
 800a100:	4618      	mov	r0, r3
 800a102:	f7ff f992 	bl	800942a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a106:	68bb      	ldr	r3, [r7, #8]
 800a108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a10a:	2201      	movs	r2, #1
 800a10c:	409a      	lsls	r2, r3
 800a10e:	4b24      	ldr	r3, [pc, #144]	@ (800a1a0 <xTaskIncrementTick+0x160>)
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	4313      	orrs	r3, r2
 800a114:	4a22      	ldr	r2, [pc, #136]	@ (800a1a0 <xTaskIncrementTick+0x160>)
 800a116:	6013      	str	r3, [r2, #0]
 800a118:	68bb      	ldr	r3, [r7, #8]
 800a11a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a11c:	4613      	mov	r3, r2
 800a11e:	009b      	lsls	r3, r3, #2
 800a120:	4413      	add	r3, r2
 800a122:	009b      	lsls	r3, r3, #2
 800a124:	4a1f      	ldr	r2, [pc, #124]	@ (800a1a4 <xTaskIncrementTick+0x164>)
 800a126:	441a      	add	r2, r3
 800a128:	68bb      	ldr	r3, [r7, #8]
 800a12a:	3304      	adds	r3, #4
 800a12c:	4619      	mov	r1, r3
 800a12e:	4610      	mov	r0, r2
 800a130:	f7ff f91e 	bl	8009370 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a138:	4b1b      	ldr	r3, [pc, #108]	@ (800a1a8 <xTaskIncrementTick+0x168>)
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a13e:	429a      	cmp	r2, r3
 800a140:	d3b9      	bcc.n	800a0b6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a142:	2301      	movs	r3, #1
 800a144:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a146:	e7b6      	b.n	800a0b6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a148:	4b17      	ldr	r3, [pc, #92]	@ (800a1a8 <xTaskIncrementTick+0x168>)
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a14e:	4915      	ldr	r1, [pc, #84]	@ (800a1a4 <xTaskIncrementTick+0x164>)
 800a150:	4613      	mov	r3, r2
 800a152:	009b      	lsls	r3, r3, #2
 800a154:	4413      	add	r3, r2
 800a156:	009b      	lsls	r3, r3, #2
 800a158:	440b      	add	r3, r1
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	2b01      	cmp	r3, #1
 800a15e:	d901      	bls.n	800a164 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a160:	2301      	movs	r3, #1
 800a162:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a164:	4b11      	ldr	r3, [pc, #68]	@ (800a1ac <xTaskIncrementTick+0x16c>)
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d007      	beq.n	800a17c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a16c:	2301      	movs	r3, #1
 800a16e:	617b      	str	r3, [r7, #20]
 800a170:	e004      	b.n	800a17c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a172:	4b0f      	ldr	r3, [pc, #60]	@ (800a1b0 <xTaskIncrementTick+0x170>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	3301      	adds	r3, #1
 800a178:	4a0d      	ldr	r2, [pc, #52]	@ (800a1b0 <xTaskIncrementTick+0x170>)
 800a17a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a17c:	697b      	ldr	r3, [r7, #20]
}
 800a17e:	4618      	mov	r0, r3
 800a180:	3718      	adds	r7, #24
 800a182:	46bd      	mov	sp, r7
 800a184:	bd80      	pop	{r7, pc}
 800a186:	bf00      	nop
 800a188:	20000fb0 	.word	0x20000fb0
 800a18c:	20000f8c 	.word	0x20000f8c
 800a190:	20000f40 	.word	0x20000f40
 800a194:	20000f44 	.word	0x20000f44
 800a198:	20000fa0 	.word	0x20000fa0
 800a19c:	20000fa8 	.word	0x20000fa8
 800a1a0:	20000f90 	.word	0x20000f90
 800a1a4:	20000e8c 	.word	0x20000e8c
 800a1a8:	20000e88 	.word	0x20000e88
 800a1ac:	20000f9c 	.word	0x20000f9c
 800a1b0:	20000f98 	.word	0x20000f98

0800a1b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a1b4:	b480      	push	{r7}
 800a1b6:	b087      	sub	sp, #28
 800a1b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a1ba:	4b2a      	ldr	r3, [pc, #168]	@ (800a264 <vTaskSwitchContext+0xb0>)
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d003      	beq.n	800a1ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a1c2:	4b29      	ldr	r3, [pc, #164]	@ (800a268 <vTaskSwitchContext+0xb4>)
 800a1c4:	2201      	movs	r2, #1
 800a1c6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a1c8:	e045      	b.n	800a256 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800a1ca:	4b27      	ldr	r3, [pc, #156]	@ (800a268 <vTaskSwitchContext+0xb4>)
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1d0:	4b26      	ldr	r3, [pc, #152]	@ (800a26c <vTaskSwitchContext+0xb8>)
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	fab3 f383 	clz	r3, r3
 800a1dc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a1de:	7afb      	ldrb	r3, [r7, #11]
 800a1e0:	f1c3 031f 	rsb	r3, r3, #31
 800a1e4:	617b      	str	r3, [r7, #20]
 800a1e6:	4922      	ldr	r1, [pc, #136]	@ (800a270 <vTaskSwitchContext+0xbc>)
 800a1e8:	697a      	ldr	r2, [r7, #20]
 800a1ea:	4613      	mov	r3, r2
 800a1ec:	009b      	lsls	r3, r3, #2
 800a1ee:	4413      	add	r3, r2
 800a1f0:	009b      	lsls	r3, r3, #2
 800a1f2:	440b      	add	r3, r1
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d10b      	bne.n	800a212 <vTaskSwitchContext+0x5e>
	__asm volatile
 800a1fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1fe:	f383 8811 	msr	BASEPRI, r3
 800a202:	f3bf 8f6f 	isb	sy
 800a206:	f3bf 8f4f 	dsb	sy
 800a20a:	607b      	str	r3, [r7, #4]
}
 800a20c:	bf00      	nop
 800a20e:	bf00      	nop
 800a210:	e7fd      	b.n	800a20e <vTaskSwitchContext+0x5a>
 800a212:	697a      	ldr	r2, [r7, #20]
 800a214:	4613      	mov	r3, r2
 800a216:	009b      	lsls	r3, r3, #2
 800a218:	4413      	add	r3, r2
 800a21a:	009b      	lsls	r3, r3, #2
 800a21c:	4a14      	ldr	r2, [pc, #80]	@ (800a270 <vTaskSwitchContext+0xbc>)
 800a21e:	4413      	add	r3, r2
 800a220:	613b      	str	r3, [r7, #16]
 800a222:	693b      	ldr	r3, [r7, #16]
 800a224:	685b      	ldr	r3, [r3, #4]
 800a226:	685a      	ldr	r2, [r3, #4]
 800a228:	693b      	ldr	r3, [r7, #16]
 800a22a:	605a      	str	r2, [r3, #4]
 800a22c:	693b      	ldr	r3, [r7, #16]
 800a22e:	685a      	ldr	r2, [r3, #4]
 800a230:	693b      	ldr	r3, [r7, #16]
 800a232:	3308      	adds	r3, #8
 800a234:	429a      	cmp	r2, r3
 800a236:	d104      	bne.n	800a242 <vTaskSwitchContext+0x8e>
 800a238:	693b      	ldr	r3, [r7, #16]
 800a23a:	685b      	ldr	r3, [r3, #4]
 800a23c:	685a      	ldr	r2, [r3, #4]
 800a23e:	693b      	ldr	r3, [r7, #16]
 800a240:	605a      	str	r2, [r3, #4]
 800a242:	693b      	ldr	r3, [r7, #16]
 800a244:	685b      	ldr	r3, [r3, #4]
 800a246:	68db      	ldr	r3, [r3, #12]
 800a248:	4a0a      	ldr	r2, [pc, #40]	@ (800a274 <vTaskSwitchContext+0xc0>)
 800a24a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a24c:	4b09      	ldr	r3, [pc, #36]	@ (800a274 <vTaskSwitchContext+0xc0>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	334c      	adds	r3, #76	@ 0x4c
 800a252:	4a09      	ldr	r2, [pc, #36]	@ (800a278 <vTaskSwitchContext+0xc4>)
 800a254:	6013      	str	r3, [r2, #0]
}
 800a256:	bf00      	nop
 800a258:	371c      	adds	r7, #28
 800a25a:	46bd      	mov	sp, r7
 800a25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a260:	4770      	bx	lr
 800a262:	bf00      	nop
 800a264:	20000fb0 	.word	0x20000fb0
 800a268:	20000f9c 	.word	0x20000f9c
 800a26c:	20000f90 	.word	0x20000f90
 800a270:	20000e8c 	.word	0x20000e8c
 800a274:	20000e88 	.word	0x20000e88
 800a278:	2000001c 	.word	0x2000001c

0800a27c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b084      	sub	sp, #16
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
 800a284:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d10b      	bne.n	800a2a4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a28c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a290:	f383 8811 	msr	BASEPRI, r3
 800a294:	f3bf 8f6f 	isb	sy
 800a298:	f3bf 8f4f 	dsb	sy
 800a29c:	60fb      	str	r3, [r7, #12]
}
 800a29e:	bf00      	nop
 800a2a0:	bf00      	nop
 800a2a2:	e7fd      	b.n	800a2a0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a2a4:	4b07      	ldr	r3, [pc, #28]	@ (800a2c4 <vTaskPlaceOnEventList+0x48>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	3318      	adds	r3, #24
 800a2aa:	4619      	mov	r1, r3
 800a2ac:	6878      	ldr	r0, [r7, #4]
 800a2ae:	f7ff f883 	bl	80093b8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a2b2:	2101      	movs	r1, #1
 800a2b4:	6838      	ldr	r0, [r7, #0]
 800a2b6:	f000 fb05 	bl	800a8c4 <prvAddCurrentTaskToDelayedList>
}
 800a2ba:	bf00      	nop
 800a2bc:	3710      	adds	r7, #16
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd80      	pop	{r7, pc}
 800a2c2:	bf00      	nop
 800a2c4:	20000e88 	.word	0x20000e88

0800a2c8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b086      	sub	sp, #24
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	68db      	ldr	r3, [r3, #12]
 800a2d4:	68db      	ldr	r3, [r3, #12]
 800a2d6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d10b      	bne.n	800a2f6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a2de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2e2:	f383 8811 	msr	BASEPRI, r3
 800a2e6:	f3bf 8f6f 	isb	sy
 800a2ea:	f3bf 8f4f 	dsb	sy
 800a2ee:	60fb      	str	r3, [r7, #12]
}
 800a2f0:	bf00      	nop
 800a2f2:	bf00      	nop
 800a2f4:	e7fd      	b.n	800a2f2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a2f6:	693b      	ldr	r3, [r7, #16]
 800a2f8:	3318      	adds	r3, #24
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	f7ff f895 	bl	800942a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a300:	4b1d      	ldr	r3, [pc, #116]	@ (800a378 <xTaskRemoveFromEventList+0xb0>)
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d11c      	bne.n	800a342 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a308:	693b      	ldr	r3, [r7, #16]
 800a30a:	3304      	adds	r3, #4
 800a30c:	4618      	mov	r0, r3
 800a30e:	f7ff f88c 	bl	800942a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a312:	693b      	ldr	r3, [r7, #16]
 800a314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a316:	2201      	movs	r2, #1
 800a318:	409a      	lsls	r2, r3
 800a31a:	4b18      	ldr	r3, [pc, #96]	@ (800a37c <xTaskRemoveFromEventList+0xb4>)
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	4313      	orrs	r3, r2
 800a320:	4a16      	ldr	r2, [pc, #88]	@ (800a37c <xTaskRemoveFromEventList+0xb4>)
 800a322:	6013      	str	r3, [r2, #0]
 800a324:	693b      	ldr	r3, [r7, #16]
 800a326:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a328:	4613      	mov	r3, r2
 800a32a:	009b      	lsls	r3, r3, #2
 800a32c:	4413      	add	r3, r2
 800a32e:	009b      	lsls	r3, r3, #2
 800a330:	4a13      	ldr	r2, [pc, #76]	@ (800a380 <xTaskRemoveFromEventList+0xb8>)
 800a332:	441a      	add	r2, r3
 800a334:	693b      	ldr	r3, [r7, #16]
 800a336:	3304      	adds	r3, #4
 800a338:	4619      	mov	r1, r3
 800a33a:	4610      	mov	r0, r2
 800a33c:	f7ff f818 	bl	8009370 <vListInsertEnd>
 800a340:	e005      	b.n	800a34e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a342:	693b      	ldr	r3, [r7, #16]
 800a344:	3318      	adds	r3, #24
 800a346:	4619      	mov	r1, r3
 800a348:	480e      	ldr	r0, [pc, #56]	@ (800a384 <xTaskRemoveFromEventList+0xbc>)
 800a34a:	f7ff f811 	bl	8009370 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a34e:	693b      	ldr	r3, [r7, #16]
 800a350:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a352:	4b0d      	ldr	r3, [pc, #52]	@ (800a388 <xTaskRemoveFromEventList+0xc0>)
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a358:	429a      	cmp	r2, r3
 800a35a:	d905      	bls.n	800a368 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a35c:	2301      	movs	r3, #1
 800a35e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a360:	4b0a      	ldr	r3, [pc, #40]	@ (800a38c <xTaskRemoveFromEventList+0xc4>)
 800a362:	2201      	movs	r2, #1
 800a364:	601a      	str	r2, [r3, #0]
 800a366:	e001      	b.n	800a36c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a368:	2300      	movs	r3, #0
 800a36a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a36c:	697b      	ldr	r3, [r7, #20]
}
 800a36e:	4618      	mov	r0, r3
 800a370:	3718      	adds	r7, #24
 800a372:	46bd      	mov	sp, r7
 800a374:	bd80      	pop	{r7, pc}
 800a376:	bf00      	nop
 800a378:	20000fb0 	.word	0x20000fb0
 800a37c:	20000f90 	.word	0x20000f90
 800a380:	20000e8c 	.word	0x20000e8c
 800a384:	20000f48 	.word	0x20000f48
 800a388:	20000e88 	.word	0x20000e88
 800a38c:	20000f9c 	.word	0x20000f9c

0800a390 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a390:	b480      	push	{r7}
 800a392:	b083      	sub	sp, #12
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a398:	4b06      	ldr	r3, [pc, #24]	@ (800a3b4 <vTaskInternalSetTimeOutState+0x24>)
 800a39a:	681a      	ldr	r2, [r3, #0]
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a3a0:	4b05      	ldr	r3, [pc, #20]	@ (800a3b8 <vTaskInternalSetTimeOutState+0x28>)
 800a3a2:	681a      	ldr	r2, [r3, #0]
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	605a      	str	r2, [r3, #4]
}
 800a3a8:	bf00      	nop
 800a3aa:	370c      	adds	r7, #12
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b2:	4770      	bx	lr
 800a3b4:	20000fa0 	.word	0x20000fa0
 800a3b8:	20000f8c 	.word	0x20000f8c

0800a3bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	b088      	sub	sp, #32
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	6078      	str	r0, [r7, #4]
 800a3c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d10b      	bne.n	800a3e4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a3cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3d0:	f383 8811 	msr	BASEPRI, r3
 800a3d4:	f3bf 8f6f 	isb	sy
 800a3d8:	f3bf 8f4f 	dsb	sy
 800a3dc:	613b      	str	r3, [r7, #16]
}
 800a3de:	bf00      	nop
 800a3e0:	bf00      	nop
 800a3e2:	e7fd      	b.n	800a3e0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a3e4:	683b      	ldr	r3, [r7, #0]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d10b      	bne.n	800a402 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a3ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3ee:	f383 8811 	msr	BASEPRI, r3
 800a3f2:	f3bf 8f6f 	isb	sy
 800a3f6:	f3bf 8f4f 	dsb	sy
 800a3fa:	60fb      	str	r3, [r7, #12]
}
 800a3fc:	bf00      	nop
 800a3fe:	bf00      	nop
 800a400:	e7fd      	b.n	800a3fe <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a402:	f000 fbf9 	bl	800abf8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a406:	4b1d      	ldr	r3, [pc, #116]	@ (800a47c <xTaskCheckForTimeOut+0xc0>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	685b      	ldr	r3, [r3, #4]
 800a410:	69ba      	ldr	r2, [r7, #24]
 800a412:	1ad3      	subs	r3, r2, r3
 800a414:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a41e:	d102      	bne.n	800a426 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a420:	2300      	movs	r3, #0
 800a422:	61fb      	str	r3, [r7, #28]
 800a424:	e023      	b.n	800a46e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681a      	ldr	r2, [r3, #0]
 800a42a:	4b15      	ldr	r3, [pc, #84]	@ (800a480 <xTaskCheckForTimeOut+0xc4>)
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	429a      	cmp	r2, r3
 800a430:	d007      	beq.n	800a442 <xTaskCheckForTimeOut+0x86>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	685b      	ldr	r3, [r3, #4]
 800a436:	69ba      	ldr	r2, [r7, #24]
 800a438:	429a      	cmp	r2, r3
 800a43a:	d302      	bcc.n	800a442 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a43c:	2301      	movs	r3, #1
 800a43e:	61fb      	str	r3, [r7, #28]
 800a440:	e015      	b.n	800a46e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a442:	683b      	ldr	r3, [r7, #0]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	697a      	ldr	r2, [r7, #20]
 800a448:	429a      	cmp	r2, r3
 800a44a:	d20b      	bcs.n	800a464 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a44c:	683b      	ldr	r3, [r7, #0]
 800a44e:	681a      	ldr	r2, [r3, #0]
 800a450:	697b      	ldr	r3, [r7, #20]
 800a452:	1ad2      	subs	r2, r2, r3
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a458:	6878      	ldr	r0, [r7, #4]
 800a45a:	f7ff ff99 	bl	800a390 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a45e:	2300      	movs	r3, #0
 800a460:	61fb      	str	r3, [r7, #28]
 800a462:	e004      	b.n	800a46e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a464:	683b      	ldr	r3, [r7, #0]
 800a466:	2200      	movs	r2, #0
 800a468:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a46a:	2301      	movs	r3, #1
 800a46c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a46e:	f000 fbf5 	bl	800ac5c <vPortExitCritical>

	return xReturn;
 800a472:	69fb      	ldr	r3, [r7, #28]
}
 800a474:	4618      	mov	r0, r3
 800a476:	3720      	adds	r7, #32
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd80      	pop	{r7, pc}
 800a47c:	20000f8c 	.word	0x20000f8c
 800a480:	20000fa0 	.word	0x20000fa0

0800a484 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a484:	b480      	push	{r7}
 800a486:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a488:	4b03      	ldr	r3, [pc, #12]	@ (800a498 <vTaskMissedYield+0x14>)
 800a48a:	2201      	movs	r2, #1
 800a48c:	601a      	str	r2, [r3, #0]
}
 800a48e:	bf00      	nop
 800a490:	46bd      	mov	sp, r7
 800a492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a496:	4770      	bx	lr
 800a498:	20000f9c 	.word	0x20000f9c

0800a49c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b082      	sub	sp, #8
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a4a4:	f000 f852 	bl	800a54c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a4a8:	4b06      	ldr	r3, [pc, #24]	@ (800a4c4 <prvIdleTask+0x28>)
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	2b01      	cmp	r3, #1
 800a4ae:	d9f9      	bls.n	800a4a4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a4b0:	4b05      	ldr	r3, [pc, #20]	@ (800a4c8 <prvIdleTask+0x2c>)
 800a4b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a4b6:	601a      	str	r2, [r3, #0]
 800a4b8:	f3bf 8f4f 	dsb	sy
 800a4bc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a4c0:	e7f0      	b.n	800a4a4 <prvIdleTask+0x8>
 800a4c2:	bf00      	nop
 800a4c4:	20000e8c 	.word	0x20000e8c
 800a4c8:	e000ed04 	.word	0xe000ed04

0800a4cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	b082      	sub	sp, #8
 800a4d0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	607b      	str	r3, [r7, #4]
 800a4d6:	e00c      	b.n	800a4f2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a4d8:	687a      	ldr	r2, [r7, #4]
 800a4da:	4613      	mov	r3, r2
 800a4dc:	009b      	lsls	r3, r3, #2
 800a4de:	4413      	add	r3, r2
 800a4e0:	009b      	lsls	r3, r3, #2
 800a4e2:	4a12      	ldr	r2, [pc, #72]	@ (800a52c <prvInitialiseTaskLists+0x60>)
 800a4e4:	4413      	add	r3, r2
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	f7fe ff15 	bl	8009316 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	3301      	adds	r3, #1
 800a4f0:	607b      	str	r3, [r7, #4]
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2b06      	cmp	r3, #6
 800a4f6:	d9ef      	bls.n	800a4d8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a4f8:	480d      	ldr	r0, [pc, #52]	@ (800a530 <prvInitialiseTaskLists+0x64>)
 800a4fa:	f7fe ff0c 	bl	8009316 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a4fe:	480d      	ldr	r0, [pc, #52]	@ (800a534 <prvInitialiseTaskLists+0x68>)
 800a500:	f7fe ff09 	bl	8009316 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a504:	480c      	ldr	r0, [pc, #48]	@ (800a538 <prvInitialiseTaskLists+0x6c>)
 800a506:	f7fe ff06 	bl	8009316 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a50a:	480c      	ldr	r0, [pc, #48]	@ (800a53c <prvInitialiseTaskLists+0x70>)
 800a50c:	f7fe ff03 	bl	8009316 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a510:	480b      	ldr	r0, [pc, #44]	@ (800a540 <prvInitialiseTaskLists+0x74>)
 800a512:	f7fe ff00 	bl	8009316 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a516:	4b0b      	ldr	r3, [pc, #44]	@ (800a544 <prvInitialiseTaskLists+0x78>)
 800a518:	4a05      	ldr	r2, [pc, #20]	@ (800a530 <prvInitialiseTaskLists+0x64>)
 800a51a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a51c:	4b0a      	ldr	r3, [pc, #40]	@ (800a548 <prvInitialiseTaskLists+0x7c>)
 800a51e:	4a05      	ldr	r2, [pc, #20]	@ (800a534 <prvInitialiseTaskLists+0x68>)
 800a520:	601a      	str	r2, [r3, #0]
}
 800a522:	bf00      	nop
 800a524:	3708      	adds	r7, #8
 800a526:	46bd      	mov	sp, r7
 800a528:	bd80      	pop	{r7, pc}
 800a52a:	bf00      	nop
 800a52c:	20000e8c 	.word	0x20000e8c
 800a530:	20000f18 	.word	0x20000f18
 800a534:	20000f2c 	.word	0x20000f2c
 800a538:	20000f48 	.word	0x20000f48
 800a53c:	20000f5c 	.word	0x20000f5c
 800a540:	20000f74 	.word	0x20000f74
 800a544:	20000f40 	.word	0x20000f40
 800a548:	20000f44 	.word	0x20000f44

0800a54c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a54c:	b580      	push	{r7, lr}
 800a54e:	b082      	sub	sp, #8
 800a550:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a552:	e019      	b.n	800a588 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a554:	f000 fb50 	bl	800abf8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a558:	4b10      	ldr	r3, [pc, #64]	@ (800a59c <prvCheckTasksWaitingTermination+0x50>)
 800a55a:	68db      	ldr	r3, [r3, #12]
 800a55c:	68db      	ldr	r3, [r3, #12]
 800a55e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	3304      	adds	r3, #4
 800a564:	4618      	mov	r0, r3
 800a566:	f7fe ff60 	bl	800942a <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a56a:	4b0d      	ldr	r3, [pc, #52]	@ (800a5a0 <prvCheckTasksWaitingTermination+0x54>)
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	3b01      	subs	r3, #1
 800a570:	4a0b      	ldr	r2, [pc, #44]	@ (800a5a0 <prvCheckTasksWaitingTermination+0x54>)
 800a572:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a574:	4b0b      	ldr	r3, [pc, #44]	@ (800a5a4 <prvCheckTasksWaitingTermination+0x58>)
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	3b01      	subs	r3, #1
 800a57a:	4a0a      	ldr	r2, [pc, #40]	@ (800a5a4 <prvCheckTasksWaitingTermination+0x58>)
 800a57c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a57e:	f000 fb6d 	bl	800ac5c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a582:	6878      	ldr	r0, [r7, #4]
 800a584:	f000 f810 	bl	800a5a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a588:	4b06      	ldr	r3, [pc, #24]	@ (800a5a4 <prvCheckTasksWaitingTermination+0x58>)
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d1e1      	bne.n	800a554 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a590:	bf00      	nop
 800a592:	bf00      	nop
 800a594:	3708      	adds	r7, #8
 800a596:	46bd      	mov	sp, r7
 800a598:	bd80      	pop	{r7, pc}
 800a59a:	bf00      	nop
 800a59c:	20000f5c 	.word	0x20000f5c
 800a5a0:	20000f88 	.word	0x20000f88
 800a5a4:	20000f70 	.word	0x20000f70

0800a5a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b084      	sub	sp, #16
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	334c      	adds	r3, #76	@ 0x4c
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	f001 f90f 	bl	800b7d8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d108      	bne.n	800a5d6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	f000 fd05 	bl	800afd8 <vPortFree>
				vPortFree( pxTCB );
 800a5ce:	6878      	ldr	r0, [r7, #4]
 800a5d0:	f000 fd02 	bl	800afd8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a5d4:	e019      	b.n	800a60a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a5dc:	2b01      	cmp	r3, #1
 800a5de:	d103      	bne.n	800a5e8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a5e0:	6878      	ldr	r0, [r7, #4]
 800a5e2:	f000 fcf9 	bl	800afd8 <vPortFree>
	}
 800a5e6:	e010      	b.n	800a60a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a5ee:	2b02      	cmp	r3, #2
 800a5f0:	d00b      	beq.n	800a60a <prvDeleteTCB+0x62>
	__asm volatile
 800a5f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5f6:	f383 8811 	msr	BASEPRI, r3
 800a5fa:	f3bf 8f6f 	isb	sy
 800a5fe:	f3bf 8f4f 	dsb	sy
 800a602:	60fb      	str	r3, [r7, #12]
}
 800a604:	bf00      	nop
 800a606:	bf00      	nop
 800a608:	e7fd      	b.n	800a606 <prvDeleteTCB+0x5e>
	}
 800a60a:	bf00      	nop
 800a60c:	3710      	adds	r7, #16
 800a60e:	46bd      	mov	sp, r7
 800a610:	bd80      	pop	{r7, pc}
	...

0800a614 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a614:	b480      	push	{r7}
 800a616:	b083      	sub	sp, #12
 800a618:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a61a:	4b0c      	ldr	r3, [pc, #48]	@ (800a64c <prvResetNextTaskUnblockTime+0x38>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d104      	bne.n	800a62e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a624:	4b0a      	ldr	r3, [pc, #40]	@ (800a650 <prvResetNextTaskUnblockTime+0x3c>)
 800a626:	f04f 32ff 	mov.w	r2, #4294967295
 800a62a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a62c:	e008      	b.n	800a640 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a62e:	4b07      	ldr	r3, [pc, #28]	@ (800a64c <prvResetNextTaskUnblockTime+0x38>)
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	68db      	ldr	r3, [r3, #12]
 800a634:	68db      	ldr	r3, [r3, #12]
 800a636:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	685b      	ldr	r3, [r3, #4]
 800a63c:	4a04      	ldr	r2, [pc, #16]	@ (800a650 <prvResetNextTaskUnblockTime+0x3c>)
 800a63e:	6013      	str	r3, [r2, #0]
}
 800a640:	bf00      	nop
 800a642:	370c      	adds	r7, #12
 800a644:	46bd      	mov	sp, r7
 800a646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64a:	4770      	bx	lr
 800a64c:	20000f40 	.word	0x20000f40
 800a650:	20000fa8 	.word	0x20000fa8

0800a654 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a654:	b480      	push	{r7}
 800a656:	b083      	sub	sp, #12
 800a658:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a65a:	4b0b      	ldr	r3, [pc, #44]	@ (800a688 <xTaskGetSchedulerState+0x34>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d102      	bne.n	800a668 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a662:	2301      	movs	r3, #1
 800a664:	607b      	str	r3, [r7, #4]
 800a666:	e008      	b.n	800a67a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a668:	4b08      	ldr	r3, [pc, #32]	@ (800a68c <xTaskGetSchedulerState+0x38>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d102      	bne.n	800a676 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a670:	2302      	movs	r3, #2
 800a672:	607b      	str	r3, [r7, #4]
 800a674:	e001      	b.n	800a67a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a676:	2300      	movs	r3, #0
 800a678:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a67a:	687b      	ldr	r3, [r7, #4]
	}
 800a67c:	4618      	mov	r0, r3
 800a67e:	370c      	adds	r7, #12
 800a680:	46bd      	mov	sp, r7
 800a682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a686:	4770      	bx	lr
 800a688:	20000f94 	.word	0x20000f94
 800a68c:	20000fb0 	.word	0x20000fb0

0800a690 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a690:	b580      	push	{r7, lr}
 800a692:	b084      	sub	sp, #16
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a69c:	2300      	movs	r3, #0
 800a69e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d05e      	beq.n	800a764 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a6a6:	68bb      	ldr	r3, [r7, #8]
 800a6a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6aa:	4b31      	ldr	r3, [pc, #196]	@ (800a770 <xTaskPriorityInherit+0xe0>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6b0:	429a      	cmp	r2, r3
 800a6b2:	d24e      	bcs.n	800a752 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a6b4:	68bb      	ldr	r3, [r7, #8]
 800a6b6:	699b      	ldr	r3, [r3, #24]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	db06      	blt.n	800a6ca <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6bc:	4b2c      	ldr	r3, [pc, #176]	@ (800a770 <xTaskPriorityInherit+0xe0>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6c2:	f1c3 0207 	rsb	r2, r3, #7
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a6ca:	68bb      	ldr	r3, [r7, #8]
 800a6cc:	6959      	ldr	r1, [r3, #20]
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6d2:	4613      	mov	r3, r2
 800a6d4:	009b      	lsls	r3, r3, #2
 800a6d6:	4413      	add	r3, r2
 800a6d8:	009b      	lsls	r3, r3, #2
 800a6da:	4a26      	ldr	r2, [pc, #152]	@ (800a774 <xTaskPriorityInherit+0xe4>)
 800a6dc:	4413      	add	r3, r2
 800a6de:	4299      	cmp	r1, r3
 800a6e0:	d12f      	bne.n	800a742 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a6e2:	68bb      	ldr	r3, [r7, #8]
 800a6e4:	3304      	adds	r3, #4
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f7fe fe9f 	bl	800942a <uxListRemove>
 800a6ec:	4603      	mov	r3, r0
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d10a      	bne.n	800a708 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800a6f2:	68bb      	ldr	r3, [r7, #8]
 800a6f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	fa02 f303 	lsl.w	r3, r2, r3
 800a6fc:	43da      	mvns	r2, r3
 800a6fe:	4b1e      	ldr	r3, [pc, #120]	@ (800a778 <xTaskPriorityInherit+0xe8>)
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	4013      	ands	r3, r2
 800a704:	4a1c      	ldr	r2, [pc, #112]	@ (800a778 <xTaskPriorityInherit+0xe8>)
 800a706:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a708:	4b19      	ldr	r3, [pc, #100]	@ (800a770 <xTaskPriorityInherit+0xe0>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a70e:	68bb      	ldr	r3, [r7, #8]
 800a710:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a712:	68bb      	ldr	r3, [r7, #8]
 800a714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a716:	2201      	movs	r2, #1
 800a718:	409a      	lsls	r2, r3
 800a71a:	4b17      	ldr	r3, [pc, #92]	@ (800a778 <xTaskPriorityInherit+0xe8>)
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	4313      	orrs	r3, r2
 800a720:	4a15      	ldr	r2, [pc, #84]	@ (800a778 <xTaskPriorityInherit+0xe8>)
 800a722:	6013      	str	r3, [r2, #0]
 800a724:	68bb      	ldr	r3, [r7, #8]
 800a726:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a728:	4613      	mov	r3, r2
 800a72a:	009b      	lsls	r3, r3, #2
 800a72c:	4413      	add	r3, r2
 800a72e:	009b      	lsls	r3, r3, #2
 800a730:	4a10      	ldr	r2, [pc, #64]	@ (800a774 <xTaskPriorityInherit+0xe4>)
 800a732:	441a      	add	r2, r3
 800a734:	68bb      	ldr	r3, [r7, #8]
 800a736:	3304      	adds	r3, #4
 800a738:	4619      	mov	r1, r3
 800a73a:	4610      	mov	r0, r2
 800a73c:	f7fe fe18 	bl	8009370 <vListInsertEnd>
 800a740:	e004      	b.n	800a74c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a742:	4b0b      	ldr	r3, [pc, #44]	@ (800a770 <xTaskPriorityInherit+0xe0>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a74c:	2301      	movs	r3, #1
 800a74e:	60fb      	str	r3, [r7, #12]
 800a750:	e008      	b.n	800a764 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a752:	68bb      	ldr	r3, [r7, #8]
 800a754:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a756:	4b06      	ldr	r3, [pc, #24]	@ (800a770 <xTaskPriorityInherit+0xe0>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a75c:	429a      	cmp	r2, r3
 800a75e:	d201      	bcs.n	800a764 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a760:	2301      	movs	r3, #1
 800a762:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a764:	68fb      	ldr	r3, [r7, #12]
	}
 800a766:	4618      	mov	r0, r3
 800a768:	3710      	adds	r7, #16
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bd80      	pop	{r7, pc}
 800a76e:	bf00      	nop
 800a770:	20000e88 	.word	0x20000e88
 800a774:	20000e8c 	.word	0x20000e8c
 800a778:	20000f90 	.word	0x20000f90

0800a77c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b088      	sub	sp, #32
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
 800a784:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a78a:	2301      	movs	r3, #1
 800a78c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d079      	beq.n	800a888 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a794:	69bb      	ldr	r3, [r7, #24]
 800a796:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d10b      	bne.n	800a7b4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800a79c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7a0:	f383 8811 	msr	BASEPRI, r3
 800a7a4:	f3bf 8f6f 	isb	sy
 800a7a8:	f3bf 8f4f 	dsb	sy
 800a7ac:	60fb      	str	r3, [r7, #12]
}
 800a7ae:	bf00      	nop
 800a7b0:	bf00      	nop
 800a7b2:	e7fd      	b.n	800a7b0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a7b4:	69bb      	ldr	r3, [r7, #24]
 800a7b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7b8:	683a      	ldr	r2, [r7, #0]
 800a7ba:	429a      	cmp	r2, r3
 800a7bc:	d902      	bls.n	800a7c4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	61fb      	str	r3, [r7, #28]
 800a7c2:	e002      	b.n	800a7ca <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a7c4:	69bb      	ldr	r3, [r7, #24]
 800a7c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7c8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a7ca:	69bb      	ldr	r3, [r7, #24]
 800a7cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7ce:	69fa      	ldr	r2, [r7, #28]
 800a7d0:	429a      	cmp	r2, r3
 800a7d2:	d059      	beq.n	800a888 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a7d4:	69bb      	ldr	r3, [r7, #24]
 800a7d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a7d8:	697a      	ldr	r2, [r7, #20]
 800a7da:	429a      	cmp	r2, r3
 800a7dc:	d154      	bne.n	800a888 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a7de:	4b2c      	ldr	r3, [pc, #176]	@ (800a890 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	69ba      	ldr	r2, [r7, #24]
 800a7e4:	429a      	cmp	r2, r3
 800a7e6:	d10b      	bne.n	800a800 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800a7e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ec:	f383 8811 	msr	BASEPRI, r3
 800a7f0:	f3bf 8f6f 	isb	sy
 800a7f4:	f3bf 8f4f 	dsb	sy
 800a7f8:	60bb      	str	r3, [r7, #8]
}
 800a7fa:	bf00      	nop
 800a7fc:	bf00      	nop
 800a7fe:	e7fd      	b.n	800a7fc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a800:	69bb      	ldr	r3, [r7, #24]
 800a802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a804:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a806:	69bb      	ldr	r3, [r7, #24]
 800a808:	69fa      	ldr	r2, [r7, #28]
 800a80a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a80c:	69bb      	ldr	r3, [r7, #24]
 800a80e:	699b      	ldr	r3, [r3, #24]
 800a810:	2b00      	cmp	r3, #0
 800a812:	db04      	blt.n	800a81e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a814:	69fb      	ldr	r3, [r7, #28]
 800a816:	f1c3 0207 	rsb	r2, r3, #7
 800a81a:	69bb      	ldr	r3, [r7, #24]
 800a81c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a81e:	69bb      	ldr	r3, [r7, #24]
 800a820:	6959      	ldr	r1, [r3, #20]
 800a822:	693a      	ldr	r2, [r7, #16]
 800a824:	4613      	mov	r3, r2
 800a826:	009b      	lsls	r3, r3, #2
 800a828:	4413      	add	r3, r2
 800a82a:	009b      	lsls	r3, r3, #2
 800a82c:	4a19      	ldr	r2, [pc, #100]	@ (800a894 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a82e:	4413      	add	r3, r2
 800a830:	4299      	cmp	r1, r3
 800a832:	d129      	bne.n	800a888 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a834:	69bb      	ldr	r3, [r7, #24]
 800a836:	3304      	adds	r3, #4
 800a838:	4618      	mov	r0, r3
 800a83a:	f7fe fdf6 	bl	800942a <uxListRemove>
 800a83e:	4603      	mov	r3, r0
 800a840:	2b00      	cmp	r3, #0
 800a842:	d10a      	bne.n	800a85a <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800a844:	69bb      	ldr	r3, [r7, #24]
 800a846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a848:	2201      	movs	r2, #1
 800a84a:	fa02 f303 	lsl.w	r3, r2, r3
 800a84e:	43da      	mvns	r2, r3
 800a850:	4b11      	ldr	r3, [pc, #68]	@ (800a898 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	4013      	ands	r3, r2
 800a856:	4a10      	ldr	r2, [pc, #64]	@ (800a898 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a858:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a85a:	69bb      	ldr	r3, [r7, #24]
 800a85c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a85e:	2201      	movs	r2, #1
 800a860:	409a      	lsls	r2, r3
 800a862:	4b0d      	ldr	r3, [pc, #52]	@ (800a898 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	4313      	orrs	r3, r2
 800a868:	4a0b      	ldr	r2, [pc, #44]	@ (800a898 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a86a:	6013      	str	r3, [r2, #0]
 800a86c:	69bb      	ldr	r3, [r7, #24]
 800a86e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a870:	4613      	mov	r3, r2
 800a872:	009b      	lsls	r3, r3, #2
 800a874:	4413      	add	r3, r2
 800a876:	009b      	lsls	r3, r3, #2
 800a878:	4a06      	ldr	r2, [pc, #24]	@ (800a894 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a87a:	441a      	add	r2, r3
 800a87c:	69bb      	ldr	r3, [r7, #24]
 800a87e:	3304      	adds	r3, #4
 800a880:	4619      	mov	r1, r3
 800a882:	4610      	mov	r0, r2
 800a884:	f7fe fd74 	bl	8009370 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a888:	bf00      	nop
 800a88a:	3720      	adds	r7, #32
 800a88c:	46bd      	mov	sp, r7
 800a88e:	bd80      	pop	{r7, pc}
 800a890:	20000e88 	.word	0x20000e88
 800a894:	20000e8c 	.word	0x20000e8c
 800a898:	20000f90 	.word	0x20000f90

0800a89c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a89c:	b480      	push	{r7}
 800a89e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a8a0:	4b07      	ldr	r3, [pc, #28]	@ (800a8c0 <pvTaskIncrementMutexHeldCount+0x24>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d004      	beq.n	800a8b2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a8a8:	4b05      	ldr	r3, [pc, #20]	@ (800a8c0 <pvTaskIncrementMutexHeldCount+0x24>)
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a8ae:	3201      	adds	r2, #1
 800a8b0:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800a8b2:	4b03      	ldr	r3, [pc, #12]	@ (800a8c0 <pvTaskIncrementMutexHeldCount+0x24>)
 800a8b4:	681b      	ldr	r3, [r3, #0]
	}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8be:	4770      	bx	lr
 800a8c0:	20000e88 	.word	0x20000e88

0800a8c4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b084      	sub	sp, #16
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
 800a8cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a8ce:	4b29      	ldr	r3, [pc, #164]	@ (800a974 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a8d4:	4b28      	ldr	r3, [pc, #160]	@ (800a978 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	3304      	adds	r3, #4
 800a8da:	4618      	mov	r0, r3
 800a8dc:	f7fe fda5 	bl	800942a <uxListRemove>
 800a8e0:	4603      	mov	r3, r0
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d10b      	bne.n	800a8fe <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a8e6:	4b24      	ldr	r3, [pc, #144]	@ (800a978 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8ec:	2201      	movs	r2, #1
 800a8ee:	fa02 f303 	lsl.w	r3, r2, r3
 800a8f2:	43da      	mvns	r2, r3
 800a8f4:	4b21      	ldr	r3, [pc, #132]	@ (800a97c <prvAddCurrentTaskToDelayedList+0xb8>)
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	4013      	ands	r3, r2
 800a8fa:	4a20      	ldr	r2, [pc, #128]	@ (800a97c <prvAddCurrentTaskToDelayedList+0xb8>)
 800a8fc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a904:	d10a      	bne.n	800a91c <prvAddCurrentTaskToDelayedList+0x58>
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d007      	beq.n	800a91c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a90c:	4b1a      	ldr	r3, [pc, #104]	@ (800a978 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	3304      	adds	r3, #4
 800a912:	4619      	mov	r1, r3
 800a914:	481a      	ldr	r0, [pc, #104]	@ (800a980 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a916:	f7fe fd2b 	bl	8009370 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a91a:	e026      	b.n	800a96a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a91c:	68fa      	ldr	r2, [r7, #12]
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	4413      	add	r3, r2
 800a922:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a924:	4b14      	ldr	r3, [pc, #80]	@ (800a978 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	68ba      	ldr	r2, [r7, #8]
 800a92a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a92c:	68ba      	ldr	r2, [r7, #8]
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	429a      	cmp	r2, r3
 800a932:	d209      	bcs.n	800a948 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a934:	4b13      	ldr	r3, [pc, #76]	@ (800a984 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a936:	681a      	ldr	r2, [r3, #0]
 800a938:	4b0f      	ldr	r3, [pc, #60]	@ (800a978 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	3304      	adds	r3, #4
 800a93e:	4619      	mov	r1, r3
 800a940:	4610      	mov	r0, r2
 800a942:	f7fe fd39 	bl	80093b8 <vListInsert>
}
 800a946:	e010      	b.n	800a96a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a948:	4b0f      	ldr	r3, [pc, #60]	@ (800a988 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a94a:	681a      	ldr	r2, [r3, #0]
 800a94c:	4b0a      	ldr	r3, [pc, #40]	@ (800a978 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	3304      	adds	r3, #4
 800a952:	4619      	mov	r1, r3
 800a954:	4610      	mov	r0, r2
 800a956:	f7fe fd2f 	bl	80093b8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a95a:	4b0c      	ldr	r3, [pc, #48]	@ (800a98c <prvAddCurrentTaskToDelayedList+0xc8>)
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	68ba      	ldr	r2, [r7, #8]
 800a960:	429a      	cmp	r2, r3
 800a962:	d202      	bcs.n	800a96a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a964:	4a09      	ldr	r2, [pc, #36]	@ (800a98c <prvAddCurrentTaskToDelayedList+0xc8>)
 800a966:	68bb      	ldr	r3, [r7, #8]
 800a968:	6013      	str	r3, [r2, #0]
}
 800a96a:	bf00      	nop
 800a96c:	3710      	adds	r7, #16
 800a96e:	46bd      	mov	sp, r7
 800a970:	bd80      	pop	{r7, pc}
 800a972:	bf00      	nop
 800a974:	20000f8c 	.word	0x20000f8c
 800a978:	20000e88 	.word	0x20000e88
 800a97c:	20000f90 	.word	0x20000f90
 800a980:	20000f74 	.word	0x20000f74
 800a984:	20000f44 	.word	0x20000f44
 800a988:	20000f40 	.word	0x20000f40
 800a98c:	20000fa8 	.word	0x20000fa8

0800a990 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a990:	b480      	push	{r7}
 800a992:	b085      	sub	sp, #20
 800a994:	af00      	add	r7, sp, #0
 800a996:	60f8      	str	r0, [r7, #12]
 800a998:	60b9      	str	r1, [r7, #8]
 800a99a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	3b04      	subs	r3, #4
 800a9a0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a9a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	3b04      	subs	r3, #4
 800a9ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a9b0:	68bb      	ldr	r3, [r7, #8]
 800a9b2:	f023 0201 	bic.w	r2, r3, #1
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	3b04      	subs	r3, #4
 800a9be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a9c0:	4a0c      	ldr	r2, [pc, #48]	@ (800a9f4 <pxPortInitialiseStack+0x64>)
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	3b14      	subs	r3, #20
 800a9ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a9cc:	687a      	ldr	r2, [r7, #4]
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	3b04      	subs	r3, #4
 800a9d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	f06f 0202 	mvn.w	r2, #2
 800a9de:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	3b20      	subs	r3, #32
 800a9e4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a9e6:	68fb      	ldr	r3, [r7, #12]
}
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	3714      	adds	r7, #20
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f2:	4770      	bx	lr
 800a9f4:	0800a9f9 	.word	0x0800a9f9

0800a9f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a9f8:	b480      	push	{r7}
 800a9fa:	b085      	sub	sp, #20
 800a9fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a9fe:	2300      	movs	r3, #0
 800aa00:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800aa02:	4b13      	ldr	r3, [pc, #76]	@ (800aa50 <prvTaskExitError+0x58>)
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa0a:	d00b      	beq.n	800aa24 <prvTaskExitError+0x2c>
	__asm volatile
 800aa0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa10:	f383 8811 	msr	BASEPRI, r3
 800aa14:	f3bf 8f6f 	isb	sy
 800aa18:	f3bf 8f4f 	dsb	sy
 800aa1c:	60fb      	str	r3, [r7, #12]
}
 800aa1e:	bf00      	nop
 800aa20:	bf00      	nop
 800aa22:	e7fd      	b.n	800aa20 <prvTaskExitError+0x28>
	__asm volatile
 800aa24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa28:	f383 8811 	msr	BASEPRI, r3
 800aa2c:	f3bf 8f6f 	isb	sy
 800aa30:	f3bf 8f4f 	dsb	sy
 800aa34:	60bb      	str	r3, [r7, #8]
}
 800aa36:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800aa38:	bf00      	nop
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d0fc      	beq.n	800aa3a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800aa40:	bf00      	nop
 800aa42:	bf00      	nop
 800aa44:	3714      	adds	r7, #20
 800aa46:	46bd      	mov	sp, r7
 800aa48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa4c:	4770      	bx	lr
 800aa4e:	bf00      	nop
 800aa50:	2000000c 	.word	0x2000000c
	...

0800aa60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800aa60:	4b07      	ldr	r3, [pc, #28]	@ (800aa80 <pxCurrentTCBConst2>)
 800aa62:	6819      	ldr	r1, [r3, #0]
 800aa64:	6808      	ldr	r0, [r1, #0]
 800aa66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa6a:	f380 8809 	msr	PSP, r0
 800aa6e:	f3bf 8f6f 	isb	sy
 800aa72:	f04f 0000 	mov.w	r0, #0
 800aa76:	f380 8811 	msr	BASEPRI, r0
 800aa7a:	4770      	bx	lr
 800aa7c:	f3af 8000 	nop.w

0800aa80 <pxCurrentTCBConst2>:
 800aa80:	20000e88 	.word	0x20000e88
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800aa84:	bf00      	nop
 800aa86:	bf00      	nop

0800aa88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800aa88:	4808      	ldr	r0, [pc, #32]	@ (800aaac <prvPortStartFirstTask+0x24>)
 800aa8a:	6800      	ldr	r0, [r0, #0]
 800aa8c:	6800      	ldr	r0, [r0, #0]
 800aa8e:	f380 8808 	msr	MSP, r0
 800aa92:	f04f 0000 	mov.w	r0, #0
 800aa96:	f380 8814 	msr	CONTROL, r0
 800aa9a:	b662      	cpsie	i
 800aa9c:	b661      	cpsie	f
 800aa9e:	f3bf 8f4f 	dsb	sy
 800aaa2:	f3bf 8f6f 	isb	sy
 800aaa6:	df00      	svc	0
 800aaa8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800aaaa:	bf00      	nop
 800aaac:	e000ed08 	.word	0xe000ed08

0800aab0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b086      	sub	sp, #24
 800aab4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800aab6:	4b47      	ldr	r3, [pc, #284]	@ (800abd4 <xPortStartScheduler+0x124>)
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	4a47      	ldr	r2, [pc, #284]	@ (800abd8 <xPortStartScheduler+0x128>)
 800aabc:	4293      	cmp	r3, r2
 800aabe:	d10b      	bne.n	800aad8 <xPortStartScheduler+0x28>
	__asm volatile
 800aac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aac4:	f383 8811 	msr	BASEPRI, r3
 800aac8:	f3bf 8f6f 	isb	sy
 800aacc:	f3bf 8f4f 	dsb	sy
 800aad0:	60fb      	str	r3, [r7, #12]
}
 800aad2:	bf00      	nop
 800aad4:	bf00      	nop
 800aad6:	e7fd      	b.n	800aad4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800aad8:	4b3e      	ldr	r3, [pc, #248]	@ (800abd4 <xPortStartScheduler+0x124>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	4a3f      	ldr	r2, [pc, #252]	@ (800abdc <xPortStartScheduler+0x12c>)
 800aade:	4293      	cmp	r3, r2
 800aae0:	d10b      	bne.n	800aafa <xPortStartScheduler+0x4a>
	__asm volatile
 800aae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aae6:	f383 8811 	msr	BASEPRI, r3
 800aaea:	f3bf 8f6f 	isb	sy
 800aaee:	f3bf 8f4f 	dsb	sy
 800aaf2:	613b      	str	r3, [r7, #16]
}
 800aaf4:	bf00      	nop
 800aaf6:	bf00      	nop
 800aaf8:	e7fd      	b.n	800aaf6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800aafa:	4b39      	ldr	r3, [pc, #228]	@ (800abe0 <xPortStartScheduler+0x130>)
 800aafc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800aafe:	697b      	ldr	r3, [r7, #20]
 800ab00:	781b      	ldrb	r3, [r3, #0]
 800ab02:	b2db      	uxtb	r3, r3
 800ab04:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ab06:	697b      	ldr	r3, [r7, #20]
 800ab08:	22ff      	movs	r2, #255	@ 0xff
 800ab0a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ab0c:	697b      	ldr	r3, [r7, #20]
 800ab0e:	781b      	ldrb	r3, [r3, #0]
 800ab10:	b2db      	uxtb	r3, r3
 800ab12:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ab14:	78fb      	ldrb	r3, [r7, #3]
 800ab16:	b2db      	uxtb	r3, r3
 800ab18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ab1c:	b2da      	uxtb	r2, r3
 800ab1e:	4b31      	ldr	r3, [pc, #196]	@ (800abe4 <xPortStartScheduler+0x134>)
 800ab20:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ab22:	4b31      	ldr	r3, [pc, #196]	@ (800abe8 <xPortStartScheduler+0x138>)
 800ab24:	2207      	movs	r2, #7
 800ab26:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ab28:	e009      	b.n	800ab3e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800ab2a:	4b2f      	ldr	r3, [pc, #188]	@ (800abe8 <xPortStartScheduler+0x138>)
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	3b01      	subs	r3, #1
 800ab30:	4a2d      	ldr	r2, [pc, #180]	@ (800abe8 <xPortStartScheduler+0x138>)
 800ab32:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ab34:	78fb      	ldrb	r3, [r7, #3]
 800ab36:	b2db      	uxtb	r3, r3
 800ab38:	005b      	lsls	r3, r3, #1
 800ab3a:	b2db      	uxtb	r3, r3
 800ab3c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ab3e:	78fb      	ldrb	r3, [r7, #3]
 800ab40:	b2db      	uxtb	r3, r3
 800ab42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab46:	2b80      	cmp	r3, #128	@ 0x80
 800ab48:	d0ef      	beq.n	800ab2a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ab4a:	4b27      	ldr	r3, [pc, #156]	@ (800abe8 <xPortStartScheduler+0x138>)
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f1c3 0307 	rsb	r3, r3, #7
 800ab52:	2b04      	cmp	r3, #4
 800ab54:	d00b      	beq.n	800ab6e <xPortStartScheduler+0xbe>
	__asm volatile
 800ab56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab5a:	f383 8811 	msr	BASEPRI, r3
 800ab5e:	f3bf 8f6f 	isb	sy
 800ab62:	f3bf 8f4f 	dsb	sy
 800ab66:	60bb      	str	r3, [r7, #8]
}
 800ab68:	bf00      	nop
 800ab6a:	bf00      	nop
 800ab6c:	e7fd      	b.n	800ab6a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ab6e:	4b1e      	ldr	r3, [pc, #120]	@ (800abe8 <xPortStartScheduler+0x138>)
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	021b      	lsls	r3, r3, #8
 800ab74:	4a1c      	ldr	r2, [pc, #112]	@ (800abe8 <xPortStartScheduler+0x138>)
 800ab76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ab78:	4b1b      	ldr	r3, [pc, #108]	@ (800abe8 <xPortStartScheduler+0x138>)
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ab80:	4a19      	ldr	r2, [pc, #100]	@ (800abe8 <xPortStartScheduler+0x138>)
 800ab82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	b2da      	uxtb	r2, r3
 800ab88:	697b      	ldr	r3, [r7, #20]
 800ab8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ab8c:	4b17      	ldr	r3, [pc, #92]	@ (800abec <xPortStartScheduler+0x13c>)
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	4a16      	ldr	r2, [pc, #88]	@ (800abec <xPortStartScheduler+0x13c>)
 800ab92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ab96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ab98:	4b14      	ldr	r3, [pc, #80]	@ (800abec <xPortStartScheduler+0x13c>)
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	4a13      	ldr	r2, [pc, #76]	@ (800abec <xPortStartScheduler+0x13c>)
 800ab9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800aba2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800aba4:	f000 f8da 	bl	800ad5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800aba8:	4b11      	ldr	r3, [pc, #68]	@ (800abf0 <xPortStartScheduler+0x140>)
 800abaa:	2200      	movs	r2, #0
 800abac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800abae:	f000 f8f9 	bl	800ada4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800abb2:	4b10      	ldr	r3, [pc, #64]	@ (800abf4 <xPortStartScheduler+0x144>)
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	4a0f      	ldr	r2, [pc, #60]	@ (800abf4 <xPortStartScheduler+0x144>)
 800abb8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800abbc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800abbe:	f7ff ff63 	bl	800aa88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800abc2:	f7ff faf7 	bl	800a1b4 <vTaskSwitchContext>
	prvTaskExitError();
 800abc6:	f7ff ff17 	bl	800a9f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800abca:	2300      	movs	r3, #0
}
 800abcc:	4618      	mov	r0, r3
 800abce:	3718      	adds	r7, #24
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}
 800abd4:	e000ed00 	.word	0xe000ed00
 800abd8:	410fc271 	.word	0x410fc271
 800abdc:	410fc270 	.word	0x410fc270
 800abe0:	e000e400 	.word	0xe000e400
 800abe4:	20000fb4 	.word	0x20000fb4
 800abe8:	20000fb8 	.word	0x20000fb8
 800abec:	e000ed20 	.word	0xe000ed20
 800abf0:	2000000c 	.word	0x2000000c
 800abf4:	e000ef34 	.word	0xe000ef34

0800abf8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800abf8:	b480      	push	{r7}
 800abfa:	b083      	sub	sp, #12
 800abfc:	af00      	add	r7, sp, #0
	__asm volatile
 800abfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac02:	f383 8811 	msr	BASEPRI, r3
 800ac06:	f3bf 8f6f 	isb	sy
 800ac0a:	f3bf 8f4f 	dsb	sy
 800ac0e:	607b      	str	r3, [r7, #4]
}
 800ac10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ac12:	4b10      	ldr	r3, [pc, #64]	@ (800ac54 <vPortEnterCritical+0x5c>)
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	3301      	adds	r3, #1
 800ac18:	4a0e      	ldr	r2, [pc, #56]	@ (800ac54 <vPortEnterCritical+0x5c>)
 800ac1a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ac1c:	4b0d      	ldr	r3, [pc, #52]	@ (800ac54 <vPortEnterCritical+0x5c>)
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	2b01      	cmp	r3, #1
 800ac22:	d110      	bne.n	800ac46 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ac24:	4b0c      	ldr	r3, [pc, #48]	@ (800ac58 <vPortEnterCritical+0x60>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	b2db      	uxtb	r3, r3
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d00b      	beq.n	800ac46 <vPortEnterCritical+0x4e>
	__asm volatile
 800ac2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac32:	f383 8811 	msr	BASEPRI, r3
 800ac36:	f3bf 8f6f 	isb	sy
 800ac3a:	f3bf 8f4f 	dsb	sy
 800ac3e:	603b      	str	r3, [r7, #0]
}
 800ac40:	bf00      	nop
 800ac42:	bf00      	nop
 800ac44:	e7fd      	b.n	800ac42 <vPortEnterCritical+0x4a>
	}
}
 800ac46:	bf00      	nop
 800ac48:	370c      	adds	r7, #12
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac50:	4770      	bx	lr
 800ac52:	bf00      	nop
 800ac54:	2000000c 	.word	0x2000000c
 800ac58:	e000ed04 	.word	0xe000ed04

0800ac5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ac5c:	b480      	push	{r7}
 800ac5e:	b083      	sub	sp, #12
 800ac60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ac62:	4b12      	ldr	r3, [pc, #72]	@ (800acac <vPortExitCritical+0x50>)
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d10b      	bne.n	800ac82 <vPortExitCritical+0x26>
	__asm volatile
 800ac6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac6e:	f383 8811 	msr	BASEPRI, r3
 800ac72:	f3bf 8f6f 	isb	sy
 800ac76:	f3bf 8f4f 	dsb	sy
 800ac7a:	607b      	str	r3, [r7, #4]
}
 800ac7c:	bf00      	nop
 800ac7e:	bf00      	nop
 800ac80:	e7fd      	b.n	800ac7e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ac82:	4b0a      	ldr	r3, [pc, #40]	@ (800acac <vPortExitCritical+0x50>)
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	3b01      	subs	r3, #1
 800ac88:	4a08      	ldr	r2, [pc, #32]	@ (800acac <vPortExitCritical+0x50>)
 800ac8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ac8c:	4b07      	ldr	r3, [pc, #28]	@ (800acac <vPortExitCritical+0x50>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d105      	bne.n	800aca0 <vPortExitCritical+0x44>
 800ac94:	2300      	movs	r3, #0
 800ac96:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	f383 8811 	msr	BASEPRI, r3
}
 800ac9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800aca0:	bf00      	nop
 800aca2:	370c      	adds	r7, #12
 800aca4:	46bd      	mov	sp, r7
 800aca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acaa:	4770      	bx	lr
 800acac:	2000000c 	.word	0x2000000c

0800acb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800acb0:	f3ef 8009 	mrs	r0, PSP
 800acb4:	f3bf 8f6f 	isb	sy
 800acb8:	4b15      	ldr	r3, [pc, #84]	@ (800ad10 <pxCurrentTCBConst>)
 800acba:	681a      	ldr	r2, [r3, #0]
 800acbc:	f01e 0f10 	tst.w	lr, #16
 800acc0:	bf08      	it	eq
 800acc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800acc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acca:	6010      	str	r0, [r2, #0]
 800accc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800acd0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800acd4:	f380 8811 	msr	BASEPRI, r0
 800acd8:	f3bf 8f4f 	dsb	sy
 800acdc:	f3bf 8f6f 	isb	sy
 800ace0:	f7ff fa68 	bl	800a1b4 <vTaskSwitchContext>
 800ace4:	f04f 0000 	mov.w	r0, #0
 800ace8:	f380 8811 	msr	BASEPRI, r0
 800acec:	bc09      	pop	{r0, r3}
 800acee:	6819      	ldr	r1, [r3, #0]
 800acf0:	6808      	ldr	r0, [r1, #0]
 800acf2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acf6:	f01e 0f10 	tst.w	lr, #16
 800acfa:	bf08      	it	eq
 800acfc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ad00:	f380 8809 	msr	PSP, r0
 800ad04:	f3bf 8f6f 	isb	sy
 800ad08:	4770      	bx	lr
 800ad0a:	bf00      	nop
 800ad0c:	f3af 8000 	nop.w

0800ad10 <pxCurrentTCBConst>:
 800ad10:	20000e88 	.word	0x20000e88
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ad14:	bf00      	nop
 800ad16:	bf00      	nop

0800ad18 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ad18:	b580      	push	{r7, lr}
 800ad1a:	b082      	sub	sp, #8
 800ad1c:	af00      	add	r7, sp, #0
	__asm volatile
 800ad1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad22:	f383 8811 	msr	BASEPRI, r3
 800ad26:	f3bf 8f6f 	isb	sy
 800ad2a:	f3bf 8f4f 	dsb	sy
 800ad2e:	607b      	str	r3, [r7, #4]
}
 800ad30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ad32:	f7ff f985 	bl	800a040 <xTaskIncrementTick>
 800ad36:	4603      	mov	r3, r0
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d003      	beq.n	800ad44 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ad3c:	4b06      	ldr	r3, [pc, #24]	@ (800ad58 <SysTick_Handler+0x40>)
 800ad3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad42:	601a      	str	r2, [r3, #0]
 800ad44:	2300      	movs	r3, #0
 800ad46:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	f383 8811 	msr	BASEPRI, r3
}
 800ad4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ad50:	bf00      	nop
 800ad52:	3708      	adds	r7, #8
 800ad54:	46bd      	mov	sp, r7
 800ad56:	bd80      	pop	{r7, pc}
 800ad58:	e000ed04 	.word	0xe000ed04

0800ad5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ad5c:	b480      	push	{r7}
 800ad5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ad60:	4b0b      	ldr	r3, [pc, #44]	@ (800ad90 <vPortSetupTimerInterrupt+0x34>)
 800ad62:	2200      	movs	r2, #0
 800ad64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ad66:	4b0b      	ldr	r3, [pc, #44]	@ (800ad94 <vPortSetupTimerInterrupt+0x38>)
 800ad68:	2200      	movs	r2, #0
 800ad6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ad6c:	4b0a      	ldr	r3, [pc, #40]	@ (800ad98 <vPortSetupTimerInterrupt+0x3c>)
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	4a0a      	ldr	r2, [pc, #40]	@ (800ad9c <vPortSetupTimerInterrupt+0x40>)
 800ad72:	fba2 2303 	umull	r2, r3, r2, r3
 800ad76:	099b      	lsrs	r3, r3, #6
 800ad78:	4a09      	ldr	r2, [pc, #36]	@ (800ada0 <vPortSetupTimerInterrupt+0x44>)
 800ad7a:	3b01      	subs	r3, #1
 800ad7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ad7e:	4b04      	ldr	r3, [pc, #16]	@ (800ad90 <vPortSetupTimerInterrupt+0x34>)
 800ad80:	2207      	movs	r2, #7
 800ad82:	601a      	str	r2, [r3, #0]
}
 800ad84:	bf00      	nop
 800ad86:	46bd      	mov	sp, r7
 800ad88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad8c:	4770      	bx	lr
 800ad8e:	bf00      	nop
 800ad90:	e000e010 	.word	0xe000e010
 800ad94:	e000e018 	.word	0xe000e018
 800ad98:	20000000 	.word	0x20000000
 800ad9c:	10624dd3 	.word	0x10624dd3
 800ada0:	e000e014 	.word	0xe000e014

0800ada4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ada4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800adb4 <vPortEnableVFP+0x10>
 800ada8:	6801      	ldr	r1, [r0, #0]
 800adaa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800adae:	6001      	str	r1, [r0, #0]
 800adb0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800adb2:	bf00      	nop
 800adb4:	e000ed88 	.word	0xe000ed88

0800adb8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800adb8:	b480      	push	{r7}
 800adba:	b085      	sub	sp, #20
 800adbc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800adbe:	f3ef 8305 	mrs	r3, IPSR
 800adc2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	2b0f      	cmp	r3, #15
 800adc8:	d915      	bls.n	800adf6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800adca:	4a18      	ldr	r2, [pc, #96]	@ (800ae2c <vPortValidateInterruptPriority+0x74>)
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	4413      	add	r3, r2
 800add0:	781b      	ldrb	r3, [r3, #0]
 800add2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800add4:	4b16      	ldr	r3, [pc, #88]	@ (800ae30 <vPortValidateInterruptPriority+0x78>)
 800add6:	781b      	ldrb	r3, [r3, #0]
 800add8:	7afa      	ldrb	r2, [r7, #11]
 800adda:	429a      	cmp	r2, r3
 800addc:	d20b      	bcs.n	800adf6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800adde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ade2:	f383 8811 	msr	BASEPRI, r3
 800ade6:	f3bf 8f6f 	isb	sy
 800adea:	f3bf 8f4f 	dsb	sy
 800adee:	607b      	str	r3, [r7, #4]
}
 800adf0:	bf00      	nop
 800adf2:	bf00      	nop
 800adf4:	e7fd      	b.n	800adf2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800adf6:	4b0f      	ldr	r3, [pc, #60]	@ (800ae34 <vPortValidateInterruptPriority+0x7c>)
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800adfe:	4b0e      	ldr	r3, [pc, #56]	@ (800ae38 <vPortValidateInterruptPriority+0x80>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	429a      	cmp	r2, r3
 800ae04:	d90b      	bls.n	800ae1e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ae06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae0a:	f383 8811 	msr	BASEPRI, r3
 800ae0e:	f3bf 8f6f 	isb	sy
 800ae12:	f3bf 8f4f 	dsb	sy
 800ae16:	603b      	str	r3, [r7, #0]
}
 800ae18:	bf00      	nop
 800ae1a:	bf00      	nop
 800ae1c:	e7fd      	b.n	800ae1a <vPortValidateInterruptPriority+0x62>
	}
 800ae1e:	bf00      	nop
 800ae20:	3714      	adds	r7, #20
 800ae22:	46bd      	mov	sp, r7
 800ae24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae28:	4770      	bx	lr
 800ae2a:	bf00      	nop
 800ae2c:	e000e3f0 	.word	0xe000e3f0
 800ae30:	20000fb4 	.word	0x20000fb4
 800ae34:	e000ed0c 	.word	0xe000ed0c
 800ae38:	20000fb8 	.word	0x20000fb8

0800ae3c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b08a      	sub	sp, #40	@ 0x28
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ae44:	2300      	movs	r3, #0
 800ae46:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ae48:	f7ff f84e 	bl	8009ee8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ae4c:	4b5c      	ldr	r3, [pc, #368]	@ (800afc0 <pvPortMalloc+0x184>)
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d101      	bne.n	800ae58 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ae54:	f000 f924 	bl	800b0a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ae58:	4b5a      	ldr	r3, [pc, #360]	@ (800afc4 <pvPortMalloc+0x188>)
 800ae5a:	681a      	ldr	r2, [r3, #0]
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	4013      	ands	r3, r2
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	f040 8095 	bne.w	800af90 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d01e      	beq.n	800aeaa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ae6c:	2208      	movs	r2, #8
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	4413      	add	r3, r2
 800ae72:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	f003 0307 	and.w	r3, r3, #7
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d015      	beq.n	800aeaa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	f023 0307 	bic.w	r3, r3, #7
 800ae84:	3308      	adds	r3, #8
 800ae86:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f003 0307 	and.w	r3, r3, #7
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d00b      	beq.n	800aeaa <pvPortMalloc+0x6e>
	__asm volatile
 800ae92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae96:	f383 8811 	msr	BASEPRI, r3
 800ae9a:	f3bf 8f6f 	isb	sy
 800ae9e:	f3bf 8f4f 	dsb	sy
 800aea2:	617b      	str	r3, [r7, #20]
}
 800aea4:	bf00      	nop
 800aea6:	bf00      	nop
 800aea8:	e7fd      	b.n	800aea6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d06f      	beq.n	800af90 <pvPortMalloc+0x154>
 800aeb0:	4b45      	ldr	r3, [pc, #276]	@ (800afc8 <pvPortMalloc+0x18c>)
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	687a      	ldr	r2, [r7, #4]
 800aeb6:	429a      	cmp	r2, r3
 800aeb8:	d86a      	bhi.n	800af90 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800aeba:	4b44      	ldr	r3, [pc, #272]	@ (800afcc <pvPortMalloc+0x190>)
 800aebc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800aebe:	4b43      	ldr	r3, [pc, #268]	@ (800afcc <pvPortMalloc+0x190>)
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aec4:	e004      	b.n	800aed0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800aec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aec8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800aeca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aed2:	685b      	ldr	r3, [r3, #4]
 800aed4:	687a      	ldr	r2, [r7, #4]
 800aed6:	429a      	cmp	r2, r3
 800aed8:	d903      	bls.n	800aee2 <pvPortMalloc+0xa6>
 800aeda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d1f1      	bne.n	800aec6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800aee2:	4b37      	ldr	r3, [pc, #220]	@ (800afc0 <pvPortMalloc+0x184>)
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aee8:	429a      	cmp	r2, r3
 800aeea:	d051      	beq.n	800af90 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800aeec:	6a3b      	ldr	r3, [r7, #32]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	2208      	movs	r2, #8
 800aef2:	4413      	add	r3, r2
 800aef4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800aef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aef8:	681a      	ldr	r2, [r3, #0]
 800aefa:	6a3b      	ldr	r3, [r7, #32]
 800aefc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800aefe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af00:	685a      	ldr	r2, [r3, #4]
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	1ad2      	subs	r2, r2, r3
 800af06:	2308      	movs	r3, #8
 800af08:	005b      	lsls	r3, r3, #1
 800af0a:	429a      	cmp	r2, r3
 800af0c:	d920      	bls.n	800af50 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800af0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	4413      	add	r3, r2
 800af14:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800af16:	69bb      	ldr	r3, [r7, #24]
 800af18:	f003 0307 	and.w	r3, r3, #7
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d00b      	beq.n	800af38 <pvPortMalloc+0xfc>
	__asm volatile
 800af20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af24:	f383 8811 	msr	BASEPRI, r3
 800af28:	f3bf 8f6f 	isb	sy
 800af2c:	f3bf 8f4f 	dsb	sy
 800af30:	613b      	str	r3, [r7, #16]
}
 800af32:	bf00      	nop
 800af34:	bf00      	nop
 800af36:	e7fd      	b.n	800af34 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800af38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af3a:	685a      	ldr	r2, [r3, #4]
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	1ad2      	subs	r2, r2, r3
 800af40:	69bb      	ldr	r3, [r7, #24]
 800af42:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800af44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af46:	687a      	ldr	r2, [r7, #4]
 800af48:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800af4a:	69b8      	ldr	r0, [r7, #24]
 800af4c:	f000 f90a 	bl	800b164 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800af50:	4b1d      	ldr	r3, [pc, #116]	@ (800afc8 <pvPortMalloc+0x18c>)
 800af52:	681a      	ldr	r2, [r3, #0]
 800af54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af56:	685b      	ldr	r3, [r3, #4]
 800af58:	1ad3      	subs	r3, r2, r3
 800af5a:	4a1b      	ldr	r2, [pc, #108]	@ (800afc8 <pvPortMalloc+0x18c>)
 800af5c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800af5e:	4b1a      	ldr	r3, [pc, #104]	@ (800afc8 <pvPortMalloc+0x18c>)
 800af60:	681a      	ldr	r2, [r3, #0]
 800af62:	4b1b      	ldr	r3, [pc, #108]	@ (800afd0 <pvPortMalloc+0x194>)
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	429a      	cmp	r2, r3
 800af68:	d203      	bcs.n	800af72 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800af6a:	4b17      	ldr	r3, [pc, #92]	@ (800afc8 <pvPortMalloc+0x18c>)
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	4a18      	ldr	r2, [pc, #96]	@ (800afd0 <pvPortMalloc+0x194>)
 800af70:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800af72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af74:	685a      	ldr	r2, [r3, #4]
 800af76:	4b13      	ldr	r3, [pc, #76]	@ (800afc4 <pvPortMalloc+0x188>)
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	431a      	orrs	r2, r3
 800af7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af7e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800af80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af82:	2200      	movs	r2, #0
 800af84:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800af86:	4b13      	ldr	r3, [pc, #76]	@ (800afd4 <pvPortMalloc+0x198>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	3301      	adds	r3, #1
 800af8c:	4a11      	ldr	r2, [pc, #68]	@ (800afd4 <pvPortMalloc+0x198>)
 800af8e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800af90:	f7fe ffb8 	bl	8009f04 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800af94:	69fb      	ldr	r3, [r7, #28]
 800af96:	f003 0307 	and.w	r3, r3, #7
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d00b      	beq.n	800afb6 <pvPortMalloc+0x17a>
	__asm volatile
 800af9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afa2:	f383 8811 	msr	BASEPRI, r3
 800afa6:	f3bf 8f6f 	isb	sy
 800afaa:	f3bf 8f4f 	dsb	sy
 800afae:	60fb      	str	r3, [r7, #12]
}
 800afb0:	bf00      	nop
 800afb2:	bf00      	nop
 800afb4:	e7fd      	b.n	800afb2 <pvPortMalloc+0x176>
	return pvReturn;
 800afb6:	69fb      	ldr	r3, [r7, #28]
}
 800afb8:	4618      	mov	r0, r3
 800afba:	3728      	adds	r7, #40	@ 0x28
 800afbc:	46bd      	mov	sp, r7
 800afbe:	bd80      	pop	{r7, pc}
 800afc0:	20005de4 	.word	0x20005de4
 800afc4:	20005df8 	.word	0x20005df8
 800afc8:	20005de8 	.word	0x20005de8
 800afcc:	20005ddc 	.word	0x20005ddc
 800afd0:	20005dec 	.word	0x20005dec
 800afd4:	20005df0 	.word	0x20005df0

0800afd8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b086      	sub	sp, #24
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d04f      	beq.n	800b08a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800afea:	2308      	movs	r3, #8
 800afec:	425b      	negs	r3, r3
 800afee:	697a      	ldr	r2, [r7, #20]
 800aff0:	4413      	add	r3, r2
 800aff2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800aff4:	697b      	ldr	r3, [r7, #20]
 800aff6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800aff8:	693b      	ldr	r3, [r7, #16]
 800affa:	685a      	ldr	r2, [r3, #4]
 800affc:	4b25      	ldr	r3, [pc, #148]	@ (800b094 <vPortFree+0xbc>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	4013      	ands	r3, r2
 800b002:	2b00      	cmp	r3, #0
 800b004:	d10b      	bne.n	800b01e <vPortFree+0x46>
	__asm volatile
 800b006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b00a:	f383 8811 	msr	BASEPRI, r3
 800b00e:	f3bf 8f6f 	isb	sy
 800b012:	f3bf 8f4f 	dsb	sy
 800b016:	60fb      	str	r3, [r7, #12]
}
 800b018:	bf00      	nop
 800b01a:	bf00      	nop
 800b01c:	e7fd      	b.n	800b01a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b01e:	693b      	ldr	r3, [r7, #16]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d00b      	beq.n	800b03e <vPortFree+0x66>
	__asm volatile
 800b026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b02a:	f383 8811 	msr	BASEPRI, r3
 800b02e:	f3bf 8f6f 	isb	sy
 800b032:	f3bf 8f4f 	dsb	sy
 800b036:	60bb      	str	r3, [r7, #8]
}
 800b038:	bf00      	nop
 800b03a:	bf00      	nop
 800b03c:	e7fd      	b.n	800b03a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b03e:	693b      	ldr	r3, [r7, #16]
 800b040:	685a      	ldr	r2, [r3, #4]
 800b042:	4b14      	ldr	r3, [pc, #80]	@ (800b094 <vPortFree+0xbc>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	4013      	ands	r3, r2
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d01e      	beq.n	800b08a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b04c:	693b      	ldr	r3, [r7, #16]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d11a      	bne.n	800b08a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b054:	693b      	ldr	r3, [r7, #16]
 800b056:	685a      	ldr	r2, [r3, #4]
 800b058:	4b0e      	ldr	r3, [pc, #56]	@ (800b094 <vPortFree+0xbc>)
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	43db      	mvns	r3, r3
 800b05e:	401a      	ands	r2, r3
 800b060:	693b      	ldr	r3, [r7, #16]
 800b062:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b064:	f7fe ff40 	bl	8009ee8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b068:	693b      	ldr	r3, [r7, #16]
 800b06a:	685a      	ldr	r2, [r3, #4]
 800b06c:	4b0a      	ldr	r3, [pc, #40]	@ (800b098 <vPortFree+0xc0>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	4413      	add	r3, r2
 800b072:	4a09      	ldr	r2, [pc, #36]	@ (800b098 <vPortFree+0xc0>)
 800b074:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b076:	6938      	ldr	r0, [r7, #16]
 800b078:	f000 f874 	bl	800b164 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b07c:	4b07      	ldr	r3, [pc, #28]	@ (800b09c <vPortFree+0xc4>)
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	3301      	adds	r3, #1
 800b082:	4a06      	ldr	r2, [pc, #24]	@ (800b09c <vPortFree+0xc4>)
 800b084:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b086:	f7fe ff3d 	bl	8009f04 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b08a:	bf00      	nop
 800b08c:	3718      	adds	r7, #24
 800b08e:	46bd      	mov	sp, r7
 800b090:	bd80      	pop	{r7, pc}
 800b092:	bf00      	nop
 800b094:	20005df8 	.word	0x20005df8
 800b098:	20005de8 	.word	0x20005de8
 800b09c:	20005df4 	.word	0x20005df4

0800b0a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b0a0:	b480      	push	{r7}
 800b0a2:	b085      	sub	sp, #20
 800b0a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b0a6:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800b0aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b0ac:	4b27      	ldr	r3, [pc, #156]	@ (800b14c <prvHeapInit+0xac>)
 800b0ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	f003 0307 	and.w	r3, r3, #7
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d00c      	beq.n	800b0d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	3307      	adds	r3, #7
 800b0be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	f023 0307 	bic.w	r3, r3, #7
 800b0c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b0c8:	68ba      	ldr	r2, [r7, #8]
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	1ad3      	subs	r3, r2, r3
 800b0ce:	4a1f      	ldr	r2, [pc, #124]	@ (800b14c <prvHeapInit+0xac>)
 800b0d0:	4413      	add	r3, r2
 800b0d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b0d8:	4a1d      	ldr	r2, [pc, #116]	@ (800b150 <prvHeapInit+0xb0>)
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b0de:	4b1c      	ldr	r3, [pc, #112]	@ (800b150 <prvHeapInit+0xb0>)
 800b0e0:	2200      	movs	r2, #0
 800b0e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	68ba      	ldr	r2, [r7, #8]
 800b0e8:	4413      	add	r3, r2
 800b0ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b0ec:	2208      	movs	r2, #8
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	1a9b      	subs	r3, r3, r2
 800b0f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	f023 0307 	bic.w	r3, r3, #7
 800b0fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	4a15      	ldr	r2, [pc, #84]	@ (800b154 <prvHeapInit+0xb4>)
 800b100:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b102:	4b14      	ldr	r3, [pc, #80]	@ (800b154 <prvHeapInit+0xb4>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	2200      	movs	r2, #0
 800b108:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b10a:	4b12      	ldr	r3, [pc, #72]	@ (800b154 <prvHeapInit+0xb4>)
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	2200      	movs	r2, #0
 800b110:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b116:	683b      	ldr	r3, [r7, #0]
 800b118:	68fa      	ldr	r2, [r7, #12]
 800b11a:	1ad2      	subs	r2, r2, r3
 800b11c:	683b      	ldr	r3, [r7, #0]
 800b11e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b120:	4b0c      	ldr	r3, [pc, #48]	@ (800b154 <prvHeapInit+0xb4>)
 800b122:	681a      	ldr	r2, [r3, #0]
 800b124:	683b      	ldr	r3, [r7, #0]
 800b126:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	685b      	ldr	r3, [r3, #4]
 800b12c:	4a0a      	ldr	r2, [pc, #40]	@ (800b158 <prvHeapInit+0xb8>)
 800b12e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	685b      	ldr	r3, [r3, #4]
 800b134:	4a09      	ldr	r2, [pc, #36]	@ (800b15c <prvHeapInit+0xbc>)
 800b136:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b138:	4b09      	ldr	r3, [pc, #36]	@ (800b160 <prvHeapInit+0xc0>)
 800b13a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b13e:	601a      	str	r2, [r3, #0]
}
 800b140:	bf00      	nop
 800b142:	3714      	adds	r7, #20
 800b144:	46bd      	mov	sp, r7
 800b146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14a:	4770      	bx	lr
 800b14c:	20000fbc 	.word	0x20000fbc
 800b150:	20005ddc 	.word	0x20005ddc
 800b154:	20005de4 	.word	0x20005de4
 800b158:	20005dec 	.word	0x20005dec
 800b15c:	20005de8 	.word	0x20005de8
 800b160:	20005df8 	.word	0x20005df8

0800b164 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b164:	b480      	push	{r7}
 800b166:	b085      	sub	sp, #20
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b16c:	4b28      	ldr	r3, [pc, #160]	@ (800b210 <prvInsertBlockIntoFreeList+0xac>)
 800b16e:	60fb      	str	r3, [r7, #12]
 800b170:	e002      	b.n	800b178 <prvInsertBlockIntoFreeList+0x14>
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	60fb      	str	r3, [r7, #12]
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	687a      	ldr	r2, [r7, #4]
 800b17e:	429a      	cmp	r2, r3
 800b180:	d8f7      	bhi.n	800b172 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	685b      	ldr	r3, [r3, #4]
 800b18a:	68ba      	ldr	r2, [r7, #8]
 800b18c:	4413      	add	r3, r2
 800b18e:	687a      	ldr	r2, [r7, #4]
 800b190:	429a      	cmp	r2, r3
 800b192:	d108      	bne.n	800b1a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	685a      	ldr	r2, [r3, #4]
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	685b      	ldr	r3, [r3, #4]
 800b19c:	441a      	add	r2, r3
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	685b      	ldr	r3, [r3, #4]
 800b1ae:	68ba      	ldr	r2, [r7, #8]
 800b1b0:	441a      	add	r2, r3
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	429a      	cmp	r2, r3
 800b1b8:	d118      	bne.n	800b1ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	681a      	ldr	r2, [r3, #0]
 800b1be:	4b15      	ldr	r3, [pc, #84]	@ (800b214 <prvInsertBlockIntoFreeList+0xb0>)
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	429a      	cmp	r2, r3
 800b1c4:	d00d      	beq.n	800b1e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	685a      	ldr	r2, [r3, #4]
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	685b      	ldr	r3, [r3, #4]
 800b1d0:	441a      	add	r2, r3
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	681a      	ldr	r2, [r3, #0]
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	601a      	str	r2, [r3, #0]
 800b1e0:	e008      	b.n	800b1f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b1e2:	4b0c      	ldr	r3, [pc, #48]	@ (800b214 <prvInsertBlockIntoFreeList+0xb0>)
 800b1e4:	681a      	ldr	r2, [r3, #0]
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	601a      	str	r2, [r3, #0]
 800b1ea:	e003      	b.n	800b1f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	681a      	ldr	r2, [r3, #0]
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b1f4:	68fa      	ldr	r2, [r7, #12]
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	429a      	cmp	r2, r3
 800b1fa:	d002      	beq.n	800b202 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	687a      	ldr	r2, [r7, #4]
 800b200:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b202:	bf00      	nop
 800b204:	3714      	adds	r7, #20
 800b206:	46bd      	mov	sp, r7
 800b208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20c:	4770      	bx	lr
 800b20e:	bf00      	nop
 800b210:	20005ddc 	.word	0x20005ddc
 800b214:	20005de4 	.word	0x20005de4

0800b218 <atoi>:
 800b218:	220a      	movs	r2, #10
 800b21a:	2100      	movs	r1, #0
 800b21c:	f000 b87a 	b.w	800b314 <strtol>

0800b220 <_strtol_l.isra.0>:
 800b220:	2b24      	cmp	r3, #36	@ 0x24
 800b222:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b226:	4686      	mov	lr, r0
 800b228:	4690      	mov	r8, r2
 800b22a:	d801      	bhi.n	800b230 <_strtol_l.isra.0+0x10>
 800b22c:	2b01      	cmp	r3, #1
 800b22e:	d106      	bne.n	800b23e <_strtol_l.isra.0+0x1e>
 800b230:	f000 fb66 	bl	800b900 <__errno>
 800b234:	2316      	movs	r3, #22
 800b236:	6003      	str	r3, [r0, #0]
 800b238:	2000      	movs	r0, #0
 800b23a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b23e:	4834      	ldr	r0, [pc, #208]	@ (800b310 <_strtol_l.isra.0+0xf0>)
 800b240:	460d      	mov	r5, r1
 800b242:	462a      	mov	r2, r5
 800b244:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b248:	5d06      	ldrb	r6, [r0, r4]
 800b24a:	f016 0608 	ands.w	r6, r6, #8
 800b24e:	d1f8      	bne.n	800b242 <_strtol_l.isra.0+0x22>
 800b250:	2c2d      	cmp	r4, #45	@ 0x2d
 800b252:	d110      	bne.n	800b276 <_strtol_l.isra.0+0x56>
 800b254:	782c      	ldrb	r4, [r5, #0]
 800b256:	2601      	movs	r6, #1
 800b258:	1c95      	adds	r5, r2, #2
 800b25a:	f033 0210 	bics.w	r2, r3, #16
 800b25e:	d115      	bne.n	800b28c <_strtol_l.isra.0+0x6c>
 800b260:	2c30      	cmp	r4, #48	@ 0x30
 800b262:	d10d      	bne.n	800b280 <_strtol_l.isra.0+0x60>
 800b264:	782a      	ldrb	r2, [r5, #0]
 800b266:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b26a:	2a58      	cmp	r2, #88	@ 0x58
 800b26c:	d108      	bne.n	800b280 <_strtol_l.isra.0+0x60>
 800b26e:	786c      	ldrb	r4, [r5, #1]
 800b270:	3502      	adds	r5, #2
 800b272:	2310      	movs	r3, #16
 800b274:	e00a      	b.n	800b28c <_strtol_l.isra.0+0x6c>
 800b276:	2c2b      	cmp	r4, #43	@ 0x2b
 800b278:	bf04      	itt	eq
 800b27a:	782c      	ldrbeq	r4, [r5, #0]
 800b27c:	1c95      	addeq	r5, r2, #2
 800b27e:	e7ec      	b.n	800b25a <_strtol_l.isra.0+0x3a>
 800b280:	2b00      	cmp	r3, #0
 800b282:	d1f6      	bne.n	800b272 <_strtol_l.isra.0+0x52>
 800b284:	2c30      	cmp	r4, #48	@ 0x30
 800b286:	bf14      	ite	ne
 800b288:	230a      	movne	r3, #10
 800b28a:	2308      	moveq	r3, #8
 800b28c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b290:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b294:	2200      	movs	r2, #0
 800b296:	fbbc f9f3 	udiv	r9, ip, r3
 800b29a:	4610      	mov	r0, r2
 800b29c:	fb03 ca19 	mls	sl, r3, r9, ip
 800b2a0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b2a4:	2f09      	cmp	r7, #9
 800b2a6:	d80f      	bhi.n	800b2c8 <_strtol_l.isra.0+0xa8>
 800b2a8:	463c      	mov	r4, r7
 800b2aa:	42a3      	cmp	r3, r4
 800b2ac:	dd1b      	ble.n	800b2e6 <_strtol_l.isra.0+0xc6>
 800b2ae:	1c57      	adds	r7, r2, #1
 800b2b0:	d007      	beq.n	800b2c2 <_strtol_l.isra.0+0xa2>
 800b2b2:	4581      	cmp	r9, r0
 800b2b4:	d314      	bcc.n	800b2e0 <_strtol_l.isra.0+0xc0>
 800b2b6:	d101      	bne.n	800b2bc <_strtol_l.isra.0+0x9c>
 800b2b8:	45a2      	cmp	sl, r4
 800b2ba:	db11      	blt.n	800b2e0 <_strtol_l.isra.0+0xc0>
 800b2bc:	fb00 4003 	mla	r0, r0, r3, r4
 800b2c0:	2201      	movs	r2, #1
 800b2c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b2c6:	e7eb      	b.n	800b2a0 <_strtol_l.isra.0+0x80>
 800b2c8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b2cc:	2f19      	cmp	r7, #25
 800b2ce:	d801      	bhi.n	800b2d4 <_strtol_l.isra.0+0xb4>
 800b2d0:	3c37      	subs	r4, #55	@ 0x37
 800b2d2:	e7ea      	b.n	800b2aa <_strtol_l.isra.0+0x8a>
 800b2d4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b2d8:	2f19      	cmp	r7, #25
 800b2da:	d804      	bhi.n	800b2e6 <_strtol_l.isra.0+0xc6>
 800b2dc:	3c57      	subs	r4, #87	@ 0x57
 800b2de:	e7e4      	b.n	800b2aa <_strtol_l.isra.0+0x8a>
 800b2e0:	f04f 32ff 	mov.w	r2, #4294967295
 800b2e4:	e7ed      	b.n	800b2c2 <_strtol_l.isra.0+0xa2>
 800b2e6:	1c53      	adds	r3, r2, #1
 800b2e8:	d108      	bne.n	800b2fc <_strtol_l.isra.0+0xdc>
 800b2ea:	2322      	movs	r3, #34	@ 0x22
 800b2ec:	f8ce 3000 	str.w	r3, [lr]
 800b2f0:	4660      	mov	r0, ip
 800b2f2:	f1b8 0f00 	cmp.w	r8, #0
 800b2f6:	d0a0      	beq.n	800b23a <_strtol_l.isra.0+0x1a>
 800b2f8:	1e69      	subs	r1, r5, #1
 800b2fa:	e006      	b.n	800b30a <_strtol_l.isra.0+0xea>
 800b2fc:	b106      	cbz	r6, 800b300 <_strtol_l.isra.0+0xe0>
 800b2fe:	4240      	negs	r0, r0
 800b300:	f1b8 0f00 	cmp.w	r8, #0
 800b304:	d099      	beq.n	800b23a <_strtol_l.isra.0+0x1a>
 800b306:	2a00      	cmp	r2, #0
 800b308:	d1f6      	bne.n	800b2f8 <_strtol_l.isra.0+0xd8>
 800b30a:	f8c8 1000 	str.w	r1, [r8]
 800b30e:	e794      	b.n	800b23a <_strtol_l.isra.0+0x1a>
 800b310:	0800cc55 	.word	0x0800cc55

0800b314 <strtol>:
 800b314:	4613      	mov	r3, r2
 800b316:	460a      	mov	r2, r1
 800b318:	4601      	mov	r1, r0
 800b31a:	4802      	ldr	r0, [pc, #8]	@ (800b324 <strtol+0x10>)
 800b31c:	6800      	ldr	r0, [r0, #0]
 800b31e:	f7ff bf7f 	b.w	800b220 <_strtol_l.isra.0>
 800b322:	bf00      	nop
 800b324:	2000001c 	.word	0x2000001c

0800b328 <std>:
 800b328:	2300      	movs	r3, #0
 800b32a:	b510      	push	{r4, lr}
 800b32c:	4604      	mov	r4, r0
 800b32e:	e9c0 3300 	strd	r3, r3, [r0]
 800b332:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b336:	6083      	str	r3, [r0, #8]
 800b338:	8181      	strh	r1, [r0, #12]
 800b33a:	6643      	str	r3, [r0, #100]	@ 0x64
 800b33c:	81c2      	strh	r2, [r0, #14]
 800b33e:	6183      	str	r3, [r0, #24]
 800b340:	4619      	mov	r1, r3
 800b342:	2208      	movs	r2, #8
 800b344:	305c      	adds	r0, #92	@ 0x5c
 800b346:	f000 fa2f 	bl	800b7a8 <memset>
 800b34a:	4b0d      	ldr	r3, [pc, #52]	@ (800b380 <std+0x58>)
 800b34c:	6263      	str	r3, [r4, #36]	@ 0x24
 800b34e:	4b0d      	ldr	r3, [pc, #52]	@ (800b384 <std+0x5c>)
 800b350:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b352:	4b0d      	ldr	r3, [pc, #52]	@ (800b388 <std+0x60>)
 800b354:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b356:	4b0d      	ldr	r3, [pc, #52]	@ (800b38c <std+0x64>)
 800b358:	6323      	str	r3, [r4, #48]	@ 0x30
 800b35a:	4b0d      	ldr	r3, [pc, #52]	@ (800b390 <std+0x68>)
 800b35c:	6224      	str	r4, [r4, #32]
 800b35e:	429c      	cmp	r4, r3
 800b360:	d006      	beq.n	800b370 <std+0x48>
 800b362:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b366:	4294      	cmp	r4, r2
 800b368:	d002      	beq.n	800b370 <std+0x48>
 800b36a:	33d0      	adds	r3, #208	@ 0xd0
 800b36c:	429c      	cmp	r4, r3
 800b36e:	d105      	bne.n	800b37c <std+0x54>
 800b370:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b378:	f000 baec 	b.w	800b954 <__retarget_lock_init_recursive>
 800b37c:	bd10      	pop	{r4, pc}
 800b37e:	bf00      	nop
 800b380:	0800b5f9 	.word	0x0800b5f9
 800b384:	0800b61b 	.word	0x0800b61b
 800b388:	0800b653 	.word	0x0800b653
 800b38c:	0800b677 	.word	0x0800b677
 800b390:	20005dfc 	.word	0x20005dfc

0800b394 <stdio_exit_handler>:
 800b394:	4a02      	ldr	r2, [pc, #8]	@ (800b3a0 <stdio_exit_handler+0xc>)
 800b396:	4903      	ldr	r1, [pc, #12]	@ (800b3a4 <stdio_exit_handler+0x10>)
 800b398:	4803      	ldr	r0, [pc, #12]	@ (800b3a8 <stdio_exit_handler+0x14>)
 800b39a:	f000 b869 	b.w	800b470 <_fwalk_sglue>
 800b39e:	bf00      	nop
 800b3a0:	20000010 	.word	0x20000010
 800b3a4:	0800c4bd 	.word	0x0800c4bd
 800b3a8:	20000020 	.word	0x20000020

0800b3ac <cleanup_stdio>:
 800b3ac:	6841      	ldr	r1, [r0, #4]
 800b3ae:	4b0c      	ldr	r3, [pc, #48]	@ (800b3e0 <cleanup_stdio+0x34>)
 800b3b0:	4299      	cmp	r1, r3
 800b3b2:	b510      	push	{r4, lr}
 800b3b4:	4604      	mov	r4, r0
 800b3b6:	d001      	beq.n	800b3bc <cleanup_stdio+0x10>
 800b3b8:	f001 f880 	bl	800c4bc <_fflush_r>
 800b3bc:	68a1      	ldr	r1, [r4, #8]
 800b3be:	4b09      	ldr	r3, [pc, #36]	@ (800b3e4 <cleanup_stdio+0x38>)
 800b3c0:	4299      	cmp	r1, r3
 800b3c2:	d002      	beq.n	800b3ca <cleanup_stdio+0x1e>
 800b3c4:	4620      	mov	r0, r4
 800b3c6:	f001 f879 	bl	800c4bc <_fflush_r>
 800b3ca:	68e1      	ldr	r1, [r4, #12]
 800b3cc:	4b06      	ldr	r3, [pc, #24]	@ (800b3e8 <cleanup_stdio+0x3c>)
 800b3ce:	4299      	cmp	r1, r3
 800b3d0:	d004      	beq.n	800b3dc <cleanup_stdio+0x30>
 800b3d2:	4620      	mov	r0, r4
 800b3d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3d8:	f001 b870 	b.w	800c4bc <_fflush_r>
 800b3dc:	bd10      	pop	{r4, pc}
 800b3de:	bf00      	nop
 800b3e0:	20005dfc 	.word	0x20005dfc
 800b3e4:	20005e64 	.word	0x20005e64
 800b3e8:	20005ecc 	.word	0x20005ecc

0800b3ec <global_stdio_init.part.0>:
 800b3ec:	b510      	push	{r4, lr}
 800b3ee:	4b0b      	ldr	r3, [pc, #44]	@ (800b41c <global_stdio_init.part.0+0x30>)
 800b3f0:	4c0b      	ldr	r4, [pc, #44]	@ (800b420 <global_stdio_init.part.0+0x34>)
 800b3f2:	4a0c      	ldr	r2, [pc, #48]	@ (800b424 <global_stdio_init.part.0+0x38>)
 800b3f4:	601a      	str	r2, [r3, #0]
 800b3f6:	4620      	mov	r0, r4
 800b3f8:	2200      	movs	r2, #0
 800b3fa:	2104      	movs	r1, #4
 800b3fc:	f7ff ff94 	bl	800b328 <std>
 800b400:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b404:	2201      	movs	r2, #1
 800b406:	2109      	movs	r1, #9
 800b408:	f7ff ff8e 	bl	800b328 <std>
 800b40c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b410:	2202      	movs	r2, #2
 800b412:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b416:	2112      	movs	r1, #18
 800b418:	f7ff bf86 	b.w	800b328 <std>
 800b41c:	20005f34 	.word	0x20005f34
 800b420:	20005dfc 	.word	0x20005dfc
 800b424:	0800b395 	.word	0x0800b395

0800b428 <__sfp_lock_acquire>:
 800b428:	4801      	ldr	r0, [pc, #4]	@ (800b430 <__sfp_lock_acquire+0x8>)
 800b42a:	f000 ba94 	b.w	800b956 <__retarget_lock_acquire_recursive>
 800b42e:	bf00      	nop
 800b430:	20005f3d 	.word	0x20005f3d

0800b434 <__sfp_lock_release>:
 800b434:	4801      	ldr	r0, [pc, #4]	@ (800b43c <__sfp_lock_release+0x8>)
 800b436:	f000 ba8f 	b.w	800b958 <__retarget_lock_release_recursive>
 800b43a:	bf00      	nop
 800b43c:	20005f3d 	.word	0x20005f3d

0800b440 <__sinit>:
 800b440:	b510      	push	{r4, lr}
 800b442:	4604      	mov	r4, r0
 800b444:	f7ff fff0 	bl	800b428 <__sfp_lock_acquire>
 800b448:	6a23      	ldr	r3, [r4, #32]
 800b44a:	b11b      	cbz	r3, 800b454 <__sinit+0x14>
 800b44c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b450:	f7ff bff0 	b.w	800b434 <__sfp_lock_release>
 800b454:	4b04      	ldr	r3, [pc, #16]	@ (800b468 <__sinit+0x28>)
 800b456:	6223      	str	r3, [r4, #32]
 800b458:	4b04      	ldr	r3, [pc, #16]	@ (800b46c <__sinit+0x2c>)
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d1f5      	bne.n	800b44c <__sinit+0xc>
 800b460:	f7ff ffc4 	bl	800b3ec <global_stdio_init.part.0>
 800b464:	e7f2      	b.n	800b44c <__sinit+0xc>
 800b466:	bf00      	nop
 800b468:	0800b3ad 	.word	0x0800b3ad
 800b46c:	20005f34 	.word	0x20005f34

0800b470 <_fwalk_sglue>:
 800b470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b474:	4607      	mov	r7, r0
 800b476:	4688      	mov	r8, r1
 800b478:	4614      	mov	r4, r2
 800b47a:	2600      	movs	r6, #0
 800b47c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b480:	f1b9 0901 	subs.w	r9, r9, #1
 800b484:	d505      	bpl.n	800b492 <_fwalk_sglue+0x22>
 800b486:	6824      	ldr	r4, [r4, #0]
 800b488:	2c00      	cmp	r4, #0
 800b48a:	d1f7      	bne.n	800b47c <_fwalk_sglue+0xc>
 800b48c:	4630      	mov	r0, r6
 800b48e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b492:	89ab      	ldrh	r3, [r5, #12]
 800b494:	2b01      	cmp	r3, #1
 800b496:	d907      	bls.n	800b4a8 <_fwalk_sglue+0x38>
 800b498:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b49c:	3301      	adds	r3, #1
 800b49e:	d003      	beq.n	800b4a8 <_fwalk_sglue+0x38>
 800b4a0:	4629      	mov	r1, r5
 800b4a2:	4638      	mov	r0, r7
 800b4a4:	47c0      	blx	r8
 800b4a6:	4306      	orrs	r6, r0
 800b4a8:	3568      	adds	r5, #104	@ 0x68
 800b4aa:	e7e9      	b.n	800b480 <_fwalk_sglue+0x10>

0800b4ac <iprintf>:
 800b4ac:	b40f      	push	{r0, r1, r2, r3}
 800b4ae:	b507      	push	{r0, r1, r2, lr}
 800b4b0:	4906      	ldr	r1, [pc, #24]	@ (800b4cc <iprintf+0x20>)
 800b4b2:	ab04      	add	r3, sp, #16
 800b4b4:	6808      	ldr	r0, [r1, #0]
 800b4b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4ba:	6881      	ldr	r1, [r0, #8]
 800b4bc:	9301      	str	r3, [sp, #4]
 800b4be:	f000 fcd5 	bl	800be6c <_vfiprintf_r>
 800b4c2:	b003      	add	sp, #12
 800b4c4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b4c8:	b004      	add	sp, #16
 800b4ca:	4770      	bx	lr
 800b4cc:	2000001c 	.word	0x2000001c

0800b4d0 <_puts_r>:
 800b4d0:	6a03      	ldr	r3, [r0, #32]
 800b4d2:	b570      	push	{r4, r5, r6, lr}
 800b4d4:	6884      	ldr	r4, [r0, #8]
 800b4d6:	4605      	mov	r5, r0
 800b4d8:	460e      	mov	r6, r1
 800b4da:	b90b      	cbnz	r3, 800b4e0 <_puts_r+0x10>
 800b4dc:	f7ff ffb0 	bl	800b440 <__sinit>
 800b4e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b4e2:	07db      	lsls	r3, r3, #31
 800b4e4:	d405      	bmi.n	800b4f2 <_puts_r+0x22>
 800b4e6:	89a3      	ldrh	r3, [r4, #12]
 800b4e8:	0598      	lsls	r0, r3, #22
 800b4ea:	d402      	bmi.n	800b4f2 <_puts_r+0x22>
 800b4ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b4ee:	f000 fa32 	bl	800b956 <__retarget_lock_acquire_recursive>
 800b4f2:	89a3      	ldrh	r3, [r4, #12]
 800b4f4:	0719      	lsls	r1, r3, #28
 800b4f6:	d502      	bpl.n	800b4fe <_puts_r+0x2e>
 800b4f8:	6923      	ldr	r3, [r4, #16]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d135      	bne.n	800b56a <_puts_r+0x9a>
 800b4fe:	4621      	mov	r1, r4
 800b500:	4628      	mov	r0, r5
 800b502:	f000 f8fb 	bl	800b6fc <__swsetup_r>
 800b506:	b380      	cbz	r0, 800b56a <_puts_r+0x9a>
 800b508:	f04f 35ff 	mov.w	r5, #4294967295
 800b50c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b50e:	07da      	lsls	r2, r3, #31
 800b510:	d405      	bmi.n	800b51e <_puts_r+0x4e>
 800b512:	89a3      	ldrh	r3, [r4, #12]
 800b514:	059b      	lsls	r3, r3, #22
 800b516:	d402      	bmi.n	800b51e <_puts_r+0x4e>
 800b518:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b51a:	f000 fa1d 	bl	800b958 <__retarget_lock_release_recursive>
 800b51e:	4628      	mov	r0, r5
 800b520:	bd70      	pop	{r4, r5, r6, pc}
 800b522:	2b00      	cmp	r3, #0
 800b524:	da04      	bge.n	800b530 <_puts_r+0x60>
 800b526:	69a2      	ldr	r2, [r4, #24]
 800b528:	429a      	cmp	r2, r3
 800b52a:	dc17      	bgt.n	800b55c <_puts_r+0x8c>
 800b52c:	290a      	cmp	r1, #10
 800b52e:	d015      	beq.n	800b55c <_puts_r+0x8c>
 800b530:	6823      	ldr	r3, [r4, #0]
 800b532:	1c5a      	adds	r2, r3, #1
 800b534:	6022      	str	r2, [r4, #0]
 800b536:	7019      	strb	r1, [r3, #0]
 800b538:	68a3      	ldr	r3, [r4, #8]
 800b53a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b53e:	3b01      	subs	r3, #1
 800b540:	60a3      	str	r3, [r4, #8]
 800b542:	2900      	cmp	r1, #0
 800b544:	d1ed      	bne.n	800b522 <_puts_r+0x52>
 800b546:	2b00      	cmp	r3, #0
 800b548:	da11      	bge.n	800b56e <_puts_r+0x9e>
 800b54a:	4622      	mov	r2, r4
 800b54c:	210a      	movs	r1, #10
 800b54e:	4628      	mov	r0, r5
 800b550:	f000 f895 	bl	800b67e <__swbuf_r>
 800b554:	3001      	adds	r0, #1
 800b556:	d0d7      	beq.n	800b508 <_puts_r+0x38>
 800b558:	250a      	movs	r5, #10
 800b55a:	e7d7      	b.n	800b50c <_puts_r+0x3c>
 800b55c:	4622      	mov	r2, r4
 800b55e:	4628      	mov	r0, r5
 800b560:	f000 f88d 	bl	800b67e <__swbuf_r>
 800b564:	3001      	adds	r0, #1
 800b566:	d1e7      	bne.n	800b538 <_puts_r+0x68>
 800b568:	e7ce      	b.n	800b508 <_puts_r+0x38>
 800b56a:	3e01      	subs	r6, #1
 800b56c:	e7e4      	b.n	800b538 <_puts_r+0x68>
 800b56e:	6823      	ldr	r3, [r4, #0]
 800b570:	1c5a      	adds	r2, r3, #1
 800b572:	6022      	str	r2, [r4, #0]
 800b574:	220a      	movs	r2, #10
 800b576:	701a      	strb	r2, [r3, #0]
 800b578:	e7ee      	b.n	800b558 <_puts_r+0x88>
	...

0800b57c <puts>:
 800b57c:	4b02      	ldr	r3, [pc, #8]	@ (800b588 <puts+0xc>)
 800b57e:	4601      	mov	r1, r0
 800b580:	6818      	ldr	r0, [r3, #0]
 800b582:	f7ff bfa5 	b.w	800b4d0 <_puts_r>
 800b586:	bf00      	nop
 800b588:	2000001c 	.word	0x2000001c

0800b58c <sniprintf>:
 800b58c:	b40c      	push	{r2, r3}
 800b58e:	b530      	push	{r4, r5, lr}
 800b590:	4b18      	ldr	r3, [pc, #96]	@ (800b5f4 <sniprintf+0x68>)
 800b592:	1e0c      	subs	r4, r1, #0
 800b594:	681d      	ldr	r5, [r3, #0]
 800b596:	b09d      	sub	sp, #116	@ 0x74
 800b598:	da08      	bge.n	800b5ac <sniprintf+0x20>
 800b59a:	238b      	movs	r3, #139	@ 0x8b
 800b59c:	602b      	str	r3, [r5, #0]
 800b59e:	f04f 30ff 	mov.w	r0, #4294967295
 800b5a2:	b01d      	add	sp, #116	@ 0x74
 800b5a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b5a8:	b002      	add	sp, #8
 800b5aa:	4770      	bx	lr
 800b5ac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b5b0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b5b4:	f04f 0300 	mov.w	r3, #0
 800b5b8:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b5ba:	bf14      	ite	ne
 800b5bc:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b5c0:	4623      	moveq	r3, r4
 800b5c2:	9304      	str	r3, [sp, #16]
 800b5c4:	9307      	str	r3, [sp, #28]
 800b5c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b5ca:	9002      	str	r0, [sp, #8]
 800b5cc:	9006      	str	r0, [sp, #24]
 800b5ce:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b5d2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b5d4:	ab21      	add	r3, sp, #132	@ 0x84
 800b5d6:	a902      	add	r1, sp, #8
 800b5d8:	4628      	mov	r0, r5
 800b5da:	9301      	str	r3, [sp, #4]
 800b5dc:	f000 fb20 	bl	800bc20 <_svfiprintf_r>
 800b5e0:	1c43      	adds	r3, r0, #1
 800b5e2:	bfbc      	itt	lt
 800b5e4:	238b      	movlt	r3, #139	@ 0x8b
 800b5e6:	602b      	strlt	r3, [r5, #0]
 800b5e8:	2c00      	cmp	r4, #0
 800b5ea:	d0da      	beq.n	800b5a2 <sniprintf+0x16>
 800b5ec:	9b02      	ldr	r3, [sp, #8]
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	701a      	strb	r2, [r3, #0]
 800b5f2:	e7d6      	b.n	800b5a2 <sniprintf+0x16>
 800b5f4:	2000001c 	.word	0x2000001c

0800b5f8 <__sread>:
 800b5f8:	b510      	push	{r4, lr}
 800b5fa:	460c      	mov	r4, r1
 800b5fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b600:	f000 f95a 	bl	800b8b8 <_read_r>
 800b604:	2800      	cmp	r0, #0
 800b606:	bfab      	itete	ge
 800b608:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b60a:	89a3      	ldrhlt	r3, [r4, #12]
 800b60c:	181b      	addge	r3, r3, r0
 800b60e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b612:	bfac      	ite	ge
 800b614:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b616:	81a3      	strhlt	r3, [r4, #12]
 800b618:	bd10      	pop	{r4, pc}

0800b61a <__swrite>:
 800b61a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b61e:	461f      	mov	r7, r3
 800b620:	898b      	ldrh	r3, [r1, #12]
 800b622:	05db      	lsls	r3, r3, #23
 800b624:	4605      	mov	r5, r0
 800b626:	460c      	mov	r4, r1
 800b628:	4616      	mov	r6, r2
 800b62a:	d505      	bpl.n	800b638 <__swrite+0x1e>
 800b62c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b630:	2302      	movs	r3, #2
 800b632:	2200      	movs	r2, #0
 800b634:	f000 f92e 	bl	800b894 <_lseek_r>
 800b638:	89a3      	ldrh	r3, [r4, #12]
 800b63a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b63e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b642:	81a3      	strh	r3, [r4, #12]
 800b644:	4632      	mov	r2, r6
 800b646:	463b      	mov	r3, r7
 800b648:	4628      	mov	r0, r5
 800b64a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b64e:	f000 b945 	b.w	800b8dc <_write_r>

0800b652 <__sseek>:
 800b652:	b510      	push	{r4, lr}
 800b654:	460c      	mov	r4, r1
 800b656:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b65a:	f000 f91b 	bl	800b894 <_lseek_r>
 800b65e:	1c43      	adds	r3, r0, #1
 800b660:	89a3      	ldrh	r3, [r4, #12]
 800b662:	bf15      	itete	ne
 800b664:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b666:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b66a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b66e:	81a3      	strheq	r3, [r4, #12]
 800b670:	bf18      	it	ne
 800b672:	81a3      	strhne	r3, [r4, #12]
 800b674:	bd10      	pop	{r4, pc}

0800b676 <__sclose>:
 800b676:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b67a:	f000 b89d 	b.w	800b7b8 <_close_r>

0800b67e <__swbuf_r>:
 800b67e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b680:	460e      	mov	r6, r1
 800b682:	4614      	mov	r4, r2
 800b684:	4605      	mov	r5, r0
 800b686:	b118      	cbz	r0, 800b690 <__swbuf_r+0x12>
 800b688:	6a03      	ldr	r3, [r0, #32]
 800b68a:	b90b      	cbnz	r3, 800b690 <__swbuf_r+0x12>
 800b68c:	f7ff fed8 	bl	800b440 <__sinit>
 800b690:	69a3      	ldr	r3, [r4, #24]
 800b692:	60a3      	str	r3, [r4, #8]
 800b694:	89a3      	ldrh	r3, [r4, #12]
 800b696:	071a      	lsls	r2, r3, #28
 800b698:	d501      	bpl.n	800b69e <__swbuf_r+0x20>
 800b69a:	6923      	ldr	r3, [r4, #16]
 800b69c:	b943      	cbnz	r3, 800b6b0 <__swbuf_r+0x32>
 800b69e:	4621      	mov	r1, r4
 800b6a0:	4628      	mov	r0, r5
 800b6a2:	f000 f82b 	bl	800b6fc <__swsetup_r>
 800b6a6:	b118      	cbz	r0, 800b6b0 <__swbuf_r+0x32>
 800b6a8:	f04f 37ff 	mov.w	r7, #4294967295
 800b6ac:	4638      	mov	r0, r7
 800b6ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b6b0:	6823      	ldr	r3, [r4, #0]
 800b6b2:	6922      	ldr	r2, [r4, #16]
 800b6b4:	1a98      	subs	r0, r3, r2
 800b6b6:	6963      	ldr	r3, [r4, #20]
 800b6b8:	b2f6      	uxtb	r6, r6
 800b6ba:	4283      	cmp	r3, r0
 800b6bc:	4637      	mov	r7, r6
 800b6be:	dc05      	bgt.n	800b6cc <__swbuf_r+0x4e>
 800b6c0:	4621      	mov	r1, r4
 800b6c2:	4628      	mov	r0, r5
 800b6c4:	f000 fefa 	bl	800c4bc <_fflush_r>
 800b6c8:	2800      	cmp	r0, #0
 800b6ca:	d1ed      	bne.n	800b6a8 <__swbuf_r+0x2a>
 800b6cc:	68a3      	ldr	r3, [r4, #8]
 800b6ce:	3b01      	subs	r3, #1
 800b6d0:	60a3      	str	r3, [r4, #8]
 800b6d2:	6823      	ldr	r3, [r4, #0]
 800b6d4:	1c5a      	adds	r2, r3, #1
 800b6d6:	6022      	str	r2, [r4, #0]
 800b6d8:	701e      	strb	r6, [r3, #0]
 800b6da:	6962      	ldr	r2, [r4, #20]
 800b6dc:	1c43      	adds	r3, r0, #1
 800b6de:	429a      	cmp	r2, r3
 800b6e0:	d004      	beq.n	800b6ec <__swbuf_r+0x6e>
 800b6e2:	89a3      	ldrh	r3, [r4, #12]
 800b6e4:	07db      	lsls	r3, r3, #31
 800b6e6:	d5e1      	bpl.n	800b6ac <__swbuf_r+0x2e>
 800b6e8:	2e0a      	cmp	r6, #10
 800b6ea:	d1df      	bne.n	800b6ac <__swbuf_r+0x2e>
 800b6ec:	4621      	mov	r1, r4
 800b6ee:	4628      	mov	r0, r5
 800b6f0:	f000 fee4 	bl	800c4bc <_fflush_r>
 800b6f4:	2800      	cmp	r0, #0
 800b6f6:	d0d9      	beq.n	800b6ac <__swbuf_r+0x2e>
 800b6f8:	e7d6      	b.n	800b6a8 <__swbuf_r+0x2a>
	...

0800b6fc <__swsetup_r>:
 800b6fc:	b538      	push	{r3, r4, r5, lr}
 800b6fe:	4b29      	ldr	r3, [pc, #164]	@ (800b7a4 <__swsetup_r+0xa8>)
 800b700:	4605      	mov	r5, r0
 800b702:	6818      	ldr	r0, [r3, #0]
 800b704:	460c      	mov	r4, r1
 800b706:	b118      	cbz	r0, 800b710 <__swsetup_r+0x14>
 800b708:	6a03      	ldr	r3, [r0, #32]
 800b70a:	b90b      	cbnz	r3, 800b710 <__swsetup_r+0x14>
 800b70c:	f7ff fe98 	bl	800b440 <__sinit>
 800b710:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b714:	0719      	lsls	r1, r3, #28
 800b716:	d422      	bmi.n	800b75e <__swsetup_r+0x62>
 800b718:	06da      	lsls	r2, r3, #27
 800b71a:	d407      	bmi.n	800b72c <__swsetup_r+0x30>
 800b71c:	2209      	movs	r2, #9
 800b71e:	602a      	str	r2, [r5, #0]
 800b720:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b724:	81a3      	strh	r3, [r4, #12]
 800b726:	f04f 30ff 	mov.w	r0, #4294967295
 800b72a:	e033      	b.n	800b794 <__swsetup_r+0x98>
 800b72c:	0758      	lsls	r0, r3, #29
 800b72e:	d512      	bpl.n	800b756 <__swsetup_r+0x5a>
 800b730:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b732:	b141      	cbz	r1, 800b746 <__swsetup_r+0x4a>
 800b734:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b738:	4299      	cmp	r1, r3
 800b73a:	d002      	beq.n	800b742 <__swsetup_r+0x46>
 800b73c:	4628      	mov	r0, r5
 800b73e:	f000 f91b 	bl	800b978 <_free_r>
 800b742:	2300      	movs	r3, #0
 800b744:	6363      	str	r3, [r4, #52]	@ 0x34
 800b746:	89a3      	ldrh	r3, [r4, #12]
 800b748:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b74c:	81a3      	strh	r3, [r4, #12]
 800b74e:	2300      	movs	r3, #0
 800b750:	6063      	str	r3, [r4, #4]
 800b752:	6923      	ldr	r3, [r4, #16]
 800b754:	6023      	str	r3, [r4, #0]
 800b756:	89a3      	ldrh	r3, [r4, #12]
 800b758:	f043 0308 	orr.w	r3, r3, #8
 800b75c:	81a3      	strh	r3, [r4, #12]
 800b75e:	6923      	ldr	r3, [r4, #16]
 800b760:	b94b      	cbnz	r3, 800b776 <__swsetup_r+0x7a>
 800b762:	89a3      	ldrh	r3, [r4, #12]
 800b764:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b768:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b76c:	d003      	beq.n	800b776 <__swsetup_r+0x7a>
 800b76e:	4621      	mov	r1, r4
 800b770:	4628      	mov	r0, r5
 800b772:	f000 fef1 	bl	800c558 <__smakebuf_r>
 800b776:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b77a:	f013 0201 	ands.w	r2, r3, #1
 800b77e:	d00a      	beq.n	800b796 <__swsetup_r+0x9a>
 800b780:	2200      	movs	r2, #0
 800b782:	60a2      	str	r2, [r4, #8]
 800b784:	6962      	ldr	r2, [r4, #20]
 800b786:	4252      	negs	r2, r2
 800b788:	61a2      	str	r2, [r4, #24]
 800b78a:	6922      	ldr	r2, [r4, #16]
 800b78c:	b942      	cbnz	r2, 800b7a0 <__swsetup_r+0xa4>
 800b78e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b792:	d1c5      	bne.n	800b720 <__swsetup_r+0x24>
 800b794:	bd38      	pop	{r3, r4, r5, pc}
 800b796:	0799      	lsls	r1, r3, #30
 800b798:	bf58      	it	pl
 800b79a:	6962      	ldrpl	r2, [r4, #20]
 800b79c:	60a2      	str	r2, [r4, #8]
 800b79e:	e7f4      	b.n	800b78a <__swsetup_r+0x8e>
 800b7a0:	2000      	movs	r0, #0
 800b7a2:	e7f7      	b.n	800b794 <__swsetup_r+0x98>
 800b7a4:	2000001c 	.word	0x2000001c

0800b7a8 <memset>:
 800b7a8:	4402      	add	r2, r0
 800b7aa:	4603      	mov	r3, r0
 800b7ac:	4293      	cmp	r3, r2
 800b7ae:	d100      	bne.n	800b7b2 <memset+0xa>
 800b7b0:	4770      	bx	lr
 800b7b2:	f803 1b01 	strb.w	r1, [r3], #1
 800b7b6:	e7f9      	b.n	800b7ac <memset+0x4>

0800b7b8 <_close_r>:
 800b7b8:	b538      	push	{r3, r4, r5, lr}
 800b7ba:	4d06      	ldr	r5, [pc, #24]	@ (800b7d4 <_close_r+0x1c>)
 800b7bc:	2300      	movs	r3, #0
 800b7be:	4604      	mov	r4, r0
 800b7c0:	4608      	mov	r0, r1
 800b7c2:	602b      	str	r3, [r5, #0]
 800b7c4:	f7f6 fb15 	bl	8001df2 <_close>
 800b7c8:	1c43      	adds	r3, r0, #1
 800b7ca:	d102      	bne.n	800b7d2 <_close_r+0x1a>
 800b7cc:	682b      	ldr	r3, [r5, #0]
 800b7ce:	b103      	cbz	r3, 800b7d2 <_close_r+0x1a>
 800b7d0:	6023      	str	r3, [r4, #0]
 800b7d2:	bd38      	pop	{r3, r4, r5, pc}
 800b7d4:	20005f38 	.word	0x20005f38

0800b7d8 <_reclaim_reent>:
 800b7d8:	4b2d      	ldr	r3, [pc, #180]	@ (800b890 <_reclaim_reent+0xb8>)
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	4283      	cmp	r3, r0
 800b7de:	b570      	push	{r4, r5, r6, lr}
 800b7e0:	4604      	mov	r4, r0
 800b7e2:	d053      	beq.n	800b88c <_reclaim_reent+0xb4>
 800b7e4:	69c3      	ldr	r3, [r0, #28]
 800b7e6:	b31b      	cbz	r3, 800b830 <_reclaim_reent+0x58>
 800b7e8:	68db      	ldr	r3, [r3, #12]
 800b7ea:	b163      	cbz	r3, 800b806 <_reclaim_reent+0x2e>
 800b7ec:	2500      	movs	r5, #0
 800b7ee:	69e3      	ldr	r3, [r4, #28]
 800b7f0:	68db      	ldr	r3, [r3, #12]
 800b7f2:	5959      	ldr	r1, [r3, r5]
 800b7f4:	b9b1      	cbnz	r1, 800b824 <_reclaim_reent+0x4c>
 800b7f6:	3504      	adds	r5, #4
 800b7f8:	2d80      	cmp	r5, #128	@ 0x80
 800b7fa:	d1f8      	bne.n	800b7ee <_reclaim_reent+0x16>
 800b7fc:	69e3      	ldr	r3, [r4, #28]
 800b7fe:	4620      	mov	r0, r4
 800b800:	68d9      	ldr	r1, [r3, #12]
 800b802:	f000 f8b9 	bl	800b978 <_free_r>
 800b806:	69e3      	ldr	r3, [r4, #28]
 800b808:	6819      	ldr	r1, [r3, #0]
 800b80a:	b111      	cbz	r1, 800b812 <_reclaim_reent+0x3a>
 800b80c:	4620      	mov	r0, r4
 800b80e:	f000 f8b3 	bl	800b978 <_free_r>
 800b812:	69e3      	ldr	r3, [r4, #28]
 800b814:	689d      	ldr	r5, [r3, #8]
 800b816:	b15d      	cbz	r5, 800b830 <_reclaim_reent+0x58>
 800b818:	4629      	mov	r1, r5
 800b81a:	4620      	mov	r0, r4
 800b81c:	682d      	ldr	r5, [r5, #0]
 800b81e:	f000 f8ab 	bl	800b978 <_free_r>
 800b822:	e7f8      	b.n	800b816 <_reclaim_reent+0x3e>
 800b824:	680e      	ldr	r6, [r1, #0]
 800b826:	4620      	mov	r0, r4
 800b828:	f000 f8a6 	bl	800b978 <_free_r>
 800b82c:	4631      	mov	r1, r6
 800b82e:	e7e1      	b.n	800b7f4 <_reclaim_reent+0x1c>
 800b830:	6961      	ldr	r1, [r4, #20]
 800b832:	b111      	cbz	r1, 800b83a <_reclaim_reent+0x62>
 800b834:	4620      	mov	r0, r4
 800b836:	f000 f89f 	bl	800b978 <_free_r>
 800b83a:	69e1      	ldr	r1, [r4, #28]
 800b83c:	b111      	cbz	r1, 800b844 <_reclaim_reent+0x6c>
 800b83e:	4620      	mov	r0, r4
 800b840:	f000 f89a 	bl	800b978 <_free_r>
 800b844:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b846:	b111      	cbz	r1, 800b84e <_reclaim_reent+0x76>
 800b848:	4620      	mov	r0, r4
 800b84a:	f000 f895 	bl	800b978 <_free_r>
 800b84e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b850:	b111      	cbz	r1, 800b858 <_reclaim_reent+0x80>
 800b852:	4620      	mov	r0, r4
 800b854:	f000 f890 	bl	800b978 <_free_r>
 800b858:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b85a:	b111      	cbz	r1, 800b862 <_reclaim_reent+0x8a>
 800b85c:	4620      	mov	r0, r4
 800b85e:	f000 f88b 	bl	800b978 <_free_r>
 800b862:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b864:	b111      	cbz	r1, 800b86c <_reclaim_reent+0x94>
 800b866:	4620      	mov	r0, r4
 800b868:	f000 f886 	bl	800b978 <_free_r>
 800b86c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b86e:	b111      	cbz	r1, 800b876 <_reclaim_reent+0x9e>
 800b870:	4620      	mov	r0, r4
 800b872:	f000 f881 	bl	800b978 <_free_r>
 800b876:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b878:	b111      	cbz	r1, 800b880 <_reclaim_reent+0xa8>
 800b87a:	4620      	mov	r0, r4
 800b87c:	f000 f87c 	bl	800b978 <_free_r>
 800b880:	6a23      	ldr	r3, [r4, #32]
 800b882:	b11b      	cbz	r3, 800b88c <_reclaim_reent+0xb4>
 800b884:	4620      	mov	r0, r4
 800b886:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b88a:	4718      	bx	r3
 800b88c:	bd70      	pop	{r4, r5, r6, pc}
 800b88e:	bf00      	nop
 800b890:	2000001c 	.word	0x2000001c

0800b894 <_lseek_r>:
 800b894:	b538      	push	{r3, r4, r5, lr}
 800b896:	4d07      	ldr	r5, [pc, #28]	@ (800b8b4 <_lseek_r+0x20>)
 800b898:	4604      	mov	r4, r0
 800b89a:	4608      	mov	r0, r1
 800b89c:	4611      	mov	r1, r2
 800b89e:	2200      	movs	r2, #0
 800b8a0:	602a      	str	r2, [r5, #0]
 800b8a2:	461a      	mov	r2, r3
 800b8a4:	f7f6 facc 	bl	8001e40 <_lseek>
 800b8a8:	1c43      	adds	r3, r0, #1
 800b8aa:	d102      	bne.n	800b8b2 <_lseek_r+0x1e>
 800b8ac:	682b      	ldr	r3, [r5, #0]
 800b8ae:	b103      	cbz	r3, 800b8b2 <_lseek_r+0x1e>
 800b8b0:	6023      	str	r3, [r4, #0]
 800b8b2:	bd38      	pop	{r3, r4, r5, pc}
 800b8b4:	20005f38 	.word	0x20005f38

0800b8b8 <_read_r>:
 800b8b8:	b538      	push	{r3, r4, r5, lr}
 800b8ba:	4d07      	ldr	r5, [pc, #28]	@ (800b8d8 <_read_r+0x20>)
 800b8bc:	4604      	mov	r4, r0
 800b8be:	4608      	mov	r0, r1
 800b8c0:	4611      	mov	r1, r2
 800b8c2:	2200      	movs	r2, #0
 800b8c4:	602a      	str	r2, [r5, #0]
 800b8c6:	461a      	mov	r2, r3
 800b8c8:	f7f6 fa5a 	bl	8001d80 <_read>
 800b8cc:	1c43      	adds	r3, r0, #1
 800b8ce:	d102      	bne.n	800b8d6 <_read_r+0x1e>
 800b8d0:	682b      	ldr	r3, [r5, #0]
 800b8d2:	b103      	cbz	r3, 800b8d6 <_read_r+0x1e>
 800b8d4:	6023      	str	r3, [r4, #0]
 800b8d6:	bd38      	pop	{r3, r4, r5, pc}
 800b8d8:	20005f38 	.word	0x20005f38

0800b8dc <_write_r>:
 800b8dc:	b538      	push	{r3, r4, r5, lr}
 800b8de:	4d07      	ldr	r5, [pc, #28]	@ (800b8fc <_write_r+0x20>)
 800b8e0:	4604      	mov	r4, r0
 800b8e2:	4608      	mov	r0, r1
 800b8e4:	4611      	mov	r1, r2
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	602a      	str	r2, [r5, #0]
 800b8ea:	461a      	mov	r2, r3
 800b8ec:	f7f6 fa65 	bl	8001dba <_write>
 800b8f0:	1c43      	adds	r3, r0, #1
 800b8f2:	d102      	bne.n	800b8fa <_write_r+0x1e>
 800b8f4:	682b      	ldr	r3, [r5, #0]
 800b8f6:	b103      	cbz	r3, 800b8fa <_write_r+0x1e>
 800b8f8:	6023      	str	r3, [r4, #0]
 800b8fa:	bd38      	pop	{r3, r4, r5, pc}
 800b8fc:	20005f38 	.word	0x20005f38

0800b900 <__errno>:
 800b900:	4b01      	ldr	r3, [pc, #4]	@ (800b908 <__errno+0x8>)
 800b902:	6818      	ldr	r0, [r3, #0]
 800b904:	4770      	bx	lr
 800b906:	bf00      	nop
 800b908:	2000001c 	.word	0x2000001c

0800b90c <__libc_init_array>:
 800b90c:	b570      	push	{r4, r5, r6, lr}
 800b90e:	4d0d      	ldr	r5, [pc, #52]	@ (800b944 <__libc_init_array+0x38>)
 800b910:	4c0d      	ldr	r4, [pc, #52]	@ (800b948 <__libc_init_array+0x3c>)
 800b912:	1b64      	subs	r4, r4, r5
 800b914:	10a4      	asrs	r4, r4, #2
 800b916:	2600      	movs	r6, #0
 800b918:	42a6      	cmp	r6, r4
 800b91a:	d109      	bne.n	800b930 <__libc_init_array+0x24>
 800b91c:	4d0b      	ldr	r5, [pc, #44]	@ (800b94c <__libc_init_array+0x40>)
 800b91e:	4c0c      	ldr	r4, [pc, #48]	@ (800b950 <__libc_init_array+0x44>)
 800b920:	f000 fed8 	bl	800c6d4 <_init>
 800b924:	1b64      	subs	r4, r4, r5
 800b926:	10a4      	asrs	r4, r4, #2
 800b928:	2600      	movs	r6, #0
 800b92a:	42a6      	cmp	r6, r4
 800b92c:	d105      	bne.n	800b93a <__libc_init_array+0x2e>
 800b92e:	bd70      	pop	{r4, r5, r6, pc}
 800b930:	f855 3b04 	ldr.w	r3, [r5], #4
 800b934:	4798      	blx	r3
 800b936:	3601      	adds	r6, #1
 800b938:	e7ee      	b.n	800b918 <__libc_init_array+0xc>
 800b93a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b93e:	4798      	blx	r3
 800b940:	3601      	adds	r6, #1
 800b942:	e7f2      	b.n	800b92a <__libc_init_array+0x1e>
 800b944:	0800cd90 	.word	0x0800cd90
 800b948:	0800cd90 	.word	0x0800cd90
 800b94c:	0800cd90 	.word	0x0800cd90
 800b950:	0800cd94 	.word	0x0800cd94

0800b954 <__retarget_lock_init_recursive>:
 800b954:	4770      	bx	lr

0800b956 <__retarget_lock_acquire_recursive>:
 800b956:	4770      	bx	lr

0800b958 <__retarget_lock_release_recursive>:
 800b958:	4770      	bx	lr

0800b95a <memcpy>:
 800b95a:	440a      	add	r2, r1
 800b95c:	4291      	cmp	r1, r2
 800b95e:	f100 33ff 	add.w	r3, r0, #4294967295
 800b962:	d100      	bne.n	800b966 <memcpy+0xc>
 800b964:	4770      	bx	lr
 800b966:	b510      	push	{r4, lr}
 800b968:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b96c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b970:	4291      	cmp	r1, r2
 800b972:	d1f9      	bne.n	800b968 <memcpy+0xe>
 800b974:	bd10      	pop	{r4, pc}
	...

0800b978 <_free_r>:
 800b978:	b538      	push	{r3, r4, r5, lr}
 800b97a:	4605      	mov	r5, r0
 800b97c:	2900      	cmp	r1, #0
 800b97e:	d041      	beq.n	800ba04 <_free_r+0x8c>
 800b980:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b984:	1f0c      	subs	r4, r1, #4
 800b986:	2b00      	cmp	r3, #0
 800b988:	bfb8      	it	lt
 800b98a:	18e4      	addlt	r4, r4, r3
 800b98c:	f000 f8e0 	bl	800bb50 <__malloc_lock>
 800b990:	4a1d      	ldr	r2, [pc, #116]	@ (800ba08 <_free_r+0x90>)
 800b992:	6813      	ldr	r3, [r2, #0]
 800b994:	b933      	cbnz	r3, 800b9a4 <_free_r+0x2c>
 800b996:	6063      	str	r3, [r4, #4]
 800b998:	6014      	str	r4, [r2, #0]
 800b99a:	4628      	mov	r0, r5
 800b99c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b9a0:	f000 b8dc 	b.w	800bb5c <__malloc_unlock>
 800b9a4:	42a3      	cmp	r3, r4
 800b9a6:	d908      	bls.n	800b9ba <_free_r+0x42>
 800b9a8:	6820      	ldr	r0, [r4, #0]
 800b9aa:	1821      	adds	r1, r4, r0
 800b9ac:	428b      	cmp	r3, r1
 800b9ae:	bf01      	itttt	eq
 800b9b0:	6819      	ldreq	r1, [r3, #0]
 800b9b2:	685b      	ldreq	r3, [r3, #4]
 800b9b4:	1809      	addeq	r1, r1, r0
 800b9b6:	6021      	streq	r1, [r4, #0]
 800b9b8:	e7ed      	b.n	800b996 <_free_r+0x1e>
 800b9ba:	461a      	mov	r2, r3
 800b9bc:	685b      	ldr	r3, [r3, #4]
 800b9be:	b10b      	cbz	r3, 800b9c4 <_free_r+0x4c>
 800b9c0:	42a3      	cmp	r3, r4
 800b9c2:	d9fa      	bls.n	800b9ba <_free_r+0x42>
 800b9c4:	6811      	ldr	r1, [r2, #0]
 800b9c6:	1850      	adds	r0, r2, r1
 800b9c8:	42a0      	cmp	r0, r4
 800b9ca:	d10b      	bne.n	800b9e4 <_free_r+0x6c>
 800b9cc:	6820      	ldr	r0, [r4, #0]
 800b9ce:	4401      	add	r1, r0
 800b9d0:	1850      	adds	r0, r2, r1
 800b9d2:	4283      	cmp	r3, r0
 800b9d4:	6011      	str	r1, [r2, #0]
 800b9d6:	d1e0      	bne.n	800b99a <_free_r+0x22>
 800b9d8:	6818      	ldr	r0, [r3, #0]
 800b9da:	685b      	ldr	r3, [r3, #4]
 800b9dc:	6053      	str	r3, [r2, #4]
 800b9de:	4408      	add	r0, r1
 800b9e0:	6010      	str	r0, [r2, #0]
 800b9e2:	e7da      	b.n	800b99a <_free_r+0x22>
 800b9e4:	d902      	bls.n	800b9ec <_free_r+0x74>
 800b9e6:	230c      	movs	r3, #12
 800b9e8:	602b      	str	r3, [r5, #0]
 800b9ea:	e7d6      	b.n	800b99a <_free_r+0x22>
 800b9ec:	6820      	ldr	r0, [r4, #0]
 800b9ee:	1821      	adds	r1, r4, r0
 800b9f0:	428b      	cmp	r3, r1
 800b9f2:	bf04      	itt	eq
 800b9f4:	6819      	ldreq	r1, [r3, #0]
 800b9f6:	685b      	ldreq	r3, [r3, #4]
 800b9f8:	6063      	str	r3, [r4, #4]
 800b9fa:	bf04      	itt	eq
 800b9fc:	1809      	addeq	r1, r1, r0
 800b9fe:	6021      	streq	r1, [r4, #0]
 800ba00:	6054      	str	r4, [r2, #4]
 800ba02:	e7ca      	b.n	800b99a <_free_r+0x22>
 800ba04:	bd38      	pop	{r3, r4, r5, pc}
 800ba06:	bf00      	nop
 800ba08:	20005f44 	.word	0x20005f44

0800ba0c <sbrk_aligned>:
 800ba0c:	b570      	push	{r4, r5, r6, lr}
 800ba0e:	4e0f      	ldr	r6, [pc, #60]	@ (800ba4c <sbrk_aligned+0x40>)
 800ba10:	460c      	mov	r4, r1
 800ba12:	6831      	ldr	r1, [r6, #0]
 800ba14:	4605      	mov	r5, r0
 800ba16:	b911      	cbnz	r1, 800ba1e <sbrk_aligned+0x12>
 800ba18:	f000 fe16 	bl	800c648 <_sbrk_r>
 800ba1c:	6030      	str	r0, [r6, #0]
 800ba1e:	4621      	mov	r1, r4
 800ba20:	4628      	mov	r0, r5
 800ba22:	f000 fe11 	bl	800c648 <_sbrk_r>
 800ba26:	1c43      	adds	r3, r0, #1
 800ba28:	d103      	bne.n	800ba32 <sbrk_aligned+0x26>
 800ba2a:	f04f 34ff 	mov.w	r4, #4294967295
 800ba2e:	4620      	mov	r0, r4
 800ba30:	bd70      	pop	{r4, r5, r6, pc}
 800ba32:	1cc4      	adds	r4, r0, #3
 800ba34:	f024 0403 	bic.w	r4, r4, #3
 800ba38:	42a0      	cmp	r0, r4
 800ba3a:	d0f8      	beq.n	800ba2e <sbrk_aligned+0x22>
 800ba3c:	1a21      	subs	r1, r4, r0
 800ba3e:	4628      	mov	r0, r5
 800ba40:	f000 fe02 	bl	800c648 <_sbrk_r>
 800ba44:	3001      	adds	r0, #1
 800ba46:	d1f2      	bne.n	800ba2e <sbrk_aligned+0x22>
 800ba48:	e7ef      	b.n	800ba2a <sbrk_aligned+0x1e>
 800ba4a:	bf00      	nop
 800ba4c:	20005f40 	.word	0x20005f40

0800ba50 <_malloc_r>:
 800ba50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba54:	1ccd      	adds	r5, r1, #3
 800ba56:	f025 0503 	bic.w	r5, r5, #3
 800ba5a:	3508      	adds	r5, #8
 800ba5c:	2d0c      	cmp	r5, #12
 800ba5e:	bf38      	it	cc
 800ba60:	250c      	movcc	r5, #12
 800ba62:	2d00      	cmp	r5, #0
 800ba64:	4606      	mov	r6, r0
 800ba66:	db01      	blt.n	800ba6c <_malloc_r+0x1c>
 800ba68:	42a9      	cmp	r1, r5
 800ba6a:	d904      	bls.n	800ba76 <_malloc_r+0x26>
 800ba6c:	230c      	movs	r3, #12
 800ba6e:	6033      	str	r3, [r6, #0]
 800ba70:	2000      	movs	r0, #0
 800ba72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bb4c <_malloc_r+0xfc>
 800ba7a:	f000 f869 	bl	800bb50 <__malloc_lock>
 800ba7e:	f8d8 3000 	ldr.w	r3, [r8]
 800ba82:	461c      	mov	r4, r3
 800ba84:	bb44      	cbnz	r4, 800bad8 <_malloc_r+0x88>
 800ba86:	4629      	mov	r1, r5
 800ba88:	4630      	mov	r0, r6
 800ba8a:	f7ff ffbf 	bl	800ba0c <sbrk_aligned>
 800ba8e:	1c43      	adds	r3, r0, #1
 800ba90:	4604      	mov	r4, r0
 800ba92:	d158      	bne.n	800bb46 <_malloc_r+0xf6>
 800ba94:	f8d8 4000 	ldr.w	r4, [r8]
 800ba98:	4627      	mov	r7, r4
 800ba9a:	2f00      	cmp	r7, #0
 800ba9c:	d143      	bne.n	800bb26 <_malloc_r+0xd6>
 800ba9e:	2c00      	cmp	r4, #0
 800baa0:	d04b      	beq.n	800bb3a <_malloc_r+0xea>
 800baa2:	6823      	ldr	r3, [r4, #0]
 800baa4:	4639      	mov	r1, r7
 800baa6:	4630      	mov	r0, r6
 800baa8:	eb04 0903 	add.w	r9, r4, r3
 800baac:	f000 fdcc 	bl	800c648 <_sbrk_r>
 800bab0:	4581      	cmp	r9, r0
 800bab2:	d142      	bne.n	800bb3a <_malloc_r+0xea>
 800bab4:	6821      	ldr	r1, [r4, #0]
 800bab6:	1a6d      	subs	r5, r5, r1
 800bab8:	4629      	mov	r1, r5
 800baba:	4630      	mov	r0, r6
 800babc:	f7ff ffa6 	bl	800ba0c <sbrk_aligned>
 800bac0:	3001      	adds	r0, #1
 800bac2:	d03a      	beq.n	800bb3a <_malloc_r+0xea>
 800bac4:	6823      	ldr	r3, [r4, #0]
 800bac6:	442b      	add	r3, r5
 800bac8:	6023      	str	r3, [r4, #0]
 800baca:	f8d8 3000 	ldr.w	r3, [r8]
 800bace:	685a      	ldr	r2, [r3, #4]
 800bad0:	bb62      	cbnz	r2, 800bb2c <_malloc_r+0xdc>
 800bad2:	f8c8 7000 	str.w	r7, [r8]
 800bad6:	e00f      	b.n	800baf8 <_malloc_r+0xa8>
 800bad8:	6822      	ldr	r2, [r4, #0]
 800bada:	1b52      	subs	r2, r2, r5
 800badc:	d420      	bmi.n	800bb20 <_malloc_r+0xd0>
 800bade:	2a0b      	cmp	r2, #11
 800bae0:	d917      	bls.n	800bb12 <_malloc_r+0xc2>
 800bae2:	1961      	adds	r1, r4, r5
 800bae4:	42a3      	cmp	r3, r4
 800bae6:	6025      	str	r5, [r4, #0]
 800bae8:	bf18      	it	ne
 800baea:	6059      	strne	r1, [r3, #4]
 800baec:	6863      	ldr	r3, [r4, #4]
 800baee:	bf08      	it	eq
 800baf0:	f8c8 1000 	streq.w	r1, [r8]
 800baf4:	5162      	str	r2, [r4, r5]
 800baf6:	604b      	str	r3, [r1, #4]
 800baf8:	4630      	mov	r0, r6
 800bafa:	f000 f82f 	bl	800bb5c <__malloc_unlock>
 800bafe:	f104 000b 	add.w	r0, r4, #11
 800bb02:	1d23      	adds	r3, r4, #4
 800bb04:	f020 0007 	bic.w	r0, r0, #7
 800bb08:	1ac2      	subs	r2, r0, r3
 800bb0a:	bf1c      	itt	ne
 800bb0c:	1a1b      	subne	r3, r3, r0
 800bb0e:	50a3      	strne	r3, [r4, r2]
 800bb10:	e7af      	b.n	800ba72 <_malloc_r+0x22>
 800bb12:	6862      	ldr	r2, [r4, #4]
 800bb14:	42a3      	cmp	r3, r4
 800bb16:	bf0c      	ite	eq
 800bb18:	f8c8 2000 	streq.w	r2, [r8]
 800bb1c:	605a      	strne	r2, [r3, #4]
 800bb1e:	e7eb      	b.n	800baf8 <_malloc_r+0xa8>
 800bb20:	4623      	mov	r3, r4
 800bb22:	6864      	ldr	r4, [r4, #4]
 800bb24:	e7ae      	b.n	800ba84 <_malloc_r+0x34>
 800bb26:	463c      	mov	r4, r7
 800bb28:	687f      	ldr	r7, [r7, #4]
 800bb2a:	e7b6      	b.n	800ba9a <_malloc_r+0x4a>
 800bb2c:	461a      	mov	r2, r3
 800bb2e:	685b      	ldr	r3, [r3, #4]
 800bb30:	42a3      	cmp	r3, r4
 800bb32:	d1fb      	bne.n	800bb2c <_malloc_r+0xdc>
 800bb34:	2300      	movs	r3, #0
 800bb36:	6053      	str	r3, [r2, #4]
 800bb38:	e7de      	b.n	800baf8 <_malloc_r+0xa8>
 800bb3a:	230c      	movs	r3, #12
 800bb3c:	6033      	str	r3, [r6, #0]
 800bb3e:	4630      	mov	r0, r6
 800bb40:	f000 f80c 	bl	800bb5c <__malloc_unlock>
 800bb44:	e794      	b.n	800ba70 <_malloc_r+0x20>
 800bb46:	6005      	str	r5, [r0, #0]
 800bb48:	e7d6      	b.n	800baf8 <_malloc_r+0xa8>
 800bb4a:	bf00      	nop
 800bb4c:	20005f44 	.word	0x20005f44

0800bb50 <__malloc_lock>:
 800bb50:	4801      	ldr	r0, [pc, #4]	@ (800bb58 <__malloc_lock+0x8>)
 800bb52:	f7ff bf00 	b.w	800b956 <__retarget_lock_acquire_recursive>
 800bb56:	bf00      	nop
 800bb58:	20005f3c 	.word	0x20005f3c

0800bb5c <__malloc_unlock>:
 800bb5c:	4801      	ldr	r0, [pc, #4]	@ (800bb64 <__malloc_unlock+0x8>)
 800bb5e:	f7ff befb 	b.w	800b958 <__retarget_lock_release_recursive>
 800bb62:	bf00      	nop
 800bb64:	20005f3c 	.word	0x20005f3c

0800bb68 <__ssputs_r>:
 800bb68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb6c:	688e      	ldr	r6, [r1, #8]
 800bb6e:	461f      	mov	r7, r3
 800bb70:	42be      	cmp	r6, r7
 800bb72:	680b      	ldr	r3, [r1, #0]
 800bb74:	4682      	mov	sl, r0
 800bb76:	460c      	mov	r4, r1
 800bb78:	4690      	mov	r8, r2
 800bb7a:	d82d      	bhi.n	800bbd8 <__ssputs_r+0x70>
 800bb7c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bb80:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bb84:	d026      	beq.n	800bbd4 <__ssputs_r+0x6c>
 800bb86:	6965      	ldr	r5, [r4, #20]
 800bb88:	6909      	ldr	r1, [r1, #16]
 800bb8a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bb8e:	eba3 0901 	sub.w	r9, r3, r1
 800bb92:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bb96:	1c7b      	adds	r3, r7, #1
 800bb98:	444b      	add	r3, r9
 800bb9a:	106d      	asrs	r5, r5, #1
 800bb9c:	429d      	cmp	r5, r3
 800bb9e:	bf38      	it	cc
 800bba0:	461d      	movcc	r5, r3
 800bba2:	0553      	lsls	r3, r2, #21
 800bba4:	d527      	bpl.n	800bbf6 <__ssputs_r+0x8e>
 800bba6:	4629      	mov	r1, r5
 800bba8:	f7ff ff52 	bl	800ba50 <_malloc_r>
 800bbac:	4606      	mov	r6, r0
 800bbae:	b360      	cbz	r0, 800bc0a <__ssputs_r+0xa2>
 800bbb0:	6921      	ldr	r1, [r4, #16]
 800bbb2:	464a      	mov	r2, r9
 800bbb4:	f7ff fed1 	bl	800b95a <memcpy>
 800bbb8:	89a3      	ldrh	r3, [r4, #12]
 800bbba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bbbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbc2:	81a3      	strh	r3, [r4, #12]
 800bbc4:	6126      	str	r6, [r4, #16]
 800bbc6:	6165      	str	r5, [r4, #20]
 800bbc8:	444e      	add	r6, r9
 800bbca:	eba5 0509 	sub.w	r5, r5, r9
 800bbce:	6026      	str	r6, [r4, #0]
 800bbd0:	60a5      	str	r5, [r4, #8]
 800bbd2:	463e      	mov	r6, r7
 800bbd4:	42be      	cmp	r6, r7
 800bbd6:	d900      	bls.n	800bbda <__ssputs_r+0x72>
 800bbd8:	463e      	mov	r6, r7
 800bbda:	6820      	ldr	r0, [r4, #0]
 800bbdc:	4632      	mov	r2, r6
 800bbde:	4641      	mov	r1, r8
 800bbe0:	f000 fcf6 	bl	800c5d0 <memmove>
 800bbe4:	68a3      	ldr	r3, [r4, #8]
 800bbe6:	1b9b      	subs	r3, r3, r6
 800bbe8:	60a3      	str	r3, [r4, #8]
 800bbea:	6823      	ldr	r3, [r4, #0]
 800bbec:	4433      	add	r3, r6
 800bbee:	6023      	str	r3, [r4, #0]
 800bbf0:	2000      	movs	r0, #0
 800bbf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbf6:	462a      	mov	r2, r5
 800bbf8:	f000 fd36 	bl	800c668 <_realloc_r>
 800bbfc:	4606      	mov	r6, r0
 800bbfe:	2800      	cmp	r0, #0
 800bc00:	d1e0      	bne.n	800bbc4 <__ssputs_r+0x5c>
 800bc02:	6921      	ldr	r1, [r4, #16]
 800bc04:	4650      	mov	r0, sl
 800bc06:	f7ff feb7 	bl	800b978 <_free_r>
 800bc0a:	230c      	movs	r3, #12
 800bc0c:	f8ca 3000 	str.w	r3, [sl]
 800bc10:	89a3      	ldrh	r3, [r4, #12]
 800bc12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc16:	81a3      	strh	r3, [r4, #12]
 800bc18:	f04f 30ff 	mov.w	r0, #4294967295
 800bc1c:	e7e9      	b.n	800bbf2 <__ssputs_r+0x8a>
	...

0800bc20 <_svfiprintf_r>:
 800bc20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc24:	4698      	mov	r8, r3
 800bc26:	898b      	ldrh	r3, [r1, #12]
 800bc28:	061b      	lsls	r3, r3, #24
 800bc2a:	b09d      	sub	sp, #116	@ 0x74
 800bc2c:	4607      	mov	r7, r0
 800bc2e:	460d      	mov	r5, r1
 800bc30:	4614      	mov	r4, r2
 800bc32:	d510      	bpl.n	800bc56 <_svfiprintf_r+0x36>
 800bc34:	690b      	ldr	r3, [r1, #16]
 800bc36:	b973      	cbnz	r3, 800bc56 <_svfiprintf_r+0x36>
 800bc38:	2140      	movs	r1, #64	@ 0x40
 800bc3a:	f7ff ff09 	bl	800ba50 <_malloc_r>
 800bc3e:	6028      	str	r0, [r5, #0]
 800bc40:	6128      	str	r0, [r5, #16]
 800bc42:	b930      	cbnz	r0, 800bc52 <_svfiprintf_r+0x32>
 800bc44:	230c      	movs	r3, #12
 800bc46:	603b      	str	r3, [r7, #0]
 800bc48:	f04f 30ff 	mov.w	r0, #4294967295
 800bc4c:	b01d      	add	sp, #116	@ 0x74
 800bc4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc52:	2340      	movs	r3, #64	@ 0x40
 800bc54:	616b      	str	r3, [r5, #20]
 800bc56:	2300      	movs	r3, #0
 800bc58:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc5a:	2320      	movs	r3, #32
 800bc5c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bc60:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc64:	2330      	movs	r3, #48	@ 0x30
 800bc66:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800be04 <_svfiprintf_r+0x1e4>
 800bc6a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bc6e:	f04f 0901 	mov.w	r9, #1
 800bc72:	4623      	mov	r3, r4
 800bc74:	469a      	mov	sl, r3
 800bc76:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc7a:	b10a      	cbz	r2, 800bc80 <_svfiprintf_r+0x60>
 800bc7c:	2a25      	cmp	r2, #37	@ 0x25
 800bc7e:	d1f9      	bne.n	800bc74 <_svfiprintf_r+0x54>
 800bc80:	ebba 0b04 	subs.w	fp, sl, r4
 800bc84:	d00b      	beq.n	800bc9e <_svfiprintf_r+0x7e>
 800bc86:	465b      	mov	r3, fp
 800bc88:	4622      	mov	r2, r4
 800bc8a:	4629      	mov	r1, r5
 800bc8c:	4638      	mov	r0, r7
 800bc8e:	f7ff ff6b 	bl	800bb68 <__ssputs_r>
 800bc92:	3001      	adds	r0, #1
 800bc94:	f000 80a7 	beq.w	800bde6 <_svfiprintf_r+0x1c6>
 800bc98:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bc9a:	445a      	add	r2, fp
 800bc9c:	9209      	str	r2, [sp, #36]	@ 0x24
 800bc9e:	f89a 3000 	ldrb.w	r3, [sl]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	f000 809f 	beq.w	800bde6 <_svfiprintf_r+0x1c6>
 800bca8:	2300      	movs	r3, #0
 800bcaa:	f04f 32ff 	mov.w	r2, #4294967295
 800bcae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bcb2:	f10a 0a01 	add.w	sl, sl, #1
 800bcb6:	9304      	str	r3, [sp, #16]
 800bcb8:	9307      	str	r3, [sp, #28]
 800bcba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bcbe:	931a      	str	r3, [sp, #104]	@ 0x68
 800bcc0:	4654      	mov	r4, sl
 800bcc2:	2205      	movs	r2, #5
 800bcc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcc8:	484e      	ldr	r0, [pc, #312]	@ (800be04 <_svfiprintf_r+0x1e4>)
 800bcca:	f7f4 fa81 	bl	80001d0 <memchr>
 800bcce:	9a04      	ldr	r2, [sp, #16]
 800bcd0:	b9d8      	cbnz	r0, 800bd0a <_svfiprintf_r+0xea>
 800bcd2:	06d0      	lsls	r0, r2, #27
 800bcd4:	bf44      	itt	mi
 800bcd6:	2320      	movmi	r3, #32
 800bcd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bcdc:	0711      	lsls	r1, r2, #28
 800bcde:	bf44      	itt	mi
 800bce0:	232b      	movmi	r3, #43	@ 0x2b
 800bce2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bce6:	f89a 3000 	ldrb.w	r3, [sl]
 800bcea:	2b2a      	cmp	r3, #42	@ 0x2a
 800bcec:	d015      	beq.n	800bd1a <_svfiprintf_r+0xfa>
 800bcee:	9a07      	ldr	r2, [sp, #28]
 800bcf0:	4654      	mov	r4, sl
 800bcf2:	2000      	movs	r0, #0
 800bcf4:	f04f 0c0a 	mov.w	ip, #10
 800bcf8:	4621      	mov	r1, r4
 800bcfa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bcfe:	3b30      	subs	r3, #48	@ 0x30
 800bd00:	2b09      	cmp	r3, #9
 800bd02:	d94b      	bls.n	800bd9c <_svfiprintf_r+0x17c>
 800bd04:	b1b0      	cbz	r0, 800bd34 <_svfiprintf_r+0x114>
 800bd06:	9207      	str	r2, [sp, #28]
 800bd08:	e014      	b.n	800bd34 <_svfiprintf_r+0x114>
 800bd0a:	eba0 0308 	sub.w	r3, r0, r8
 800bd0e:	fa09 f303 	lsl.w	r3, r9, r3
 800bd12:	4313      	orrs	r3, r2
 800bd14:	9304      	str	r3, [sp, #16]
 800bd16:	46a2      	mov	sl, r4
 800bd18:	e7d2      	b.n	800bcc0 <_svfiprintf_r+0xa0>
 800bd1a:	9b03      	ldr	r3, [sp, #12]
 800bd1c:	1d19      	adds	r1, r3, #4
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	9103      	str	r1, [sp, #12]
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	bfbb      	ittet	lt
 800bd26:	425b      	neglt	r3, r3
 800bd28:	f042 0202 	orrlt.w	r2, r2, #2
 800bd2c:	9307      	strge	r3, [sp, #28]
 800bd2e:	9307      	strlt	r3, [sp, #28]
 800bd30:	bfb8      	it	lt
 800bd32:	9204      	strlt	r2, [sp, #16]
 800bd34:	7823      	ldrb	r3, [r4, #0]
 800bd36:	2b2e      	cmp	r3, #46	@ 0x2e
 800bd38:	d10a      	bne.n	800bd50 <_svfiprintf_r+0x130>
 800bd3a:	7863      	ldrb	r3, [r4, #1]
 800bd3c:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd3e:	d132      	bne.n	800bda6 <_svfiprintf_r+0x186>
 800bd40:	9b03      	ldr	r3, [sp, #12]
 800bd42:	1d1a      	adds	r2, r3, #4
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	9203      	str	r2, [sp, #12]
 800bd48:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bd4c:	3402      	adds	r4, #2
 800bd4e:	9305      	str	r3, [sp, #20]
 800bd50:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800be14 <_svfiprintf_r+0x1f4>
 800bd54:	7821      	ldrb	r1, [r4, #0]
 800bd56:	2203      	movs	r2, #3
 800bd58:	4650      	mov	r0, sl
 800bd5a:	f7f4 fa39 	bl	80001d0 <memchr>
 800bd5e:	b138      	cbz	r0, 800bd70 <_svfiprintf_r+0x150>
 800bd60:	9b04      	ldr	r3, [sp, #16]
 800bd62:	eba0 000a 	sub.w	r0, r0, sl
 800bd66:	2240      	movs	r2, #64	@ 0x40
 800bd68:	4082      	lsls	r2, r0
 800bd6a:	4313      	orrs	r3, r2
 800bd6c:	3401      	adds	r4, #1
 800bd6e:	9304      	str	r3, [sp, #16]
 800bd70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd74:	4824      	ldr	r0, [pc, #144]	@ (800be08 <_svfiprintf_r+0x1e8>)
 800bd76:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bd7a:	2206      	movs	r2, #6
 800bd7c:	f7f4 fa28 	bl	80001d0 <memchr>
 800bd80:	2800      	cmp	r0, #0
 800bd82:	d036      	beq.n	800bdf2 <_svfiprintf_r+0x1d2>
 800bd84:	4b21      	ldr	r3, [pc, #132]	@ (800be0c <_svfiprintf_r+0x1ec>)
 800bd86:	bb1b      	cbnz	r3, 800bdd0 <_svfiprintf_r+0x1b0>
 800bd88:	9b03      	ldr	r3, [sp, #12]
 800bd8a:	3307      	adds	r3, #7
 800bd8c:	f023 0307 	bic.w	r3, r3, #7
 800bd90:	3308      	adds	r3, #8
 800bd92:	9303      	str	r3, [sp, #12]
 800bd94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd96:	4433      	add	r3, r6
 800bd98:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd9a:	e76a      	b.n	800bc72 <_svfiprintf_r+0x52>
 800bd9c:	fb0c 3202 	mla	r2, ip, r2, r3
 800bda0:	460c      	mov	r4, r1
 800bda2:	2001      	movs	r0, #1
 800bda4:	e7a8      	b.n	800bcf8 <_svfiprintf_r+0xd8>
 800bda6:	2300      	movs	r3, #0
 800bda8:	3401      	adds	r4, #1
 800bdaa:	9305      	str	r3, [sp, #20]
 800bdac:	4619      	mov	r1, r3
 800bdae:	f04f 0c0a 	mov.w	ip, #10
 800bdb2:	4620      	mov	r0, r4
 800bdb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bdb8:	3a30      	subs	r2, #48	@ 0x30
 800bdba:	2a09      	cmp	r2, #9
 800bdbc:	d903      	bls.n	800bdc6 <_svfiprintf_r+0x1a6>
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d0c6      	beq.n	800bd50 <_svfiprintf_r+0x130>
 800bdc2:	9105      	str	r1, [sp, #20]
 800bdc4:	e7c4      	b.n	800bd50 <_svfiprintf_r+0x130>
 800bdc6:	fb0c 2101 	mla	r1, ip, r1, r2
 800bdca:	4604      	mov	r4, r0
 800bdcc:	2301      	movs	r3, #1
 800bdce:	e7f0      	b.n	800bdb2 <_svfiprintf_r+0x192>
 800bdd0:	ab03      	add	r3, sp, #12
 800bdd2:	9300      	str	r3, [sp, #0]
 800bdd4:	462a      	mov	r2, r5
 800bdd6:	4b0e      	ldr	r3, [pc, #56]	@ (800be10 <_svfiprintf_r+0x1f0>)
 800bdd8:	a904      	add	r1, sp, #16
 800bdda:	4638      	mov	r0, r7
 800bddc:	f3af 8000 	nop.w
 800bde0:	1c42      	adds	r2, r0, #1
 800bde2:	4606      	mov	r6, r0
 800bde4:	d1d6      	bne.n	800bd94 <_svfiprintf_r+0x174>
 800bde6:	89ab      	ldrh	r3, [r5, #12]
 800bde8:	065b      	lsls	r3, r3, #25
 800bdea:	f53f af2d 	bmi.w	800bc48 <_svfiprintf_r+0x28>
 800bdee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bdf0:	e72c      	b.n	800bc4c <_svfiprintf_r+0x2c>
 800bdf2:	ab03      	add	r3, sp, #12
 800bdf4:	9300      	str	r3, [sp, #0]
 800bdf6:	462a      	mov	r2, r5
 800bdf8:	4b05      	ldr	r3, [pc, #20]	@ (800be10 <_svfiprintf_r+0x1f0>)
 800bdfa:	a904      	add	r1, sp, #16
 800bdfc:	4638      	mov	r0, r7
 800bdfe:	f000 f9bb 	bl	800c178 <_printf_i>
 800be02:	e7ed      	b.n	800bde0 <_svfiprintf_r+0x1c0>
 800be04:	0800cd55 	.word	0x0800cd55
 800be08:	0800cd5f 	.word	0x0800cd5f
 800be0c:	00000000 	.word	0x00000000
 800be10:	0800bb69 	.word	0x0800bb69
 800be14:	0800cd5b 	.word	0x0800cd5b

0800be18 <__sfputc_r>:
 800be18:	6893      	ldr	r3, [r2, #8]
 800be1a:	3b01      	subs	r3, #1
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	b410      	push	{r4}
 800be20:	6093      	str	r3, [r2, #8]
 800be22:	da08      	bge.n	800be36 <__sfputc_r+0x1e>
 800be24:	6994      	ldr	r4, [r2, #24]
 800be26:	42a3      	cmp	r3, r4
 800be28:	db01      	blt.n	800be2e <__sfputc_r+0x16>
 800be2a:	290a      	cmp	r1, #10
 800be2c:	d103      	bne.n	800be36 <__sfputc_r+0x1e>
 800be2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be32:	f7ff bc24 	b.w	800b67e <__swbuf_r>
 800be36:	6813      	ldr	r3, [r2, #0]
 800be38:	1c58      	adds	r0, r3, #1
 800be3a:	6010      	str	r0, [r2, #0]
 800be3c:	7019      	strb	r1, [r3, #0]
 800be3e:	4608      	mov	r0, r1
 800be40:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be44:	4770      	bx	lr

0800be46 <__sfputs_r>:
 800be46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be48:	4606      	mov	r6, r0
 800be4a:	460f      	mov	r7, r1
 800be4c:	4614      	mov	r4, r2
 800be4e:	18d5      	adds	r5, r2, r3
 800be50:	42ac      	cmp	r4, r5
 800be52:	d101      	bne.n	800be58 <__sfputs_r+0x12>
 800be54:	2000      	movs	r0, #0
 800be56:	e007      	b.n	800be68 <__sfputs_r+0x22>
 800be58:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be5c:	463a      	mov	r2, r7
 800be5e:	4630      	mov	r0, r6
 800be60:	f7ff ffda 	bl	800be18 <__sfputc_r>
 800be64:	1c43      	adds	r3, r0, #1
 800be66:	d1f3      	bne.n	800be50 <__sfputs_r+0xa>
 800be68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800be6c <_vfiprintf_r>:
 800be6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be70:	460d      	mov	r5, r1
 800be72:	b09d      	sub	sp, #116	@ 0x74
 800be74:	4614      	mov	r4, r2
 800be76:	4698      	mov	r8, r3
 800be78:	4606      	mov	r6, r0
 800be7a:	b118      	cbz	r0, 800be84 <_vfiprintf_r+0x18>
 800be7c:	6a03      	ldr	r3, [r0, #32]
 800be7e:	b90b      	cbnz	r3, 800be84 <_vfiprintf_r+0x18>
 800be80:	f7ff fade 	bl	800b440 <__sinit>
 800be84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800be86:	07d9      	lsls	r1, r3, #31
 800be88:	d405      	bmi.n	800be96 <_vfiprintf_r+0x2a>
 800be8a:	89ab      	ldrh	r3, [r5, #12]
 800be8c:	059a      	lsls	r2, r3, #22
 800be8e:	d402      	bmi.n	800be96 <_vfiprintf_r+0x2a>
 800be90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800be92:	f7ff fd60 	bl	800b956 <__retarget_lock_acquire_recursive>
 800be96:	89ab      	ldrh	r3, [r5, #12]
 800be98:	071b      	lsls	r3, r3, #28
 800be9a:	d501      	bpl.n	800bea0 <_vfiprintf_r+0x34>
 800be9c:	692b      	ldr	r3, [r5, #16]
 800be9e:	b99b      	cbnz	r3, 800bec8 <_vfiprintf_r+0x5c>
 800bea0:	4629      	mov	r1, r5
 800bea2:	4630      	mov	r0, r6
 800bea4:	f7ff fc2a 	bl	800b6fc <__swsetup_r>
 800bea8:	b170      	cbz	r0, 800bec8 <_vfiprintf_r+0x5c>
 800beaa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800beac:	07dc      	lsls	r4, r3, #31
 800beae:	d504      	bpl.n	800beba <_vfiprintf_r+0x4e>
 800beb0:	f04f 30ff 	mov.w	r0, #4294967295
 800beb4:	b01d      	add	sp, #116	@ 0x74
 800beb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800beba:	89ab      	ldrh	r3, [r5, #12]
 800bebc:	0598      	lsls	r0, r3, #22
 800bebe:	d4f7      	bmi.n	800beb0 <_vfiprintf_r+0x44>
 800bec0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bec2:	f7ff fd49 	bl	800b958 <__retarget_lock_release_recursive>
 800bec6:	e7f3      	b.n	800beb0 <_vfiprintf_r+0x44>
 800bec8:	2300      	movs	r3, #0
 800beca:	9309      	str	r3, [sp, #36]	@ 0x24
 800becc:	2320      	movs	r3, #32
 800bece:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bed2:	f8cd 800c 	str.w	r8, [sp, #12]
 800bed6:	2330      	movs	r3, #48	@ 0x30
 800bed8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c088 <_vfiprintf_r+0x21c>
 800bedc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bee0:	f04f 0901 	mov.w	r9, #1
 800bee4:	4623      	mov	r3, r4
 800bee6:	469a      	mov	sl, r3
 800bee8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800beec:	b10a      	cbz	r2, 800bef2 <_vfiprintf_r+0x86>
 800beee:	2a25      	cmp	r2, #37	@ 0x25
 800bef0:	d1f9      	bne.n	800bee6 <_vfiprintf_r+0x7a>
 800bef2:	ebba 0b04 	subs.w	fp, sl, r4
 800bef6:	d00b      	beq.n	800bf10 <_vfiprintf_r+0xa4>
 800bef8:	465b      	mov	r3, fp
 800befa:	4622      	mov	r2, r4
 800befc:	4629      	mov	r1, r5
 800befe:	4630      	mov	r0, r6
 800bf00:	f7ff ffa1 	bl	800be46 <__sfputs_r>
 800bf04:	3001      	adds	r0, #1
 800bf06:	f000 80a7 	beq.w	800c058 <_vfiprintf_r+0x1ec>
 800bf0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf0c:	445a      	add	r2, fp
 800bf0e:	9209      	str	r2, [sp, #36]	@ 0x24
 800bf10:	f89a 3000 	ldrb.w	r3, [sl]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	f000 809f 	beq.w	800c058 <_vfiprintf_r+0x1ec>
 800bf1a:	2300      	movs	r3, #0
 800bf1c:	f04f 32ff 	mov.w	r2, #4294967295
 800bf20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf24:	f10a 0a01 	add.w	sl, sl, #1
 800bf28:	9304      	str	r3, [sp, #16]
 800bf2a:	9307      	str	r3, [sp, #28]
 800bf2c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bf30:	931a      	str	r3, [sp, #104]	@ 0x68
 800bf32:	4654      	mov	r4, sl
 800bf34:	2205      	movs	r2, #5
 800bf36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf3a:	4853      	ldr	r0, [pc, #332]	@ (800c088 <_vfiprintf_r+0x21c>)
 800bf3c:	f7f4 f948 	bl	80001d0 <memchr>
 800bf40:	9a04      	ldr	r2, [sp, #16]
 800bf42:	b9d8      	cbnz	r0, 800bf7c <_vfiprintf_r+0x110>
 800bf44:	06d1      	lsls	r1, r2, #27
 800bf46:	bf44      	itt	mi
 800bf48:	2320      	movmi	r3, #32
 800bf4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bf4e:	0713      	lsls	r3, r2, #28
 800bf50:	bf44      	itt	mi
 800bf52:	232b      	movmi	r3, #43	@ 0x2b
 800bf54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bf58:	f89a 3000 	ldrb.w	r3, [sl]
 800bf5c:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf5e:	d015      	beq.n	800bf8c <_vfiprintf_r+0x120>
 800bf60:	9a07      	ldr	r2, [sp, #28]
 800bf62:	4654      	mov	r4, sl
 800bf64:	2000      	movs	r0, #0
 800bf66:	f04f 0c0a 	mov.w	ip, #10
 800bf6a:	4621      	mov	r1, r4
 800bf6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf70:	3b30      	subs	r3, #48	@ 0x30
 800bf72:	2b09      	cmp	r3, #9
 800bf74:	d94b      	bls.n	800c00e <_vfiprintf_r+0x1a2>
 800bf76:	b1b0      	cbz	r0, 800bfa6 <_vfiprintf_r+0x13a>
 800bf78:	9207      	str	r2, [sp, #28]
 800bf7a:	e014      	b.n	800bfa6 <_vfiprintf_r+0x13a>
 800bf7c:	eba0 0308 	sub.w	r3, r0, r8
 800bf80:	fa09 f303 	lsl.w	r3, r9, r3
 800bf84:	4313      	orrs	r3, r2
 800bf86:	9304      	str	r3, [sp, #16]
 800bf88:	46a2      	mov	sl, r4
 800bf8a:	e7d2      	b.n	800bf32 <_vfiprintf_r+0xc6>
 800bf8c:	9b03      	ldr	r3, [sp, #12]
 800bf8e:	1d19      	adds	r1, r3, #4
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	9103      	str	r1, [sp, #12]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	bfbb      	ittet	lt
 800bf98:	425b      	neglt	r3, r3
 800bf9a:	f042 0202 	orrlt.w	r2, r2, #2
 800bf9e:	9307      	strge	r3, [sp, #28]
 800bfa0:	9307      	strlt	r3, [sp, #28]
 800bfa2:	bfb8      	it	lt
 800bfa4:	9204      	strlt	r2, [sp, #16]
 800bfa6:	7823      	ldrb	r3, [r4, #0]
 800bfa8:	2b2e      	cmp	r3, #46	@ 0x2e
 800bfaa:	d10a      	bne.n	800bfc2 <_vfiprintf_r+0x156>
 800bfac:	7863      	ldrb	r3, [r4, #1]
 800bfae:	2b2a      	cmp	r3, #42	@ 0x2a
 800bfb0:	d132      	bne.n	800c018 <_vfiprintf_r+0x1ac>
 800bfb2:	9b03      	ldr	r3, [sp, #12]
 800bfb4:	1d1a      	adds	r2, r3, #4
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	9203      	str	r2, [sp, #12]
 800bfba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bfbe:	3402      	adds	r4, #2
 800bfc0:	9305      	str	r3, [sp, #20]
 800bfc2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c098 <_vfiprintf_r+0x22c>
 800bfc6:	7821      	ldrb	r1, [r4, #0]
 800bfc8:	2203      	movs	r2, #3
 800bfca:	4650      	mov	r0, sl
 800bfcc:	f7f4 f900 	bl	80001d0 <memchr>
 800bfd0:	b138      	cbz	r0, 800bfe2 <_vfiprintf_r+0x176>
 800bfd2:	9b04      	ldr	r3, [sp, #16]
 800bfd4:	eba0 000a 	sub.w	r0, r0, sl
 800bfd8:	2240      	movs	r2, #64	@ 0x40
 800bfda:	4082      	lsls	r2, r0
 800bfdc:	4313      	orrs	r3, r2
 800bfde:	3401      	adds	r4, #1
 800bfe0:	9304      	str	r3, [sp, #16]
 800bfe2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfe6:	4829      	ldr	r0, [pc, #164]	@ (800c08c <_vfiprintf_r+0x220>)
 800bfe8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bfec:	2206      	movs	r2, #6
 800bfee:	f7f4 f8ef 	bl	80001d0 <memchr>
 800bff2:	2800      	cmp	r0, #0
 800bff4:	d03f      	beq.n	800c076 <_vfiprintf_r+0x20a>
 800bff6:	4b26      	ldr	r3, [pc, #152]	@ (800c090 <_vfiprintf_r+0x224>)
 800bff8:	bb1b      	cbnz	r3, 800c042 <_vfiprintf_r+0x1d6>
 800bffa:	9b03      	ldr	r3, [sp, #12]
 800bffc:	3307      	adds	r3, #7
 800bffe:	f023 0307 	bic.w	r3, r3, #7
 800c002:	3308      	adds	r3, #8
 800c004:	9303      	str	r3, [sp, #12]
 800c006:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c008:	443b      	add	r3, r7
 800c00a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c00c:	e76a      	b.n	800bee4 <_vfiprintf_r+0x78>
 800c00e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c012:	460c      	mov	r4, r1
 800c014:	2001      	movs	r0, #1
 800c016:	e7a8      	b.n	800bf6a <_vfiprintf_r+0xfe>
 800c018:	2300      	movs	r3, #0
 800c01a:	3401      	adds	r4, #1
 800c01c:	9305      	str	r3, [sp, #20]
 800c01e:	4619      	mov	r1, r3
 800c020:	f04f 0c0a 	mov.w	ip, #10
 800c024:	4620      	mov	r0, r4
 800c026:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c02a:	3a30      	subs	r2, #48	@ 0x30
 800c02c:	2a09      	cmp	r2, #9
 800c02e:	d903      	bls.n	800c038 <_vfiprintf_r+0x1cc>
 800c030:	2b00      	cmp	r3, #0
 800c032:	d0c6      	beq.n	800bfc2 <_vfiprintf_r+0x156>
 800c034:	9105      	str	r1, [sp, #20]
 800c036:	e7c4      	b.n	800bfc2 <_vfiprintf_r+0x156>
 800c038:	fb0c 2101 	mla	r1, ip, r1, r2
 800c03c:	4604      	mov	r4, r0
 800c03e:	2301      	movs	r3, #1
 800c040:	e7f0      	b.n	800c024 <_vfiprintf_r+0x1b8>
 800c042:	ab03      	add	r3, sp, #12
 800c044:	9300      	str	r3, [sp, #0]
 800c046:	462a      	mov	r2, r5
 800c048:	4b12      	ldr	r3, [pc, #72]	@ (800c094 <_vfiprintf_r+0x228>)
 800c04a:	a904      	add	r1, sp, #16
 800c04c:	4630      	mov	r0, r6
 800c04e:	f3af 8000 	nop.w
 800c052:	4607      	mov	r7, r0
 800c054:	1c78      	adds	r0, r7, #1
 800c056:	d1d6      	bne.n	800c006 <_vfiprintf_r+0x19a>
 800c058:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c05a:	07d9      	lsls	r1, r3, #31
 800c05c:	d405      	bmi.n	800c06a <_vfiprintf_r+0x1fe>
 800c05e:	89ab      	ldrh	r3, [r5, #12]
 800c060:	059a      	lsls	r2, r3, #22
 800c062:	d402      	bmi.n	800c06a <_vfiprintf_r+0x1fe>
 800c064:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c066:	f7ff fc77 	bl	800b958 <__retarget_lock_release_recursive>
 800c06a:	89ab      	ldrh	r3, [r5, #12]
 800c06c:	065b      	lsls	r3, r3, #25
 800c06e:	f53f af1f 	bmi.w	800beb0 <_vfiprintf_r+0x44>
 800c072:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c074:	e71e      	b.n	800beb4 <_vfiprintf_r+0x48>
 800c076:	ab03      	add	r3, sp, #12
 800c078:	9300      	str	r3, [sp, #0]
 800c07a:	462a      	mov	r2, r5
 800c07c:	4b05      	ldr	r3, [pc, #20]	@ (800c094 <_vfiprintf_r+0x228>)
 800c07e:	a904      	add	r1, sp, #16
 800c080:	4630      	mov	r0, r6
 800c082:	f000 f879 	bl	800c178 <_printf_i>
 800c086:	e7e4      	b.n	800c052 <_vfiprintf_r+0x1e6>
 800c088:	0800cd55 	.word	0x0800cd55
 800c08c:	0800cd5f 	.word	0x0800cd5f
 800c090:	00000000 	.word	0x00000000
 800c094:	0800be47 	.word	0x0800be47
 800c098:	0800cd5b 	.word	0x0800cd5b

0800c09c <_printf_common>:
 800c09c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c0a0:	4616      	mov	r6, r2
 800c0a2:	4698      	mov	r8, r3
 800c0a4:	688a      	ldr	r2, [r1, #8]
 800c0a6:	690b      	ldr	r3, [r1, #16]
 800c0a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c0ac:	4293      	cmp	r3, r2
 800c0ae:	bfb8      	it	lt
 800c0b0:	4613      	movlt	r3, r2
 800c0b2:	6033      	str	r3, [r6, #0]
 800c0b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c0b8:	4607      	mov	r7, r0
 800c0ba:	460c      	mov	r4, r1
 800c0bc:	b10a      	cbz	r2, 800c0c2 <_printf_common+0x26>
 800c0be:	3301      	adds	r3, #1
 800c0c0:	6033      	str	r3, [r6, #0]
 800c0c2:	6823      	ldr	r3, [r4, #0]
 800c0c4:	0699      	lsls	r1, r3, #26
 800c0c6:	bf42      	ittt	mi
 800c0c8:	6833      	ldrmi	r3, [r6, #0]
 800c0ca:	3302      	addmi	r3, #2
 800c0cc:	6033      	strmi	r3, [r6, #0]
 800c0ce:	6825      	ldr	r5, [r4, #0]
 800c0d0:	f015 0506 	ands.w	r5, r5, #6
 800c0d4:	d106      	bne.n	800c0e4 <_printf_common+0x48>
 800c0d6:	f104 0a19 	add.w	sl, r4, #25
 800c0da:	68e3      	ldr	r3, [r4, #12]
 800c0dc:	6832      	ldr	r2, [r6, #0]
 800c0de:	1a9b      	subs	r3, r3, r2
 800c0e0:	42ab      	cmp	r3, r5
 800c0e2:	dc26      	bgt.n	800c132 <_printf_common+0x96>
 800c0e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c0e8:	6822      	ldr	r2, [r4, #0]
 800c0ea:	3b00      	subs	r3, #0
 800c0ec:	bf18      	it	ne
 800c0ee:	2301      	movne	r3, #1
 800c0f0:	0692      	lsls	r2, r2, #26
 800c0f2:	d42b      	bmi.n	800c14c <_printf_common+0xb0>
 800c0f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c0f8:	4641      	mov	r1, r8
 800c0fa:	4638      	mov	r0, r7
 800c0fc:	47c8      	blx	r9
 800c0fe:	3001      	adds	r0, #1
 800c100:	d01e      	beq.n	800c140 <_printf_common+0xa4>
 800c102:	6823      	ldr	r3, [r4, #0]
 800c104:	6922      	ldr	r2, [r4, #16]
 800c106:	f003 0306 	and.w	r3, r3, #6
 800c10a:	2b04      	cmp	r3, #4
 800c10c:	bf02      	ittt	eq
 800c10e:	68e5      	ldreq	r5, [r4, #12]
 800c110:	6833      	ldreq	r3, [r6, #0]
 800c112:	1aed      	subeq	r5, r5, r3
 800c114:	68a3      	ldr	r3, [r4, #8]
 800c116:	bf0c      	ite	eq
 800c118:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c11c:	2500      	movne	r5, #0
 800c11e:	4293      	cmp	r3, r2
 800c120:	bfc4      	itt	gt
 800c122:	1a9b      	subgt	r3, r3, r2
 800c124:	18ed      	addgt	r5, r5, r3
 800c126:	2600      	movs	r6, #0
 800c128:	341a      	adds	r4, #26
 800c12a:	42b5      	cmp	r5, r6
 800c12c:	d11a      	bne.n	800c164 <_printf_common+0xc8>
 800c12e:	2000      	movs	r0, #0
 800c130:	e008      	b.n	800c144 <_printf_common+0xa8>
 800c132:	2301      	movs	r3, #1
 800c134:	4652      	mov	r2, sl
 800c136:	4641      	mov	r1, r8
 800c138:	4638      	mov	r0, r7
 800c13a:	47c8      	blx	r9
 800c13c:	3001      	adds	r0, #1
 800c13e:	d103      	bne.n	800c148 <_printf_common+0xac>
 800c140:	f04f 30ff 	mov.w	r0, #4294967295
 800c144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c148:	3501      	adds	r5, #1
 800c14a:	e7c6      	b.n	800c0da <_printf_common+0x3e>
 800c14c:	18e1      	adds	r1, r4, r3
 800c14e:	1c5a      	adds	r2, r3, #1
 800c150:	2030      	movs	r0, #48	@ 0x30
 800c152:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c156:	4422      	add	r2, r4
 800c158:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c15c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c160:	3302      	adds	r3, #2
 800c162:	e7c7      	b.n	800c0f4 <_printf_common+0x58>
 800c164:	2301      	movs	r3, #1
 800c166:	4622      	mov	r2, r4
 800c168:	4641      	mov	r1, r8
 800c16a:	4638      	mov	r0, r7
 800c16c:	47c8      	blx	r9
 800c16e:	3001      	adds	r0, #1
 800c170:	d0e6      	beq.n	800c140 <_printf_common+0xa4>
 800c172:	3601      	adds	r6, #1
 800c174:	e7d9      	b.n	800c12a <_printf_common+0x8e>
	...

0800c178 <_printf_i>:
 800c178:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c17c:	7e0f      	ldrb	r7, [r1, #24]
 800c17e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c180:	2f78      	cmp	r7, #120	@ 0x78
 800c182:	4691      	mov	r9, r2
 800c184:	4680      	mov	r8, r0
 800c186:	460c      	mov	r4, r1
 800c188:	469a      	mov	sl, r3
 800c18a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c18e:	d807      	bhi.n	800c1a0 <_printf_i+0x28>
 800c190:	2f62      	cmp	r7, #98	@ 0x62
 800c192:	d80a      	bhi.n	800c1aa <_printf_i+0x32>
 800c194:	2f00      	cmp	r7, #0
 800c196:	f000 80d1 	beq.w	800c33c <_printf_i+0x1c4>
 800c19a:	2f58      	cmp	r7, #88	@ 0x58
 800c19c:	f000 80b8 	beq.w	800c310 <_printf_i+0x198>
 800c1a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c1a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c1a8:	e03a      	b.n	800c220 <_printf_i+0xa8>
 800c1aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c1ae:	2b15      	cmp	r3, #21
 800c1b0:	d8f6      	bhi.n	800c1a0 <_printf_i+0x28>
 800c1b2:	a101      	add	r1, pc, #4	@ (adr r1, 800c1b8 <_printf_i+0x40>)
 800c1b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c1b8:	0800c211 	.word	0x0800c211
 800c1bc:	0800c225 	.word	0x0800c225
 800c1c0:	0800c1a1 	.word	0x0800c1a1
 800c1c4:	0800c1a1 	.word	0x0800c1a1
 800c1c8:	0800c1a1 	.word	0x0800c1a1
 800c1cc:	0800c1a1 	.word	0x0800c1a1
 800c1d0:	0800c225 	.word	0x0800c225
 800c1d4:	0800c1a1 	.word	0x0800c1a1
 800c1d8:	0800c1a1 	.word	0x0800c1a1
 800c1dc:	0800c1a1 	.word	0x0800c1a1
 800c1e0:	0800c1a1 	.word	0x0800c1a1
 800c1e4:	0800c323 	.word	0x0800c323
 800c1e8:	0800c24f 	.word	0x0800c24f
 800c1ec:	0800c2dd 	.word	0x0800c2dd
 800c1f0:	0800c1a1 	.word	0x0800c1a1
 800c1f4:	0800c1a1 	.word	0x0800c1a1
 800c1f8:	0800c345 	.word	0x0800c345
 800c1fc:	0800c1a1 	.word	0x0800c1a1
 800c200:	0800c24f 	.word	0x0800c24f
 800c204:	0800c1a1 	.word	0x0800c1a1
 800c208:	0800c1a1 	.word	0x0800c1a1
 800c20c:	0800c2e5 	.word	0x0800c2e5
 800c210:	6833      	ldr	r3, [r6, #0]
 800c212:	1d1a      	adds	r2, r3, #4
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	6032      	str	r2, [r6, #0]
 800c218:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c21c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c220:	2301      	movs	r3, #1
 800c222:	e09c      	b.n	800c35e <_printf_i+0x1e6>
 800c224:	6833      	ldr	r3, [r6, #0]
 800c226:	6820      	ldr	r0, [r4, #0]
 800c228:	1d19      	adds	r1, r3, #4
 800c22a:	6031      	str	r1, [r6, #0]
 800c22c:	0606      	lsls	r6, r0, #24
 800c22e:	d501      	bpl.n	800c234 <_printf_i+0xbc>
 800c230:	681d      	ldr	r5, [r3, #0]
 800c232:	e003      	b.n	800c23c <_printf_i+0xc4>
 800c234:	0645      	lsls	r5, r0, #25
 800c236:	d5fb      	bpl.n	800c230 <_printf_i+0xb8>
 800c238:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c23c:	2d00      	cmp	r5, #0
 800c23e:	da03      	bge.n	800c248 <_printf_i+0xd0>
 800c240:	232d      	movs	r3, #45	@ 0x2d
 800c242:	426d      	negs	r5, r5
 800c244:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c248:	4858      	ldr	r0, [pc, #352]	@ (800c3ac <_printf_i+0x234>)
 800c24a:	230a      	movs	r3, #10
 800c24c:	e011      	b.n	800c272 <_printf_i+0xfa>
 800c24e:	6821      	ldr	r1, [r4, #0]
 800c250:	6833      	ldr	r3, [r6, #0]
 800c252:	0608      	lsls	r0, r1, #24
 800c254:	f853 5b04 	ldr.w	r5, [r3], #4
 800c258:	d402      	bmi.n	800c260 <_printf_i+0xe8>
 800c25a:	0649      	lsls	r1, r1, #25
 800c25c:	bf48      	it	mi
 800c25e:	b2ad      	uxthmi	r5, r5
 800c260:	2f6f      	cmp	r7, #111	@ 0x6f
 800c262:	4852      	ldr	r0, [pc, #328]	@ (800c3ac <_printf_i+0x234>)
 800c264:	6033      	str	r3, [r6, #0]
 800c266:	bf14      	ite	ne
 800c268:	230a      	movne	r3, #10
 800c26a:	2308      	moveq	r3, #8
 800c26c:	2100      	movs	r1, #0
 800c26e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c272:	6866      	ldr	r6, [r4, #4]
 800c274:	60a6      	str	r6, [r4, #8]
 800c276:	2e00      	cmp	r6, #0
 800c278:	db05      	blt.n	800c286 <_printf_i+0x10e>
 800c27a:	6821      	ldr	r1, [r4, #0]
 800c27c:	432e      	orrs	r6, r5
 800c27e:	f021 0104 	bic.w	r1, r1, #4
 800c282:	6021      	str	r1, [r4, #0]
 800c284:	d04b      	beq.n	800c31e <_printf_i+0x1a6>
 800c286:	4616      	mov	r6, r2
 800c288:	fbb5 f1f3 	udiv	r1, r5, r3
 800c28c:	fb03 5711 	mls	r7, r3, r1, r5
 800c290:	5dc7      	ldrb	r7, [r0, r7]
 800c292:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c296:	462f      	mov	r7, r5
 800c298:	42bb      	cmp	r3, r7
 800c29a:	460d      	mov	r5, r1
 800c29c:	d9f4      	bls.n	800c288 <_printf_i+0x110>
 800c29e:	2b08      	cmp	r3, #8
 800c2a0:	d10b      	bne.n	800c2ba <_printf_i+0x142>
 800c2a2:	6823      	ldr	r3, [r4, #0]
 800c2a4:	07df      	lsls	r7, r3, #31
 800c2a6:	d508      	bpl.n	800c2ba <_printf_i+0x142>
 800c2a8:	6923      	ldr	r3, [r4, #16]
 800c2aa:	6861      	ldr	r1, [r4, #4]
 800c2ac:	4299      	cmp	r1, r3
 800c2ae:	bfde      	ittt	le
 800c2b0:	2330      	movle	r3, #48	@ 0x30
 800c2b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c2b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c2ba:	1b92      	subs	r2, r2, r6
 800c2bc:	6122      	str	r2, [r4, #16]
 800c2be:	f8cd a000 	str.w	sl, [sp]
 800c2c2:	464b      	mov	r3, r9
 800c2c4:	aa03      	add	r2, sp, #12
 800c2c6:	4621      	mov	r1, r4
 800c2c8:	4640      	mov	r0, r8
 800c2ca:	f7ff fee7 	bl	800c09c <_printf_common>
 800c2ce:	3001      	adds	r0, #1
 800c2d0:	d14a      	bne.n	800c368 <_printf_i+0x1f0>
 800c2d2:	f04f 30ff 	mov.w	r0, #4294967295
 800c2d6:	b004      	add	sp, #16
 800c2d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2dc:	6823      	ldr	r3, [r4, #0]
 800c2de:	f043 0320 	orr.w	r3, r3, #32
 800c2e2:	6023      	str	r3, [r4, #0]
 800c2e4:	4832      	ldr	r0, [pc, #200]	@ (800c3b0 <_printf_i+0x238>)
 800c2e6:	2778      	movs	r7, #120	@ 0x78
 800c2e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c2ec:	6823      	ldr	r3, [r4, #0]
 800c2ee:	6831      	ldr	r1, [r6, #0]
 800c2f0:	061f      	lsls	r7, r3, #24
 800c2f2:	f851 5b04 	ldr.w	r5, [r1], #4
 800c2f6:	d402      	bmi.n	800c2fe <_printf_i+0x186>
 800c2f8:	065f      	lsls	r7, r3, #25
 800c2fa:	bf48      	it	mi
 800c2fc:	b2ad      	uxthmi	r5, r5
 800c2fe:	6031      	str	r1, [r6, #0]
 800c300:	07d9      	lsls	r1, r3, #31
 800c302:	bf44      	itt	mi
 800c304:	f043 0320 	orrmi.w	r3, r3, #32
 800c308:	6023      	strmi	r3, [r4, #0]
 800c30a:	b11d      	cbz	r5, 800c314 <_printf_i+0x19c>
 800c30c:	2310      	movs	r3, #16
 800c30e:	e7ad      	b.n	800c26c <_printf_i+0xf4>
 800c310:	4826      	ldr	r0, [pc, #152]	@ (800c3ac <_printf_i+0x234>)
 800c312:	e7e9      	b.n	800c2e8 <_printf_i+0x170>
 800c314:	6823      	ldr	r3, [r4, #0]
 800c316:	f023 0320 	bic.w	r3, r3, #32
 800c31a:	6023      	str	r3, [r4, #0]
 800c31c:	e7f6      	b.n	800c30c <_printf_i+0x194>
 800c31e:	4616      	mov	r6, r2
 800c320:	e7bd      	b.n	800c29e <_printf_i+0x126>
 800c322:	6833      	ldr	r3, [r6, #0]
 800c324:	6825      	ldr	r5, [r4, #0]
 800c326:	6961      	ldr	r1, [r4, #20]
 800c328:	1d18      	adds	r0, r3, #4
 800c32a:	6030      	str	r0, [r6, #0]
 800c32c:	062e      	lsls	r6, r5, #24
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	d501      	bpl.n	800c336 <_printf_i+0x1be>
 800c332:	6019      	str	r1, [r3, #0]
 800c334:	e002      	b.n	800c33c <_printf_i+0x1c4>
 800c336:	0668      	lsls	r0, r5, #25
 800c338:	d5fb      	bpl.n	800c332 <_printf_i+0x1ba>
 800c33a:	8019      	strh	r1, [r3, #0]
 800c33c:	2300      	movs	r3, #0
 800c33e:	6123      	str	r3, [r4, #16]
 800c340:	4616      	mov	r6, r2
 800c342:	e7bc      	b.n	800c2be <_printf_i+0x146>
 800c344:	6833      	ldr	r3, [r6, #0]
 800c346:	1d1a      	adds	r2, r3, #4
 800c348:	6032      	str	r2, [r6, #0]
 800c34a:	681e      	ldr	r6, [r3, #0]
 800c34c:	6862      	ldr	r2, [r4, #4]
 800c34e:	2100      	movs	r1, #0
 800c350:	4630      	mov	r0, r6
 800c352:	f7f3 ff3d 	bl	80001d0 <memchr>
 800c356:	b108      	cbz	r0, 800c35c <_printf_i+0x1e4>
 800c358:	1b80      	subs	r0, r0, r6
 800c35a:	6060      	str	r0, [r4, #4]
 800c35c:	6863      	ldr	r3, [r4, #4]
 800c35e:	6123      	str	r3, [r4, #16]
 800c360:	2300      	movs	r3, #0
 800c362:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c366:	e7aa      	b.n	800c2be <_printf_i+0x146>
 800c368:	6923      	ldr	r3, [r4, #16]
 800c36a:	4632      	mov	r2, r6
 800c36c:	4649      	mov	r1, r9
 800c36e:	4640      	mov	r0, r8
 800c370:	47d0      	blx	sl
 800c372:	3001      	adds	r0, #1
 800c374:	d0ad      	beq.n	800c2d2 <_printf_i+0x15a>
 800c376:	6823      	ldr	r3, [r4, #0]
 800c378:	079b      	lsls	r3, r3, #30
 800c37a:	d413      	bmi.n	800c3a4 <_printf_i+0x22c>
 800c37c:	68e0      	ldr	r0, [r4, #12]
 800c37e:	9b03      	ldr	r3, [sp, #12]
 800c380:	4298      	cmp	r0, r3
 800c382:	bfb8      	it	lt
 800c384:	4618      	movlt	r0, r3
 800c386:	e7a6      	b.n	800c2d6 <_printf_i+0x15e>
 800c388:	2301      	movs	r3, #1
 800c38a:	4632      	mov	r2, r6
 800c38c:	4649      	mov	r1, r9
 800c38e:	4640      	mov	r0, r8
 800c390:	47d0      	blx	sl
 800c392:	3001      	adds	r0, #1
 800c394:	d09d      	beq.n	800c2d2 <_printf_i+0x15a>
 800c396:	3501      	adds	r5, #1
 800c398:	68e3      	ldr	r3, [r4, #12]
 800c39a:	9903      	ldr	r1, [sp, #12]
 800c39c:	1a5b      	subs	r3, r3, r1
 800c39e:	42ab      	cmp	r3, r5
 800c3a0:	dcf2      	bgt.n	800c388 <_printf_i+0x210>
 800c3a2:	e7eb      	b.n	800c37c <_printf_i+0x204>
 800c3a4:	2500      	movs	r5, #0
 800c3a6:	f104 0619 	add.w	r6, r4, #25
 800c3aa:	e7f5      	b.n	800c398 <_printf_i+0x220>
 800c3ac:	0800cd66 	.word	0x0800cd66
 800c3b0:	0800cd77 	.word	0x0800cd77

0800c3b4 <__sflush_r>:
 800c3b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c3b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3bc:	0716      	lsls	r6, r2, #28
 800c3be:	4605      	mov	r5, r0
 800c3c0:	460c      	mov	r4, r1
 800c3c2:	d454      	bmi.n	800c46e <__sflush_r+0xba>
 800c3c4:	684b      	ldr	r3, [r1, #4]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	dc02      	bgt.n	800c3d0 <__sflush_r+0x1c>
 800c3ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	dd48      	ble.n	800c462 <__sflush_r+0xae>
 800c3d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c3d2:	2e00      	cmp	r6, #0
 800c3d4:	d045      	beq.n	800c462 <__sflush_r+0xae>
 800c3d6:	2300      	movs	r3, #0
 800c3d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c3dc:	682f      	ldr	r7, [r5, #0]
 800c3de:	6a21      	ldr	r1, [r4, #32]
 800c3e0:	602b      	str	r3, [r5, #0]
 800c3e2:	d030      	beq.n	800c446 <__sflush_r+0x92>
 800c3e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c3e6:	89a3      	ldrh	r3, [r4, #12]
 800c3e8:	0759      	lsls	r1, r3, #29
 800c3ea:	d505      	bpl.n	800c3f8 <__sflush_r+0x44>
 800c3ec:	6863      	ldr	r3, [r4, #4]
 800c3ee:	1ad2      	subs	r2, r2, r3
 800c3f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c3f2:	b10b      	cbz	r3, 800c3f8 <__sflush_r+0x44>
 800c3f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c3f6:	1ad2      	subs	r2, r2, r3
 800c3f8:	2300      	movs	r3, #0
 800c3fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c3fc:	6a21      	ldr	r1, [r4, #32]
 800c3fe:	4628      	mov	r0, r5
 800c400:	47b0      	blx	r6
 800c402:	1c43      	adds	r3, r0, #1
 800c404:	89a3      	ldrh	r3, [r4, #12]
 800c406:	d106      	bne.n	800c416 <__sflush_r+0x62>
 800c408:	6829      	ldr	r1, [r5, #0]
 800c40a:	291d      	cmp	r1, #29
 800c40c:	d82b      	bhi.n	800c466 <__sflush_r+0xb2>
 800c40e:	4a2a      	ldr	r2, [pc, #168]	@ (800c4b8 <__sflush_r+0x104>)
 800c410:	40ca      	lsrs	r2, r1
 800c412:	07d6      	lsls	r6, r2, #31
 800c414:	d527      	bpl.n	800c466 <__sflush_r+0xb2>
 800c416:	2200      	movs	r2, #0
 800c418:	6062      	str	r2, [r4, #4]
 800c41a:	04d9      	lsls	r1, r3, #19
 800c41c:	6922      	ldr	r2, [r4, #16]
 800c41e:	6022      	str	r2, [r4, #0]
 800c420:	d504      	bpl.n	800c42c <__sflush_r+0x78>
 800c422:	1c42      	adds	r2, r0, #1
 800c424:	d101      	bne.n	800c42a <__sflush_r+0x76>
 800c426:	682b      	ldr	r3, [r5, #0]
 800c428:	b903      	cbnz	r3, 800c42c <__sflush_r+0x78>
 800c42a:	6560      	str	r0, [r4, #84]	@ 0x54
 800c42c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c42e:	602f      	str	r7, [r5, #0]
 800c430:	b1b9      	cbz	r1, 800c462 <__sflush_r+0xae>
 800c432:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c436:	4299      	cmp	r1, r3
 800c438:	d002      	beq.n	800c440 <__sflush_r+0x8c>
 800c43a:	4628      	mov	r0, r5
 800c43c:	f7ff fa9c 	bl	800b978 <_free_r>
 800c440:	2300      	movs	r3, #0
 800c442:	6363      	str	r3, [r4, #52]	@ 0x34
 800c444:	e00d      	b.n	800c462 <__sflush_r+0xae>
 800c446:	2301      	movs	r3, #1
 800c448:	4628      	mov	r0, r5
 800c44a:	47b0      	blx	r6
 800c44c:	4602      	mov	r2, r0
 800c44e:	1c50      	adds	r0, r2, #1
 800c450:	d1c9      	bne.n	800c3e6 <__sflush_r+0x32>
 800c452:	682b      	ldr	r3, [r5, #0]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d0c6      	beq.n	800c3e6 <__sflush_r+0x32>
 800c458:	2b1d      	cmp	r3, #29
 800c45a:	d001      	beq.n	800c460 <__sflush_r+0xac>
 800c45c:	2b16      	cmp	r3, #22
 800c45e:	d11e      	bne.n	800c49e <__sflush_r+0xea>
 800c460:	602f      	str	r7, [r5, #0]
 800c462:	2000      	movs	r0, #0
 800c464:	e022      	b.n	800c4ac <__sflush_r+0xf8>
 800c466:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c46a:	b21b      	sxth	r3, r3
 800c46c:	e01b      	b.n	800c4a6 <__sflush_r+0xf2>
 800c46e:	690f      	ldr	r7, [r1, #16]
 800c470:	2f00      	cmp	r7, #0
 800c472:	d0f6      	beq.n	800c462 <__sflush_r+0xae>
 800c474:	0793      	lsls	r3, r2, #30
 800c476:	680e      	ldr	r6, [r1, #0]
 800c478:	bf08      	it	eq
 800c47a:	694b      	ldreq	r3, [r1, #20]
 800c47c:	600f      	str	r7, [r1, #0]
 800c47e:	bf18      	it	ne
 800c480:	2300      	movne	r3, #0
 800c482:	eba6 0807 	sub.w	r8, r6, r7
 800c486:	608b      	str	r3, [r1, #8]
 800c488:	f1b8 0f00 	cmp.w	r8, #0
 800c48c:	dde9      	ble.n	800c462 <__sflush_r+0xae>
 800c48e:	6a21      	ldr	r1, [r4, #32]
 800c490:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c492:	4643      	mov	r3, r8
 800c494:	463a      	mov	r2, r7
 800c496:	4628      	mov	r0, r5
 800c498:	47b0      	blx	r6
 800c49a:	2800      	cmp	r0, #0
 800c49c:	dc08      	bgt.n	800c4b0 <__sflush_r+0xfc>
 800c49e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c4a6:	81a3      	strh	r3, [r4, #12]
 800c4a8:	f04f 30ff 	mov.w	r0, #4294967295
 800c4ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4b0:	4407      	add	r7, r0
 800c4b2:	eba8 0800 	sub.w	r8, r8, r0
 800c4b6:	e7e7      	b.n	800c488 <__sflush_r+0xd4>
 800c4b8:	20400001 	.word	0x20400001

0800c4bc <_fflush_r>:
 800c4bc:	b538      	push	{r3, r4, r5, lr}
 800c4be:	690b      	ldr	r3, [r1, #16]
 800c4c0:	4605      	mov	r5, r0
 800c4c2:	460c      	mov	r4, r1
 800c4c4:	b913      	cbnz	r3, 800c4cc <_fflush_r+0x10>
 800c4c6:	2500      	movs	r5, #0
 800c4c8:	4628      	mov	r0, r5
 800c4ca:	bd38      	pop	{r3, r4, r5, pc}
 800c4cc:	b118      	cbz	r0, 800c4d6 <_fflush_r+0x1a>
 800c4ce:	6a03      	ldr	r3, [r0, #32]
 800c4d0:	b90b      	cbnz	r3, 800c4d6 <_fflush_r+0x1a>
 800c4d2:	f7fe ffb5 	bl	800b440 <__sinit>
 800c4d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d0f3      	beq.n	800c4c6 <_fflush_r+0xa>
 800c4de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c4e0:	07d0      	lsls	r0, r2, #31
 800c4e2:	d404      	bmi.n	800c4ee <_fflush_r+0x32>
 800c4e4:	0599      	lsls	r1, r3, #22
 800c4e6:	d402      	bmi.n	800c4ee <_fflush_r+0x32>
 800c4e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c4ea:	f7ff fa34 	bl	800b956 <__retarget_lock_acquire_recursive>
 800c4ee:	4628      	mov	r0, r5
 800c4f0:	4621      	mov	r1, r4
 800c4f2:	f7ff ff5f 	bl	800c3b4 <__sflush_r>
 800c4f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c4f8:	07da      	lsls	r2, r3, #31
 800c4fa:	4605      	mov	r5, r0
 800c4fc:	d4e4      	bmi.n	800c4c8 <_fflush_r+0xc>
 800c4fe:	89a3      	ldrh	r3, [r4, #12]
 800c500:	059b      	lsls	r3, r3, #22
 800c502:	d4e1      	bmi.n	800c4c8 <_fflush_r+0xc>
 800c504:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c506:	f7ff fa27 	bl	800b958 <__retarget_lock_release_recursive>
 800c50a:	e7dd      	b.n	800c4c8 <_fflush_r+0xc>

0800c50c <__swhatbuf_r>:
 800c50c:	b570      	push	{r4, r5, r6, lr}
 800c50e:	460c      	mov	r4, r1
 800c510:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c514:	2900      	cmp	r1, #0
 800c516:	b096      	sub	sp, #88	@ 0x58
 800c518:	4615      	mov	r5, r2
 800c51a:	461e      	mov	r6, r3
 800c51c:	da0d      	bge.n	800c53a <__swhatbuf_r+0x2e>
 800c51e:	89a3      	ldrh	r3, [r4, #12]
 800c520:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c524:	f04f 0100 	mov.w	r1, #0
 800c528:	bf14      	ite	ne
 800c52a:	2340      	movne	r3, #64	@ 0x40
 800c52c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c530:	2000      	movs	r0, #0
 800c532:	6031      	str	r1, [r6, #0]
 800c534:	602b      	str	r3, [r5, #0]
 800c536:	b016      	add	sp, #88	@ 0x58
 800c538:	bd70      	pop	{r4, r5, r6, pc}
 800c53a:	466a      	mov	r2, sp
 800c53c:	f000 f862 	bl	800c604 <_fstat_r>
 800c540:	2800      	cmp	r0, #0
 800c542:	dbec      	blt.n	800c51e <__swhatbuf_r+0x12>
 800c544:	9901      	ldr	r1, [sp, #4]
 800c546:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c54a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c54e:	4259      	negs	r1, r3
 800c550:	4159      	adcs	r1, r3
 800c552:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c556:	e7eb      	b.n	800c530 <__swhatbuf_r+0x24>

0800c558 <__smakebuf_r>:
 800c558:	898b      	ldrh	r3, [r1, #12]
 800c55a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c55c:	079d      	lsls	r5, r3, #30
 800c55e:	4606      	mov	r6, r0
 800c560:	460c      	mov	r4, r1
 800c562:	d507      	bpl.n	800c574 <__smakebuf_r+0x1c>
 800c564:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c568:	6023      	str	r3, [r4, #0]
 800c56a:	6123      	str	r3, [r4, #16]
 800c56c:	2301      	movs	r3, #1
 800c56e:	6163      	str	r3, [r4, #20]
 800c570:	b003      	add	sp, #12
 800c572:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c574:	ab01      	add	r3, sp, #4
 800c576:	466a      	mov	r2, sp
 800c578:	f7ff ffc8 	bl	800c50c <__swhatbuf_r>
 800c57c:	9f00      	ldr	r7, [sp, #0]
 800c57e:	4605      	mov	r5, r0
 800c580:	4639      	mov	r1, r7
 800c582:	4630      	mov	r0, r6
 800c584:	f7ff fa64 	bl	800ba50 <_malloc_r>
 800c588:	b948      	cbnz	r0, 800c59e <__smakebuf_r+0x46>
 800c58a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c58e:	059a      	lsls	r2, r3, #22
 800c590:	d4ee      	bmi.n	800c570 <__smakebuf_r+0x18>
 800c592:	f023 0303 	bic.w	r3, r3, #3
 800c596:	f043 0302 	orr.w	r3, r3, #2
 800c59a:	81a3      	strh	r3, [r4, #12]
 800c59c:	e7e2      	b.n	800c564 <__smakebuf_r+0xc>
 800c59e:	89a3      	ldrh	r3, [r4, #12]
 800c5a0:	6020      	str	r0, [r4, #0]
 800c5a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5a6:	81a3      	strh	r3, [r4, #12]
 800c5a8:	9b01      	ldr	r3, [sp, #4]
 800c5aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c5ae:	b15b      	cbz	r3, 800c5c8 <__smakebuf_r+0x70>
 800c5b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c5b4:	4630      	mov	r0, r6
 800c5b6:	f000 f837 	bl	800c628 <_isatty_r>
 800c5ba:	b128      	cbz	r0, 800c5c8 <__smakebuf_r+0x70>
 800c5bc:	89a3      	ldrh	r3, [r4, #12]
 800c5be:	f023 0303 	bic.w	r3, r3, #3
 800c5c2:	f043 0301 	orr.w	r3, r3, #1
 800c5c6:	81a3      	strh	r3, [r4, #12]
 800c5c8:	89a3      	ldrh	r3, [r4, #12]
 800c5ca:	431d      	orrs	r5, r3
 800c5cc:	81a5      	strh	r5, [r4, #12]
 800c5ce:	e7cf      	b.n	800c570 <__smakebuf_r+0x18>

0800c5d0 <memmove>:
 800c5d0:	4288      	cmp	r0, r1
 800c5d2:	b510      	push	{r4, lr}
 800c5d4:	eb01 0402 	add.w	r4, r1, r2
 800c5d8:	d902      	bls.n	800c5e0 <memmove+0x10>
 800c5da:	4284      	cmp	r4, r0
 800c5dc:	4623      	mov	r3, r4
 800c5de:	d807      	bhi.n	800c5f0 <memmove+0x20>
 800c5e0:	1e43      	subs	r3, r0, #1
 800c5e2:	42a1      	cmp	r1, r4
 800c5e4:	d008      	beq.n	800c5f8 <memmove+0x28>
 800c5e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c5ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c5ee:	e7f8      	b.n	800c5e2 <memmove+0x12>
 800c5f0:	4402      	add	r2, r0
 800c5f2:	4601      	mov	r1, r0
 800c5f4:	428a      	cmp	r2, r1
 800c5f6:	d100      	bne.n	800c5fa <memmove+0x2a>
 800c5f8:	bd10      	pop	{r4, pc}
 800c5fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c5fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c602:	e7f7      	b.n	800c5f4 <memmove+0x24>

0800c604 <_fstat_r>:
 800c604:	b538      	push	{r3, r4, r5, lr}
 800c606:	4d07      	ldr	r5, [pc, #28]	@ (800c624 <_fstat_r+0x20>)
 800c608:	2300      	movs	r3, #0
 800c60a:	4604      	mov	r4, r0
 800c60c:	4608      	mov	r0, r1
 800c60e:	4611      	mov	r1, r2
 800c610:	602b      	str	r3, [r5, #0]
 800c612:	f7f5 fbfa 	bl	8001e0a <_fstat>
 800c616:	1c43      	adds	r3, r0, #1
 800c618:	d102      	bne.n	800c620 <_fstat_r+0x1c>
 800c61a:	682b      	ldr	r3, [r5, #0]
 800c61c:	b103      	cbz	r3, 800c620 <_fstat_r+0x1c>
 800c61e:	6023      	str	r3, [r4, #0]
 800c620:	bd38      	pop	{r3, r4, r5, pc}
 800c622:	bf00      	nop
 800c624:	20005f38 	.word	0x20005f38

0800c628 <_isatty_r>:
 800c628:	b538      	push	{r3, r4, r5, lr}
 800c62a:	4d06      	ldr	r5, [pc, #24]	@ (800c644 <_isatty_r+0x1c>)
 800c62c:	2300      	movs	r3, #0
 800c62e:	4604      	mov	r4, r0
 800c630:	4608      	mov	r0, r1
 800c632:	602b      	str	r3, [r5, #0]
 800c634:	f7f5 fbf9 	bl	8001e2a <_isatty>
 800c638:	1c43      	adds	r3, r0, #1
 800c63a:	d102      	bne.n	800c642 <_isatty_r+0x1a>
 800c63c:	682b      	ldr	r3, [r5, #0]
 800c63e:	b103      	cbz	r3, 800c642 <_isatty_r+0x1a>
 800c640:	6023      	str	r3, [r4, #0]
 800c642:	bd38      	pop	{r3, r4, r5, pc}
 800c644:	20005f38 	.word	0x20005f38

0800c648 <_sbrk_r>:
 800c648:	b538      	push	{r3, r4, r5, lr}
 800c64a:	4d06      	ldr	r5, [pc, #24]	@ (800c664 <_sbrk_r+0x1c>)
 800c64c:	2300      	movs	r3, #0
 800c64e:	4604      	mov	r4, r0
 800c650:	4608      	mov	r0, r1
 800c652:	602b      	str	r3, [r5, #0]
 800c654:	f7f5 fc02 	bl	8001e5c <_sbrk>
 800c658:	1c43      	adds	r3, r0, #1
 800c65a:	d102      	bne.n	800c662 <_sbrk_r+0x1a>
 800c65c:	682b      	ldr	r3, [r5, #0]
 800c65e:	b103      	cbz	r3, 800c662 <_sbrk_r+0x1a>
 800c660:	6023      	str	r3, [r4, #0]
 800c662:	bd38      	pop	{r3, r4, r5, pc}
 800c664:	20005f38 	.word	0x20005f38

0800c668 <_realloc_r>:
 800c668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c66c:	4607      	mov	r7, r0
 800c66e:	4614      	mov	r4, r2
 800c670:	460d      	mov	r5, r1
 800c672:	b921      	cbnz	r1, 800c67e <_realloc_r+0x16>
 800c674:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c678:	4611      	mov	r1, r2
 800c67a:	f7ff b9e9 	b.w	800ba50 <_malloc_r>
 800c67e:	b92a      	cbnz	r2, 800c68c <_realloc_r+0x24>
 800c680:	f7ff f97a 	bl	800b978 <_free_r>
 800c684:	4625      	mov	r5, r4
 800c686:	4628      	mov	r0, r5
 800c688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c68c:	f000 f81a 	bl	800c6c4 <_malloc_usable_size_r>
 800c690:	4284      	cmp	r4, r0
 800c692:	4606      	mov	r6, r0
 800c694:	d802      	bhi.n	800c69c <_realloc_r+0x34>
 800c696:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c69a:	d8f4      	bhi.n	800c686 <_realloc_r+0x1e>
 800c69c:	4621      	mov	r1, r4
 800c69e:	4638      	mov	r0, r7
 800c6a0:	f7ff f9d6 	bl	800ba50 <_malloc_r>
 800c6a4:	4680      	mov	r8, r0
 800c6a6:	b908      	cbnz	r0, 800c6ac <_realloc_r+0x44>
 800c6a8:	4645      	mov	r5, r8
 800c6aa:	e7ec      	b.n	800c686 <_realloc_r+0x1e>
 800c6ac:	42b4      	cmp	r4, r6
 800c6ae:	4622      	mov	r2, r4
 800c6b0:	4629      	mov	r1, r5
 800c6b2:	bf28      	it	cs
 800c6b4:	4632      	movcs	r2, r6
 800c6b6:	f7ff f950 	bl	800b95a <memcpy>
 800c6ba:	4629      	mov	r1, r5
 800c6bc:	4638      	mov	r0, r7
 800c6be:	f7ff f95b 	bl	800b978 <_free_r>
 800c6c2:	e7f1      	b.n	800c6a8 <_realloc_r+0x40>

0800c6c4 <_malloc_usable_size_r>:
 800c6c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c6c8:	1f18      	subs	r0, r3, #4
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	bfbc      	itt	lt
 800c6ce:	580b      	ldrlt	r3, [r1, r0]
 800c6d0:	18c0      	addlt	r0, r0, r3
 800c6d2:	4770      	bx	lr

0800c6d4 <_init>:
 800c6d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6d6:	bf00      	nop
 800c6d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6da:	bc08      	pop	{r3}
 800c6dc:	469e      	mov	lr, r3
 800c6de:	4770      	bx	lr

0800c6e0 <_fini>:
 800c6e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6e2:	bf00      	nop
 800c6e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6e6:	bc08      	pop	{r3}
 800c6e8:	469e      	mov	lr, r3
 800c6ea:	4770      	bx	lr
