Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Feb 11 12:44:35 2025
| Host         : CL-Prebys-LT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          3           
TIMING-18  Warning   Missing input or output delay  65          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.879       -5.464                      3                  220        0.175        0.000                      0                  220        4.500        0.000                       0                   115  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.879       -5.464                      3                  220        0.175        0.000                      0                  220        4.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            3  Failing Endpoints,  Worst Slack       -1.879ns,  Total Violation       -5.464ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.879ns  (required time - arrival time)
  Source:                 c1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/nibble_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.854ns  (logic 5.746ns (48.474%)  route 6.108ns (51.526%))
  Logic Levels:           19  (CARRY4=8 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.622     5.206    c1/clk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  c1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  c1/counter_reg[1]/Q
                         net (fo=10, routed)          0.683     6.345    c1/counter[1]
    SLICE_X61Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.469 r  c1/dig20_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.469    h1/dig20__40_carry_i_5_0[0]
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.001 r  h1/dig20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.001    h1/dig20_carry__0_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.240 r  h1/dig20_carry__1/O[2]
                         net (fo=2, routed)           0.520     7.760    c1/dig20__40_carry__1_i_6_0[2]
    SLICE_X60Y89         LUT6 (Prop_lut6_I2_O)        0.302     8.062 r  c1/dig20__40_carry__1_i_10/O
                         net (fo=2, routed)           0.318     8.380    c1/dig20__40_carry__1_i_10_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.504 r  c1/dig20__40_carry__1_i_2/O
                         net (fo=2, routed)           0.558     9.062    c1/DI[2]
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.186 r  c1/dig20__40_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.186    h1/dig20__40_carry__2_1[2]
    SLICE_X63Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.584 r  h1/dig20__40_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.584    h1/dig20__40_carry__1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.897 r  h1/dig20__40_carry__2/O[3]
                         net (fo=14, routed)          1.018    10.915    h1/dig20__40_carry__2_i_8[1]
    SLICE_X64Y94         LUT4 (Prop_lut4_I2_O)        0.306    11.221 r  h1/dig20__94_carry_i_6/O
                         net (fo=1, routed)           0.000    11.221    h1/dig20__94_carry_i_6_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.754 r  h1/dig20__94_carry/CO[3]
                         net (fo=1, routed)           0.000    11.754    h1/dig20__94_carry_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.077 r  h1/dig20__94_carry__0/O[1]
                         net (fo=3, routed)           0.333    12.410    h1/dig20__94_carry__0_i_8_0[1]
    SLICE_X65Y95         LUT4 (Prop_lut4_I0_O)        0.306    12.716 r  h1/dig20__124_carry__1_i_2/O
                         net (fo=1, routed)           0.324    13.040    h1/dig20__124_carry__1_i_2_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.566 r  h1/dig20__124_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.566    h1/dig20__124_carry__1_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.837 r  h1/dig20__124_carry__2/CO[0]
                         net (fo=6, routed)           0.337    14.174    c1/nibble_reg[0][0]
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.373    14.547 r  c1/nibble[0]_i_3/O
                         net (fo=2, routed)           0.305    14.852    h1/nibble_reg[0]_2
    SLICE_X63Y99         LUT6 (Prop_lut6_I4_O)        0.124    14.976 r  h1/nibble[3]_i_33_comp/O
                         net (fo=3, routed)           0.690    15.666    h1/dig20__40_carry__3_0[2]
    SLICE_X63Y99         LUT6 (Prop_lut6_I2_O)        0.124    15.790 r  h1/nibble[3]_i_18/O
                         net (fo=4, routed)           0.597    16.387    h1/nibble[3]_i_18_n_0
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    16.511 r  h1/nibble[2]_i_2/O
                         net (fo=2, routed)           0.425    16.936    h1/nibble[2]_i_2_n_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I0_O)        0.124    17.060 r  h1/nibble[2]_i_1/O
                         net (fo=1, routed)           0.000    17.060    f1/D[2]
    SLICE_X61Y98         FDRE                                         r  f1/nibble_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.509    14.913    f1/clk_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  f1/nibble_reg[2]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X61Y98         FDRE (Setup_fdre_C_D)        0.031    15.181    f1/nibble_reg[2]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -17.060    
  -------------------------------------------------------------------
                         slack                                 -1.879    

Slack (VIOLATED) :        -1.824ns  (required time - arrival time)
  Source:                 c1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/nibble_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.846ns  (logic 5.746ns (48.504%)  route 6.100ns (51.496%))
  Logic Levels:           19  (CARRY4=8 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.622     5.206    c1/clk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  c1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  c1/counter_reg[1]/Q
                         net (fo=10, routed)          0.683     6.345    c1/counter[1]
    SLICE_X61Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.469 r  c1/dig20_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.469    h1/dig20__40_carry_i_5_0[0]
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.001 r  h1/dig20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.001    h1/dig20_carry__0_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.240 r  h1/dig20_carry__1/O[2]
                         net (fo=2, routed)           0.520     7.760    c1/dig20__40_carry__1_i_6_0[2]
    SLICE_X60Y89         LUT6 (Prop_lut6_I2_O)        0.302     8.062 r  c1/dig20__40_carry__1_i_10/O
                         net (fo=2, routed)           0.318     8.380    c1/dig20__40_carry__1_i_10_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.504 r  c1/dig20__40_carry__1_i_2/O
                         net (fo=2, routed)           0.558     9.062    c1/DI[2]
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.186 r  c1/dig20__40_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.186    h1/dig20__40_carry__2_1[2]
    SLICE_X63Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.584 r  h1/dig20__40_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.584    h1/dig20__40_carry__1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.897 r  h1/dig20__40_carry__2/O[3]
                         net (fo=14, routed)          1.018    10.915    h1/dig20__40_carry__2_i_8[1]
    SLICE_X64Y94         LUT4 (Prop_lut4_I2_O)        0.306    11.221 r  h1/dig20__94_carry_i_6/O
                         net (fo=1, routed)           0.000    11.221    h1/dig20__94_carry_i_6_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.754 r  h1/dig20__94_carry/CO[3]
                         net (fo=1, routed)           0.000    11.754    h1/dig20__94_carry_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.077 r  h1/dig20__94_carry__0/O[1]
                         net (fo=3, routed)           0.333    12.410    h1/dig20__94_carry__0_i_8_0[1]
    SLICE_X65Y95         LUT4 (Prop_lut4_I0_O)        0.306    12.716 r  h1/dig20__124_carry__1_i_2/O
                         net (fo=1, routed)           0.324    13.040    h1/dig20__124_carry__1_i_2_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.566 r  h1/dig20__124_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.566    h1/dig20__124_carry__1_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.837 r  h1/dig20__124_carry__2/CO[0]
                         net (fo=6, routed)           0.471    14.307    h1/dig20__124_carry__2_i_1[0]
    SLICE_X65Y99         LUT6 (Prop_lut6_I4_O)        0.373    14.680 r  h1/nibble[3]_i_45_comp_1/O
                         net (fo=3, routed)           0.315    14.995    c1/nibble[3]_i_18_1
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.124    15.119 r  c1/nibble[3]_i_36/O
                         net (fo=3, routed)           0.647    15.766    c1/dig20__40_carry__4_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I0_O)        0.124    15.890 r  c1/nibble[3]_i_22/O
                         net (fo=4, routed)           0.604    16.495    h1/nibble_reg[3]_2
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    16.619 r  h1/nibble[3]_i_7/O
                         net (fo=1, routed)           0.310    16.928    h1/nibble[3]_i_7_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I5_O)        0.124    17.052 r  h1/nibble[3]_i_1/O
                         net (fo=1, routed)           0.000    17.052    f1/D[3]
    SLICE_X60Y99         FDRE                                         r  f1/nibble_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.509    14.913    f1/clk_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  f1/nibble_reg[3]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X60Y99         FDRE (Setup_fdre_C_D)        0.079    15.229    f1/nibble_reg[3]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -17.053    
  -------------------------------------------------------------------
                         slack                                 -1.824    

Slack (VIOLATED) :        -1.761ns  (required time - arrival time)
  Source:                 c1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/nibble_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.722ns  (logic 5.746ns (49.017%)  route 5.976ns (50.983%))
  Logic Levels:           19  (CARRY4=8 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.622     5.206    c1/clk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  c1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  c1/counter_reg[1]/Q
                         net (fo=10, routed)          0.683     6.345    c1/counter[1]
    SLICE_X61Y88         LUT5 (Prop_lut5_I1_O)        0.124     6.469 r  c1/dig20_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.469    h1/dig20__40_carry_i_5_0[0]
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.001 r  h1/dig20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.001    h1/dig20_carry__0_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.240 r  h1/dig20_carry__1/O[2]
                         net (fo=2, routed)           0.520     7.760    c1/dig20__40_carry__1_i_6_0[2]
    SLICE_X60Y89         LUT6 (Prop_lut6_I2_O)        0.302     8.062 r  c1/dig20__40_carry__1_i_10/O
                         net (fo=2, routed)           0.318     8.380    c1/dig20__40_carry__1_i_10_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.504 r  c1/dig20__40_carry__1_i_2/O
                         net (fo=2, routed)           0.558     9.062    c1/DI[2]
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.186 r  c1/dig20__40_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.186    h1/dig20__40_carry__2_1[2]
    SLICE_X63Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.584 r  h1/dig20__40_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.584    h1/dig20__40_carry__1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.897 r  h1/dig20__40_carry__2/O[3]
                         net (fo=14, routed)          1.018    10.915    h1/dig20__40_carry__2_i_8[1]
    SLICE_X64Y94         LUT4 (Prop_lut4_I2_O)        0.306    11.221 r  h1/dig20__94_carry_i_6/O
                         net (fo=1, routed)           0.000    11.221    h1/dig20__94_carry_i_6_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.754 r  h1/dig20__94_carry/CO[3]
                         net (fo=1, routed)           0.000    11.754    h1/dig20__94_carry_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.077 r  h1/dig20__94_carry__0/O[1]
                         net (fo=3, routed)           0.333    12.410    h1/dig20__94_carry__0_i_8_0[1]
    SLICE_X65Y95         LUT4 (Prop_lut4_I0_O)        0.306    12.716 r  h1/dig20__124_carry__1_i_2/O
                         net (fo=1, routed)           0.324    13.040    h1/dig20__124_carry__1_i_2_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.566 r  h1/dig20__124_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.566    h1/dig20__124_carry__1_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.837 r  h1/dig20__124_carry__2/CO[0]
                         net (fo=6, routed)           0.337    14.174    c1/nibble_reg[0][0]
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.373    14.547 r  c1/nibble[0]_i_3/O
                         net (fo=2, routed)           0.305    14.852    h1/nibble_reg[0]_2
    SLICE_X63Y99         LUT6 (Prop_lut6_I4_O)        0.124    14.976 r  h1/nibble[3]_i_33_comp/O
                         net (fo=3, routed)           0.690    15.666    h1/dig20__40_carry__3_0[2]
    SLICE_X63Y99         LUT6 (Prop_lut6_I2_O)        0.124    15.790 r  h1/nibble[3]_i_18/O
                         net (fo=4, routed)           0.597    16.387    h1/nibble[3]_i_18_n_0
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    16.511 r  h1/nibble[2]_i_2/O
                         net (fo=2, routed)           0.294    16.804    h1/nibble[2]_i_2_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I0_O)        0.124    16.928 r  h1/nibble[1]_i_1/O
                         net (fo=1, routed)           0.000    16.928    f1/D[1]
    SLICE_X65Y98         FDRE                                         r  f1/nibble_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.510    14.914    f1/clk_IBUF_BUFG
    SLICE_X65Y98         FDRE                                         r  f1/nibble_reg[1]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X65Y98         FDRE (Setup_fdre_C_D)        0.031    15.168    f1/nibble_reg[1]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -16.928    
  -------------------------------------------------------------------
                         slack                                 -1.761    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 c1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/nibble_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.807ns  (logic 4.610ns (47.008%)  route 5.197ns (52.992%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.624     5.208    c1/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  c1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  c1/counter_reg[10]/Q
                         net (fo=21, routed)          1.324     6.988    c1/counter_reg[11]_0[8]
    SLICE_X60Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.112 r  c1/dig30_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.112    h1/dig30_carry__1_1[1]
    SLICE_X60Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.645 r  h1/dig30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.645    h1/dig30_carry__0_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.960 r  h1/dig30_carry__1/O[3]
                         net (fo=21, routed)          0.872     8.832    h1/counter_reg[10][0]
    SLICE_X64Y97         LUT3 (Prop_lut3_I1_O)        0.307     9.139 r  h1/dig30__20_carry_i_6/O
                         net (fo=1, routed)           0.000     9.139    h1/dig30__20_carry_i_6_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.717 r  h1/dig30__20_carry/O[2]
                         net (fo=3, routed)           0.789    10.505    h1/dig30__20_carry_n_5
    SLICE_X62Y97         LUT4 (Prop_lut4_I1_O)        0.301    10.806 r  h1/dig30__36_carry_i_6/O
                         net (fo=1, routed)           0.000    10.806    h1/dig30__36_carry_i_6_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.446 r  h1/dig30__36_carry/O[3]
                         net (fo=3, routed)           0.475    11.921    h1/dig30__36_carry_i_7_0[3]
    SLICE_X59Y96         LUT4 (Prop_lut4_I0_O)        0.306    12.227 r  h1/dig30__56_carry__0_i_1/O
                         net (fo=1, routed)           0.466    12.693    h1/dig30__56_carry__0_i_1_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.078 r  h1/dig30__56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.078    h1/dig30__56_carry__0_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.306 f  h1/dig30__56_carry__1/CO[2]
                         net (fo=5, routed)           0.492    13.798    h1/dig30__56_carry__1_n_1
    SLICE_X62Y96         LUT6 (Prop_lut6_I1_O)        0.313    14.111 r  h1/nibble[0]_i_2/O
                         net (fo=1, routed)           0.780    14.891    h1/nibble[0]_i_2_n_0
    SLICE_X62Y99         LUT5 (Prop_lut5_I0_O)        0.124    15.015 r  h1/nibble[0]_i_1/O
                         net (fo=1, routed)           0.000    15.015    f1/D[0]
    SLICE_X62Y99         FDRE                                         r  f1/nibble_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.510    14.914    f1/clk_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  f1/nibble_reg[0]/C
                         clock pessimism              0.272    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X62Y99         FDRE (Setup_fdre_C_D)        0.031    15.182    f1/nibble_reg[0]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -15.015    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 da/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.908ns  (logic 2.525ns (36.550%)  route 4.383ns (63.450%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.559     5.143    da/clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  da/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  da/delay_counter_reg[0]/Q
                         net (fo=2, routed)           0.749     6.348    da/delay_counter_reg[0]
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.124     6.472 r  da/delay_counter[0]_i_13/O
                         net (fo=1, routed)           0.472     6.945    da/delay_counter0_out[0]
    SLICE_X56Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.540 r  da/delay_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.540    da/delay_counter_reg[0]_i_5_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.657 r  da/delay_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.657    da/delay_counter_reg[0]_i_18_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.774 r  da/delay_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.774    da/delay_counter_reg[0]_i_11_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.993 r  da/delay_counter_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.805     8.797    da/p_0_in[13]
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.295     9.092 r  da/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.758     9.851    da/delay_counter[0]_i_4_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.975 r  da/delay_counter[0]_i_1/O
                         net (fo=24, routed)          0.795    10.769    da/delay_counter0
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.150    10.919 r  da/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.455    11.375    da/FSM_onehot_state[4]_i_2_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I3_O)        0.328    11.703 r  da/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.349    12.051    da/FSM_onehot_state[4]_i_1_n_0
    SLICE_X57Y90         FDRE                                         r  da/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.441    14.845    da/clk_IBUF_BUFG
    SLICE_X57Y90         FDRE                                         r  da/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X57Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.876    da/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 da/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.908ns  (logic 2.525ns (36.550%)  route 4.383ns (63.450%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.559     5.143    da/clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  da/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  da/delay_counter_reg[0]/Q
                         net (fo=2, routed)           0.749     6.348    da/delay_counter_reg[0]
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.124     6.472 r  da/delay_counter[0]_i_13/O
                         net (fo=1, routed)           0.472     6.945    da/delay_counter0_out[0]
    SLICE_X56Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.540 r  da/delay_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.540    da/delay_counter_reg[0]_i_5_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.657 r  da/delay_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.657    da/delay_counter_reg[0]_i_18_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.774 r  da/delay_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.774    da/delay_counter_reg[0]_i_11_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.993 r  da/delay_counter_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.805     8.797    da/p_0_in[13]
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.295     9.092 r  da/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.758     9.851    da/delay_counter[0]_i_4_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.975 r  da/delay_counter[0]_i_1/O
                         net (fo=24, routed)          0.795    10.769    da/delay_counter0
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.150    10.919 r  da/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.455    11.375    da/FSM_onehot_state[4]_i_2_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I3_O)        0.328    11.703 r  da/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.349    12.051    da/FSM_onehot_state[4]_i_1_n_0
    SLICE_X57Y90         FDRE                                         r  da/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.441    14.845    da/clk_IBUF_BUFG
    SLICE_X57Y90         FDRE                                         r  da/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X57Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.876    da/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 da/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 2.525ns (36.576%)  route 4.378ns (63.424%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.559     5.143    da/clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  da/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  da/delay_counter_reg[0]/Q
                         net (fo=2, routed)           0.749     6.348    da/delay_counter_reg[0]
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.124     6.472 r  da/delay_counter[0]_i_13/O
                         net (fo=1, routed)           0.472     6.945    da/delay_counter0_out[0]
    SLICE_X56Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.540 r  da/delay_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.540    da/delay_counter_reg[0]_i_5_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.657 r  da/delay_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.657    da/delay_counter_reg[0]_i_18_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.774 r  da/delay_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.774    da/delay_counter_reg[0]_i_11_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.993 r  da/delay_counter_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.805     8.797    da/p_0_in[13]
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.295     9.092 r  da/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.758     9.851    da/delay_counter[0]_i_4_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.975 r  da/delay_counter[0]_i_1/O
                         net (fo=24, routed)          0.795    10.769    da/delay_counter0
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.150    10.919 r  da/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.455    11.375    da/FSM_onehot_state[4]_i_2_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I3_O)        0.328    11.703 r  da/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.344    12.046    da/FSM_onehot_state[4]_i_1_n_0
    SLICE_X54Y91         FDRE                                         r  da/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.441    14.845    da/clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  da/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X54Y91         FDRE (Setup_fdre_C_CE)      -0.169    14.899    da/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -12.046    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 da/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 2.525ns (36.576%)  route 4.378ns (63.424%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.559     5.143    da/clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  da/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  da/delay_counter_reg[0]/Q
                         net (fo=2, routed)           0.749     6.348    da/delay_counter_reg[0]
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.124     6.472 r  da/delay_counter[0]_i_13/O
                         net (fo=1, routed)           0.472     6.945    da/delay_counter0_out[0]
    SLICE_X56Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.540 r  da/delay_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.540    da/delay_counter_reg[0]_i_5_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.657 r  da/delay_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.657    da/delay_counter_reg[0]_i_18_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.774 r  da/delay_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.774    da/delay_counter_reg[0]_i_11_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.993 r  da/delay_counter_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.805     8.797    da/p_0_in[13]
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.295     9.092 r  da/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.758     9.851    da/delay_counter[0]_i_4_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.975 r  da/delay_counter[0]_i_1/O
                         net (fo=24, routed)          0.795    10.769    da/delay_counter0
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.150    10.919 r  da/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.455    11.375    da/FSM_onehot_state[4]_i_2_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I3_O)        0.328    11.703 r  da/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.344    12.046    da/FSM_onehot_state[4]_i_1_n_0
    SLICE_X54Y91         FDRE                                         r  da/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.441    14.845    da/clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  da/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X54Y91         FDRE (Setup_fdre_C_CE)      -0.169    14.899    da/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -12.046    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 da/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 2.525ns (36.576%)  route 4.378ns (63.424%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.559     5.143    da/clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  da/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  da/delay_counter_reg[0]/Q
                         net (fo=2, routed)           0.749     6.348    da/delay_counter_reg[0]
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.124     6.472 r  da/delay_counter[0]_i_13/O
                         net (fo=1, routed)           0.472     6.945    da/delay_counter0_out[0]
    SLICE_X56Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.540 r  da/delay_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.540    da/delay_counter_reg[0]_i_5_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.657 r  da/delay_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.657    da/delay_counter_reg[0]_i_18_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.774 r  da/delay_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.774    da/delay_counter_reg[0]_i_11_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.993 r  da/delay_counter_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.805     8.797    da/p_0_in[13]
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.295     9.092 r  da/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.758     9.851    da/delay_counter[0]_i_4_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.975 r  da/delay_counter[0]_i_1/O
                         net (fo=24, routed)          0.795    10.769    da/delay_counter0
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.150    10.919 r  da/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.455    11.375    da/FSM_onehot_state[4]_i_2_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I3_O)        0.328    11.703 r  da/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.344    12.046    da/FSM_onehot_state[4]_i_1_n_0
    SLICE_X54Y91         FDRE                                         r  da/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.441    14.845    da/clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  da/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X54Y91         FDRE (Setup_fdre_C_CE)      -0.169    14.899    da/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -12.046    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 da/delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/ldac_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 2.199ns (33.803%)  route 4.306ns (66.197%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.559     5.143    da/clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  da/delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  da/delay_counter_reg[0]/Q
                         net (fo=2, routed)           0.749     6.348    da/delay_counter_reg[0]
    SLICE_X55Y93         LUT3 (Prop_lut3_I0_O)        0.124     6.472 r  da/delay_counter[0]_i_13/O
                         net (fo=1, routed)           0.472     6.945    da/delay_counter0_out[0]
    SLICE_X56Y93         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.540 r  da/delay_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.540    da/delay_counter_reg[0]_i_5_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.657 r  da/delay_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.657    da/delay_counter_reg[0]_i_18_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.774 r  da/delay_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.774    da/delay_counter_reg[0]_i_11_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.993 r  da/delay_counter_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.805     8.797    da/p_0_in[13]
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.295     9.092 r  da/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.758     9.851    da/delay_counter[0]_i_4_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.975 r  da/delay_counter[0]_i_1/O
                         net (fo=24, routed)          0.998    10.972    da/delay_counter0
    SLICE_X55Y90         LUT3 (Prop_lut3_I2_O)        0.152    11.124 r  da/ldac_i_1/O
                         net (fo=1, routed)           0.524    11.648    da/ldac0_out
    SLICE_X55Y89         FDRE                                         r  da/ldac_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.440    14.844    da/clk_IBUF_BUFG
    SLICE_X55Y89         FDRE                                         r  da/ldac_reg/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X55Y89         FDRE (Setup_fdre_C_CE)      -0.413    14.654    da/ldac_reg
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -11.648    
  -------------------------------------------------------------------
                         slack                                  3.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 da/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/ldac_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.460%)  route 0.138ns (49.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.509    da/clk_IBUF_BUFG
    SLICE_X57Y90         FDRE                                         r  da/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  da/FSM_onehot_state_reg[0]/Q
                         net (fo=14, routed)          0.138     1.788    da/FSM_onehot_state_reg_n_0_[0]
    SLICE_X55Y89         FDRE                                         r  da/ldac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.832     2.022    da/clk_IBUF_BUFG
    SLICE_X55Y89         FDRE                                         r  da/ldac_reg/C
                         clock pessimism             -0.480     1.543    
    SLICE_X55Y89         FDRE (Hold_fdre_C_D)         0.070     1.613    da/ldac_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 da/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.563     1.507    da/clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  da/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  da/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.079     1.750    da/FSM_onehot_state_reg[1]_0[0]
    SLICE_X54Y91         FDRE                                         r  da/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     2.023    da/clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  da/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X54Y91         FDRE (Hold_fdre_C_D)         0.060     1.567    da/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 da/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.608%)  route 0.136ns (45.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.563     1.507    da/clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  da/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  da/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.136     1.807    da/FSM_onehot_state_reg_n_0_[3]
    SLICE_X57Y90         FDRE                                         r  da/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     2.023    da/clk_IBUF_BUFG
    SLICE_X57Y90         FDRE                                         r  da/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X57Y90         FDRE (Hold_fdre_C_D)         0.066     1.610    da/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 da/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.246ns (69.887%)  route 0.106ns (30.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.563     1.507    da/clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  da/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.148     1.655 r  da/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.106     1.761    da/FSM_onehot_state_reg_n_0_[2]
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.098     1.859 r  da/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    da/FSM_onehot_state[1]_i_1_n_0
    SLICE_X54Y91         FDRE                                         r  da/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     2.023    da/clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  da/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X54Y91         FDRE (Hold_fdre_C_D)         0.120     1.627    da/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 da/bit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.326%)  route 0.149ns (41.674%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.563     1.507    da/clk_IBUF_BUFG
    SLICE_X54Y92         FDRE                                         r  da/bit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  da/bit_index_reg[2]/Q
                         net (fo=6, routed)           0.149     1.820    da/Q[2]
    SLICE_X54Y92         LUT4 (Prop_lut4_I2_O)        0.045     1.865 r  da/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.865    da/bit_index[2]_i_1_n_0
    SLICE_X54Y92         FDRE                                         r  da/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     2.023    da/clk_IBUF_BUFG
    SLICE_X54Y92         FDRE                                         r  da/bit_index_reg[2]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X54Y92         FDRE (Hold_fdre_C_D)         0.121     1.628    da/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 da/bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/bit_index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.078%)  route 0.170ns (44.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.564     1.508    da/clk_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  da/bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  da/bit_index_reg[0]/Q
                         net (fo=11, routed)          0.170     1.842    da/Q[0]
    SLICE_X54Y92         LUT6 (Prop_lut6_I2_O)        0.045     1.887 r  da/bit_index[3]_i_2/O
                         net (fo=1, routed)           0.000     1.887    da/bit_index[3]_i_2_n_0
    SLICE_X54Y92         FDRE                                         r  da/bit_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     2.023    da/clk_IBUF_BUFG
    SLICE_X54Y92         FDRE                                         r  da/bit_index_reg[3]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X54Y92         FDRE (Hold_fdre_C_D)         0.121     1.644    da/bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 f1/hold_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/hold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.509    f1/clk_IBUF_BUFG
    SLICE_X55Y98         FDRE                                         r  f1/hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  f1/hold_reg[1]/Q
                         net (fo=7, routed)           0.170     1.820    f1/hold_reg[1]
    SLICE_X55Y98         LUT5 (Prop_lut5_I2_O)        0.043     1.863 r  f1/hold[4]_i_1/O
                         net (fo=1, routed)           0.000     1.863    f1/p_0_in[4]
    SLICE_X55Y98         FDRE                                         r  f1/hold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.835     2.025    f1/clk_IBUF_BUFG
    SLICE_X55Y98         FDRE                                         r  f1/hold_reg[4]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X55Y98         FDRE (Hold_fdre_C_D)         0.107     1.616    f1/hold_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 da/dac_register_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/dac_register_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.564     1.508    da/clk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  da/dac_register_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  da/dac_register_reg[10]/Q
                         net (fo=1, routed)           0.156     1.805    c1/dac_register_reg[11][10]
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  c1/dac_register[10]_i_1/O
                         net (fo=2, routed)           0.000     1.850    da/D[10]
    SLICE_X55Y94         FDRE                                         r  da/dac_register_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.834     2.024    da/clk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  da/dac_register_reg[10]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.091     1.599    da/dac_register_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 f1/hold_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/hold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.203%)  route 0.157ns (45.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.509    f1/clk_IBUF_BUFG
    SLICE_X55Y98         FDRE                                         r  f1/hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  f1/hold_reg[1]/Q
                         net (fo=7, routed)           0.157     1.807    f1/hold_reg[1]
    SLICE_X55Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.852 r  f1/hold[5]_i_1/O
                         net (fo=1, routed)           0.000     1.852    f1/p_0_in[5]
    SLICE_X55Y98         FDRE                                         r  f1/hold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.835     2.025    f1/clk_IBUF_BUFG
    SLICE_X55Y98         FDRE                                         r  f1/hold_reg[5]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X55Y98         FDRE (Hold_fdre_C_D)         0.092     1.601    f1/hold_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 da/dac_register_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/dac_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.509    da/clk_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  da/dac_register_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  da/dac_register_reg[5]/Q
                         net (fo=1, routed)           0.163     1.836    c1/dac_register_reg[11][5]
    SLICE_X56Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.881 r  c1/dac_register[5]_i_1/O
                         net (fo=2, routed)           0.000     1.881    da/D[5]
    SLICE_X56Y90         FDRE                                         r  da/dac_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     2.023    da/clk_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  da/dac_register_reg[5]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X56Y90         FDRE (Hold_fdre_C_D)         0.120     1.629    da/dac_register_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y87   c1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y87   c1/counter_reg[0]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y89   c1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y89   c1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y88   c1/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y87   c1/counter_reg[1]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y88   c1/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y88   c1/counter_reg[2]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y88   c1/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y87   c1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y87   c1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   c1/counter_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   c1/counter_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   c1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   c1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   c1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   c1/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   c1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   c1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y87   c1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y87   c1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   c1/counter_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   c1/counter_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   c1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   c1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   c1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y89   c1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   c1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   c1/counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.669ns  (logic 5.039ns (43.180%)  route 6.631ns (56.820%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=1, routed)           6.631     8.167    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    11.669 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.669    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.032ns  (logic 5.137ns (46.563%)  route 5.895ns (53.437%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=142, routed)         2.967     4.430    c1/io_led_OBUF[1]
    SLICE_X60Y89         LUT3 (Prop_lut3_I1_O)        0.124     4.554 r  c1/io_led_OBUF[9]_inst_i_1/O
                         net (fo=22, routed)          2.929     7.483    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    11.032 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.032    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.911ns  (logic 5.137ns (47.086%)  route 5.773ns (52.914%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=142, routed)         3.632     5.095    c1/io_led_OBUF[1]
    SLICE_X60Y90         LUT3 (Prop_lut3_I1_O)        0.124     5.219 r  c1/io_led_OBUF[10]_inst_i_1/O
                         net (fo=12, routed)          2.141     7.361    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    10.911 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.911    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.719ns  (logic 5.129ns (47.847%)  route 5.590ns (52.153%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=142, routed)         2.908     4.372    c1/io_led_OBUF[1]
    SLICE_X62Y90         LUT3 (Prop_lut3_I1_O)        0.124     4.496 r  c1/io_led_OBUF[6]_inst_i_1/O
                         net (fo=20, routed)          2.682     7.178    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.541    10.719 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.719    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.648ns  (logic 5.129ns (48.172%)  route 5.519ns (51.828%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=142, routed)         2.542     4.006    c1/io_led_OBUF[1]
    SLICE_X65Y89         LUT3 (Prop_lut3_I1_O)        0.124     4.130 r  c1/io_led_OBUF[7]_inst_i_1/O
                         net (fo=20, routed)          2.977     7.106    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.542    10.648 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.648    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.548ns  (logic 5.135ns (48.683%)  route 5.413ns (51.317%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=142, routed)         2.772     4.236    c1/io_led_OBUF[1]
    SLICE_X62Y90         LUT3 (Prop_lut3_I1_O)        0.124     4.360 r  c1/io_led_OBUF[8]_inst_i_1/O
                         net (fo=19, routed)          2.641     7.001    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    10.548 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.548    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.455ns  (logic 5.138ns (49.146%)  route 5.317ns (50.854%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=142, routed)         2.977     4.441    c1/io_led_OBUF[1]
    SLICE_X62Y90         LUT3 (Prop_lut3_I1_O)        0.124     4.565 r  c1/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          2.340     6.904    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    10.455 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.455    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.403ns  (logic 5.138ns (49.396%)  route 5.264ns (50.604%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=142, routed)         2.773     4.237    c1/io_led_OBUF[1]
    SLICE_X63Y87         LUT3 (Prop_lut3_I1_O)        0.124     4.361 r  c1/io_led_OBUF[2]_inst_i_1/O
                         net (fo=11, routed)          2.491     6.852    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    10.403 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.403    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.345ns  (logic 5.035ns (48.669%)  route 5.310ns (51.331%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           5.310     6.845    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    10.345 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.345    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.195ns  (logic 5.136ns (50.375%)  route 5.059ns (49.625%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=142, routed)         2.754     4.218    c1/io_led_OBUF[1]
    SLICE_X60Y88         LUT3 (Prop_lut3_I1_O)        0.124     4.342 r  c1/io_led_OBUF[5]_inst_i_1/O
                         net (fo=17, routed)          2.306     6.647    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    10.195 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.195    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.451ns (79.141%)  route 0.382ns (20.859%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=15, routed)          0.382     0.603    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     1.833 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     1.833    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[17]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.471ns (79.942%)  route 0.369ns (20.058%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[17] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[17]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_dip_IBUF[17]_inst/O
                         net (fo=1, routed)           0.369     0.613    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     1.840 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.840    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.464ns (79.352%)  route 0.381ns (20.648%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=142, routed)         0.381     0.613    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     1.845 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     1.845    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.477ns (80.006%)  route 0.369ns (19.994%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=1, routed)           0.369     0.623    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     1.846 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.846    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.480ns (80.041%)  route 0.369ns (19.959%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[16]_inst/O
                         net (fo=1, routed)           0.369     0.623    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     1.849 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.849    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.480ns (80.043%)  route 0.369ns (19.957%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=1, routed)           0.369     0.626    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     1.849 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     1.849    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.469ns (78.839%)  route 0.394ns (21.161%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=1, routed)           0.394     0.634    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     1.864 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     1.864    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.477ns (78.930%)  route 0.394ns (21.070%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=1, routed)           0.394     0.637    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     1.872 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     1.872    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[12]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.507ns (80.327%)  route 0.369ns (19.673%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_dip[12] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[12]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_dip_IBUF[12]_inst/O
                         net (fo=1, routed)           0.369     0.631    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     1.876 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.876    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[13]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.517ns (80.433%)  route 0.369ns (19.567%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  io_dip[13] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[13]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  io_dip_IBUF[13]_inst/O
                         net (fo=1, routed)           0.369     0.632    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     1.886 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.886    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 f1/nibble_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.278ns  (logic 4.473ns (36.431%)  route 7.805ns (63.569%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.626     5.210    f1/clk_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  f1/nibble_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  f1/nibble_reg[3]/Q
                         net (fo=7, routed)           1.276     7.004    f1/hex7segment/Q[3]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.152     7.156 r  f1/hex7segment/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           6.529    13.685    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.803    17.488 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.488    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/nibble_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.882ns  (logic 4.440ns (37.366%)  route 7.442ns (62.634%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.626     5.210    f1/clk_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  f1/nibble_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  f1/nibble_reg[3]/Q
                         net (fo=7, routed)           1.286     7.014    f1/hex7segment/Q[3]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.150     7.164 r  f1/hex7segment/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           6.156    13.320    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.772    17.092 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.092    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/nibble_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.685ns  (logic 4.221ns (36.121%)  route 7.464ns (63.879%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.626     5.210    f1/clk_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  f1/nibble_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.728 f  f1/nibble_reg[3]/Q
                         net (fo=7, routed)           1.048     6.776    f1/hex7segment/Q[3]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.124     6.900 r  f1/hex7segment/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           6.416    13.316    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    16.895 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.895    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/nibble_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.559ns  (logic 4.149ns (35.890%)  route 7.411ns (64.110%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.627     5.211    f1/clk_IBUF_BUFG
    SLICE_X65Y98         FDRE                                         r  f1/nibble_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  f1/nibble_reg[1]/Q
                         net (fo=7, routed)           1.108     6.775    f1/hex7segment/Q[1]
    SLICE_X56Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.899 r  f1/hex7segment/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           6.302    13.202    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    16.770 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.770    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/nibble_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.248ns  (logic 4.210ns (37.429%)  route 7.038ns (62.571%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.626     5.210    f1/clk_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  f1/nibble_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  f1/nibble_reg[3]/Q
                         net (fo=7, routed)           1.276     7.004    f1/hex7segment/Q[3]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.128 r  f1/hex7segment/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.762    12.890    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    16.458 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.458    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/nibble_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.011ns  (logic 4.206ns (38.200%)  route 6.805ns (61.800%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.626     5.210    f1/clk_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  f1/nibble_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  f1/nibble_reg[3]/Q
                         net (fo=7, routed)           1.286     7.014    f1/hex7segment/Q[3]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.138 r  f1/hex7segment/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.519    12.657    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    16.221 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.221    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/nibble_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.729ns  (logic 4.449ns (41.465%)  route 6.281ns (58.535%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.626     5.210    f1/clk_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  f1/nibble_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  f1/nibble_reg[3]/Q
                         net (fo=7, routed)           1.048     6.776    f1/hex7segment/Q[3]
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.153     6.929 r  f1/hex7segment/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.232    12.162    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.778    15.939 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.939    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/sel_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.771ns  (logic 4.215ns (43.132%)  route 5.557ns (56.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.559     5.143    f1/clk_IBUF_BUFG
    SLICE_X54Y95         FDSE                                         r  f1/sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDSE (Prop_fdse_C_Q)         0.478     5.621 r  f1/sel_reg[3]/Q
                         net (fo=1, routed)           5.557    11.178    io_sel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.737    14.914 r  io_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.914    io_sel[3]
    P9                                                                r  io_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/sel_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.678ns  (logic 4.094ns (42.302%)  route 5.584ns (57.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.559     5.143    f1/clk_IBUF_BUFG
    SLICE_X54Y95         FDSE                                         r  f1/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDSE (Prop_fdse_C_Q)         0.518     5.661 r  f1/sel_reg[1]/Q
                         net (fo=1, routed)           5.584    11.245    io_sel_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.576    14.821 r  io_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.821    io_sel[1]
    R8                                                                r  io_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/sel_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.619ns  (logic 4.100ns (42.620%)  route 5.519ns (57.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.559     5.143    f1/clk_IBUF_BUFG
    SLICE_X54Y95         FDSE                                         r  f1/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDSE (Prop_fdse_C_Q)         0.518     5.661 r  f1/sel_reg[0]/Q
                         net (fo=1, routed)           5.519    11.180    io_sel_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.582    14.762 r  io_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.762    io_sel[0]
    P8                                                                r  io_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c1/counter_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.432ns (67.727%)  route 0.683ns (32.273%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.590     1.534    c1/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  c1/counter_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  c1/counter_reg[0]_replica/Q
                         net (fo=3, routed)           0.151     1.826    c1/counter[0]_repN
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.045     1.871 r  c1/io_led_OBUF[0]_inst_i_1/O
                         net (fo=6, routed)           0.531     2.402    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.649 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.649    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/counter_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.455ns (67.877%)  route 0.689ns (32.123%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.589     1.533    c1/clk_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  c1/counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  c1/counter_reg[1]_replica/Q
                         net (fo=4, routed)           0.176     1.872    c1/counter[1]_repN
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.045     1.917 r  c1/io_led_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           0.513     2.431    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     3.677 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.677    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/counter_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.435ns (65.881%)  route 0.743ns (34.119%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.590     1.534    c1/clk_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  c1/counter_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  c1/counter_reg[5]_replica/Q
                         net (fo=5, routed)           0.135     1.809    c1/counter_reg[11]_0[3]_repN
    SLICE_X60Y88         LUT3 (Prop_lut3_I0_O)        0.045     1.854 r  c1/io_led_OBUF[5]_inst_i_1/O
                         net (fo=17, routed)          0.609     2.463    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     3.712 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.712    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/counter_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.436ns (64.576%)  route 0.788ns (35.424%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.590     1.534    c1/clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  c1/counter_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  c1/counter_reg[3]_replica/Q
                         net (fo=7, routed)           0.309     1.983    c1/counter_reg[11]_0[1]_repN
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.045     2.028 r  c1/io_led_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           0.479     2.508    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.758 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.758    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.436ns (63.095%)  route 0.840ns (36.905%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.535    c1/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  c1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  c1/counter_reg[10]/Q
                         net (fo=21, routed)          0.307     1.983    c1/counter_reg[11]_0[8]
    SLICE_X60Y90         LUT3 (Prop_lut3_I0_O)        0.045     2.028 r  c1/io_led_OBUF[10]_inst_i_1/O
                         net (fo=12, routed)          0.533     2.561    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.811 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.811    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.445ns (63.291%)  route 0.838ns (36.709%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.535    c1/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  c1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  c1/counter_reg[11]/Q
                         net (fo=18, routed)          0.235     1.911    c1/counter_reg[11]_0[9]
    SLICE_X64Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.956 r  c1/io_led_OBUF[11]_inst_i_1/O
                         net (fo=17, routed)          0.603     2.559    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.818 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.818    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/counter_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.437ns (61.436%)  route 0.902ns (38.564%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.590     1.534    c1/clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  c1/counter_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  c1/counter_reg[2]_replica/Q
                         net (fo=7, routed)           0.208     1.883    c1/counter_reg[11]_0[0]_repN
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.045     1.928 r  c1/io_led_OBUF[2]_inst_i_1/O
                         net (fo=11, routed)          0.694     2.622    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.874 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.874    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.437ns (59.272%)  route 0.987ns (40.728%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.590     1.534    c1/clk_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  c1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  c1/counter_reg[4]/Q
                         net (fo=15, routed)          0.342     2.017    c1/counter_reg[11]_0[2]
    SLICE_X62Y90         LUT3 (Prop_lut3_I0_O)        0.045     2.062 r  c1/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          0.646     2.707    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     3.958 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.958    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/ldac_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.356ns (54.567%)  route 1.129ns (45.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.562     1.506    da/clk_IBUF_BUFG
    SLICE_X55Y89         FDRE                                         r  da/ldac_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  da/ldac_reg/Q
                         net (fo=1, routed)           1.129     2.776    UCD_io_OBUF[3]
    M4                   OBUF (Prop_obuf_I_O)         1.215     3.991 r  UCD_io_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.991    UCD_io[3]
    M4                                                                r  UCD_io[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.434ns (57.315%)  route 1.068ns (42.685%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.590     1.534    c1/clk_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  c1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  c1/counter_reg[8]/Q
                         net (fo=15, routed)          0.270     1.945    c1/counter_reg[11]_0[6]
    SLICE_X62Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.990 r  c1/io_led_OBUF[8]_inst_i_1/O
                         net (fo=19, routed)          0.798     2.788    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.036 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.036    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            f1/nibble_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.416ns  (logic 6.530ns (42.358%)  route 8.886ns (57.642%))
  Logic Levels:           19  (CARRY4=7 IBUF=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=142, routed)         3.461     4.924    c1/io_led_OBUF[1]
    SLICE_X61Y89         LUT5 (Prop_lut5_I3_O)        0.124     5.048 r  c1/dig20_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.048    h1/dig20__40_carry__0_i_4_0[0]
    SLICE_X61Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.595 r  h1/dig20_carry__1/O[2]
                         net (fo=2, routed)           0.520     6.116    c1/dig20__40_carry__1_i_6_0[2]
    SLICE_X60Y89         LUT6 (Prop_lut6_I2_O)        0.302     6.418 r  c1/dig20__40_carry__1_i_10/O
                         net (fo=2, routed)           0.318     6.736    c1/dig20__40_carry__1_i_10_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.124     6.860 r  c1/dig20__40_carry__1_i_2/O
                         net (fo=2, routed)           0.558     7.418    c1/DI[2]
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  c1/dig20__40_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.542    h1/dig20__40_carry__2_1[2]
    SLICE_X63Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.940 r  h1/dig20__40_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.940    h1/dig20__40_carry__1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.253 r  h1/dig20__40_carry__2/O[3]
                         net (fo=14, routed)          1.018     9.271    h1/dig20__40_carry__2_i_8[1]
    SLICE_X64Y94         LUT4 (Prop_lut4_I2_O)        0.306     9.577 r  h1/dig20__94_carry_i_6/O
                         net (fo=1, routed)           0.000     9.577    h1/dig20__94_carry_i_6_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.110 r  h1/dig20__94_carry/CO[3]
                         net (fo=1, routed)           0.000    10.110    h1/dig20__94_carry_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.433 r  h1/dig20__94_carry__0/O[1]
                         net (fo=3, routed)           0.333    10.766    h1/dig20__94_carry__0_i_8_0[1]
    SLICE_X65Y95         LUT4 (Prop_lut4_I0_O)        0.306    11.072 r  h1/dig20__124_carry__1_i_2/O
                         net (fo=1, routed)           0.324    11.396    h1/dig20__124_carry__1_i_2_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.922 r  h1/dig20__124_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.922    h1/dig20__124_carry__1_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.193 r  h1/dig20__124_carry__2/CO[0]
                         net (fo=6, routed)           0.337    12.530    c1/nibble_reg[0][0]
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.373    12.903 r  c1/nibble[0]_i_3/O
                         net (fo=2, routed)           0.305    13.208    h1/nibble_reg[0]_2
    SLICE_X63Y99         LUT6 (Prop_lut6_I4_O)        0.124    13.332 r  h1/nibble[3]_i_33_comp/O
                         net (fo=3, routed)           0.690    14.022    h1/dig20__40_carry__3_0[2]
    SLICE_X63Y99         LUT6 (Prop_lut6_I2_O)        0.124    14.146 r  h1/nibble[3]_i_18/O
                         net (fo=4, routed)           0.597    14.743    h1/nibble[3]_i_18_n_0
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.867 r  h1/nibble[2]_i_2/O
                         net (fo=2, routed)           0.425    15.292    h1/nibble[2]_i_2_n_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I0_O)        0.124    15.416 r  h1/nibble[2]_i_1/O
                         net (fo=1, routed)           0.000    15.416    f1/D[2]
    SLICE_X61Y98         FDRE                                         r  f1/nibble_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.509     4.913    f1/clk_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  f1/nibble_reg[2]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            f1/nibble_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.408ns  (logic 6.530ns (42.378%)  route 8.879ns (57.622%))
  Logic Levels:           19  (CARRY4=7 IBUF=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=142, routed)         3.461     4.924    c1/io_led_OBUF[1]
    SLICE_X61Y89         LUT5 (Prop_lut5_I3_O)        0.124     5.048 r  c1/dig20_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.048    h1/dig20__40_carry__0_i_4_0[0]
    SLICE_X61Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.595 r  h1/dig20_carry__1/O[2]
                         net (fo=2, routed)           0.520     6.116    c1/dig20__40_carry__1_i_6_0[2]
    SLICE_X60Y89         LUT6 (Prop_lut6_I2_O)        0.302     6.418 r  c1/dig20__40_carry__1_i_10/O
                         net (fo=2, routed)           0.318     6.736    c1/dig20__40_carry__1_i_10_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.124     6.860 r  c1/dig20__40_carry__1_i_2/O
                         net (fo=2, routed)           0.558     7.418    c1/DI[2]
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  c1/dig20__40_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.542    h1/dig20__40_carry__2_1[2]
    SLICE_X63Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.940 r  h1/dig20__40_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.940    h1/dig20__40_carry__1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.253 r  h1/dig20__40_carry__2/O[3]
                         net (fo=14, routed)          1.018     9.271    h1/dig20__40_carry__2_i_8[1]
    SLICE_X64Y94         LUT4 (Prop_lut4_I2_O)        0.306     9.577 r  h1/dig20__94_carry_i_6/O
                         net (fo=1, routed)           0.000     9.577    h1/dig20__94_carry_i_6_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.110 r  h1/dig20__94_carry/CO[3]
                         net (fo=1, routed)           0.000    10.110    h1/dig20__94_carry_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.433 r  h1/dig20__94_carry__0/O[1]
                         net (fo=3, routed)           0.333    10.766    h1/dig20__94_carry__0_i_8_0[1]
    SLICE_X65Y95         LUT4 (Prop_lut4_I0_O)        0.306    11.072 r  h1/dig20__124_carry__1_i_2/O
                         net (fo=1, routed)           0.324    11.396    h1/dig20__124_carry__1_i_2_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.922 r  h1/dig20__124_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.922    h1/dig20__124_carry__1_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.193 r  h1/dig20__124_carry__2/CO[0]
                         net (fo=6, routed)           0.471    12.663    h1/dig20__124_carry__2_i_1[0]
    SLICE_X65Y99         LUT6 (Prop_lut6_I4_O)        0.373    13.036 r  h1/nibble[3]_i_45_comp_1/O
                         net (fo=3, routed)           0.315    13.351    c1/nibble[3]_i_18_1
    SLICE_X65Y98         LUT6 (Prop_lut6_I3_O)        0.124    13.475 r  c1/nibble[3]_i_36/O
                         net (fo=3, routed)           0.647    14.122    c1/dig20__40_carry__4_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.246 r  c1/nibble[3]_i_22/O
                         net (fo=4, routed)           0.604    14.850    h1/nibble_reg[3]_2
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.124    14.974 r  h1/nibble[3]_i_7/O
                         net (fo=1, routed)           0.310    15.284    h1/nibble[3]_i_7_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I5_O)        0.124    15.408 r  h1/nibble[3]_i_1/O
                         net (fo=1, routed)           0.000    15.408    f1/D[3]
    SLICE_X60Y99         FDRE                                         r  f1/nibble_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.509     4.913    f1/clk_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  f1/nibble_reg[3]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            f1/nibble_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.284ns  (logic 6.530ns (42.722%)  route 8.755ns (57.278%))
  Logic Levels:           19  (CARRY4=7 IBUF=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=142, routed)         3.461     4.924    c1/io_led_OBUF[1]
    SLICE_X61Y89         LUT5 (Prop_lut5_I3_O)        0.124     5.048 r  c1/dig20_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.048    h1/dig20__40_carry__0_i_4_0[0]
    SLICE_X61Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.595 r  h1/dig20_carry__1/O[2]
                         net (fo=2, routed)           0.520     6.116    c1/dig20__40_carry__1_i_6_0[2]
    SLICE_X60Y89         LUT6 (Prop_lut6_I2_O)        0.302     6.418 r  c1/dig20__40_carry__1_i_10/O
                         net (fo=2, routed)           0.318     6.736    c1/dig20__40_carry__1_i_10_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.124     6.860 r  c1/dig20__40_carry__1_i_2/O
                         net (fo=2, routed)           0.558     7.418    c1/DI[2]
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     7.542 r  c1/dig20__40_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.542    h1/dig20__40_carry__2_1[2]
    SLICE_X63Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.940 r  h1/dig20__40_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.940    h1/dig20__40_carry__1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.253 r  h1/dig20__40_carry__2/O[3]
                         net (fo=14, routed)          1.018     9.271    h1/dig20__40_carry__2_i_8[1]
    SLICE_X64Y94         LUT4 (Prop_lut4_I2_O)        0.306     9.577 r  h1/dig20__94_carry_i_6/O
                         net (fo=1, routed)           0.000     9.577    h1/dig20__94_carry_i_6_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.110 r  h1/dig20__94_carry/CO[3]
                         net (fo=1, routed)           0.000    10.110    h1/dig20__94_carry_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.433 r  h1/dig20__94_carry__0/O[1]
                         net (fo=3, routed)           0.333    10.766    h1/dig20__94_carry__0_i_8_0[1]
    SLICE_X65Y95         LUT4 (Prop_lut4_I0_O)        0.306    11.072 r  h1/dig20__124_carry__1_i_2/O
                         net (fo=1, routed)           0.324    11.396    h1/dig20__124_carry__1_i_2_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.922 r  h1/dig20__124_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.922    h1/dig20__124_carry__1_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.193 r  h1/dig20__124_carry__2/CO[0]
                         net (fo=6, routed)           0.337    12.530    c1/nibble_reg[0][0]
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.373    12.903 r  c1/nibble[0]_i_3/O
                         net (fo=2, routed)           0.305    13.208    h1/nibble_reg[0]_2
    SLICE_X63Y99         LUT6 (Prop_lut6_I4_O)        0.124    13.332 r  h1/nibble[3]_i_33_comp/O
                         net (fo=3, routed)           0.690    14.022    h1/dig20__40_carry__3_0[2]
    SLICE_X63Y99         LUT6 (Prop_lut6_I2_O)        0.124    14.146 r  h1/nibble[3]_i_18/O
                         net (fo=4, routed)           0.597    14.743    h1/nibble[3]_i_18_n_0
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.867 r  h1/nibble[2]_i_2/O
                         net (fo=2, routed)           0.294    15.160    h1/nibble[2]_i_2_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I0_O)        0.124    15.284 r  h1/nibble[1]_i_1/O
                         net (fo=1, routed)           0.000    15.284    f1/D[1]
    SLICE_X65Y98         FDRE                                         r  f1/nibble_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.510     4.914    f1/clk_IBUF_BUFG
    SLICE_X65Y98         FDRE                                         r  f1/nibble_reg[1]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            f1/nibble_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.856ns  (logic 5.578ns (37.546%)  route 9.278ns (62.454%))
  Logic Levels:           14  (CARRY4=7 IBUF=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=142, routed)         5.405     6.868    c1/io_led_OBUF[1]
    SLICE_X60Y95         LUT5 (Prop_lut5_I3_O)        0.124     6.992 r  c1/dig30_carry_i_4/O
                         net (fo=1, routed)           0.000     6.992    h1/dig30_carry__0_1[3]
    SLICE_X60Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.368 r  h1/dig30_carry/CO[3]
                         net (fo=1, routed)           0.000     7.368    h1/dig30_carry_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.485 r  h1/dig30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.485    h1/dig30_carry__0_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.800 r  h1/dig30_carry__1/O[3]
                         net (fo=21, routed)          0.872     8.672    h1/counter_reg[10][0]
    SLICE_X64Y97         LUT3 (Prop_lut3_I1_O)        0.307     8.979 r  h1/dig30__20_carry_i_6/O
                         net (fo=1, routed)           0.000     8.979    h1/dig30__20_carry_i_6_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.557 r  h1/dig30__20_carry/O[2]
                         net (fo=3, routed)           0.789    10.346    h1/dig30__20_carry_n_5
    SLICE_X62Y97         LUT4 (Prop_lut4_I1_O)        0.301    10.647 r  h1/dig30__36_carry_i_6/O
                         net (fo=1, routed)           0.000    10.647    h1/dig30__36_carry_i_6_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.287 r  h1/dig30__36_carry/O[3]
                         net (fo=3, routed)           0.475    11.762    h1/dig30__36_carry_i_7_0[3]
    SLICE_X59Y96         LUT4 (Prop_lut4_I0_O)        0.306    12.068 r  h1/dig30__56_carry__0_i_1/O
                         net (fo=1, routed)           0.466    12.533    h1/dig30__56_carry__0_i_1_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.918 r  h1/dig30__56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.918    h1/dig30__56_carry__0_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.146 f  h1/dig30__56_carry__1/CO[2]
                         net (fo=5, routed)           0.492    13.638    h1/dig30__56_carry__1_n_1
    SLICE_X62Y96         LUT6 (Prop_lut6_I1_O)        0.313    13.951 r  h1/nibble[0]_i_2/O
                         net (fo=1, routed)           0.780    14.732    h1/nibble[0]_i_2_n_0
    SLICE_X62Y99         LUT5 (Prop_lut5_I0_O)        0.124    14.856 r  h1/nibble[0]_i_1/O
                         net (fo=1, routed)           0.000    14.856    f1/D[0]
    SLICE_X62Y99         FDRE                                         r  f1/nibble_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.510     4.914    f1/clk_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  f1/nibble_reg[0]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            da/sdin_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.990ns  (logic 2.228ns (27.880%)  route 5.763ns (72.120%))
  Logic Levels:           5  (IBUF=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=142, routed)         4.395     5.859    c1/io_led_OBUF[1]
    SLICE_X58Y95         LUT6 (Prop_lut6_I1_O)        0.124     5.983 r  c1/dac_register[7]_i_1/O
                         net (fo=2, routed)           0.934     6.917    c1/D[7]
    SLICE_X55Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  c1/sdin_i_7/O
                         net (fo=1, routed)           0.000     7.041    c1/sdin_i_7_n_0
    SLICE_X55Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     7.258 r  c1/sdin_reg_i_3/O
                         net (fo=1, routed)           0.433     7.691    c1/sdin_reg_i_3_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I0_O)        0.299     7.990 r  c1/sdin_i_2/O
                         net (fo=1, routed)           0.000     7.990    da/sdin_reg_0
    SLICE_X55Y91         FDRE                                         r  da/sdin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.441     4.845    da/clk_IBUF_BUFG
    SLICE_X55Y91         FDRE                                         r  da/sdin_reg/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            c1/counter_reg[0]_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.829ns  (logic 2.241ns (32.810%)  route 4.588ns (67.190%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_dip_IBUF[22]_inst/O
                         net (fo=15, routed)          2.958     4.411    c1/io_led_OBUF[0]
    SLICE_X57Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.535 r  c1/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.535    c1/i__carry__1_i_7_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.085 r  c1/delay0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.085    c1/delay0_inferred__0/i__carry__1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  c1/delay0_inferred__0/i__carry__2/CO[3]
                         net (fo=50, routed)          1.630     6.829    c1/sel
    SLICE_X62Y87         FDRE                                         r  c1/counter_reg[0]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.505     4.909    c1/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  c1/counter_reg[0]_replica/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            c1/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.828ns  (logic 2.241ns (32.816%)  route 4.587ns (67.184%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_dip_IBUF[22]_inst/O
                         net (fo=15, routed)          2.958     4.411    c1/io_led_OBUF[0]
    SLICE_X57Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.535 r  c1/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.535    c1/i__carry__1_i_7_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.085 r  c1/delay0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.085    c1/delay0_inferred__0/i__carry__1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  c1/delay0_inferred__0/i__carry__2/CO[3]
                         net (fo=50, routed)          1.629     6.828    c1/sel
    SLICE_X61Y87         FDRE                                         r  c1/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.504     4.908    c1/clk_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  c1/counter_reg[0]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            c1/counter_reg[1]_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.702ns  (logic 2.241ns (33.431%)  route 4.462ns (66.569%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_dip_IBUF[22]_inst/O
                         net (fo=15, routed)          2.958     4.411    c1/io_led_OBUF[0]
    SLICE_X57Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.535 r  c1/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.535    c1/i__carry__1_i_7_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.085 r  c1/delay0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.085    c1/delay0_inferred__0/i__carry__1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  c1/delay0_inferred__0/i__carry__2/CO[3]
                         net (fo=50, routed)          1.503     6.702    c1/sel
    SLICE_X60Y87         FDRE                                         r  c1/counter_reg[1]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.504     4.908    c1/clk_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  c1/counter_reg[1]_replica/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            c1/delay_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.696ns  (logic 2.241ns (33.462%)  route 4.455ns (66.538%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_dip_IBUF[22]_inst/O
                         net (fo=15, routed)          2.958     4.411    c1/io_led_OBUF[0]
    SLICE_X57Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.535 r  c1/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.535    c1/i__carry__1_i_7_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.085 r  c1/delay0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.085    c1/delay0_inferred__0/i__carry__1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  c1/delay0_inferred__0/i__carry__2/CO[3]
                         net (fo=50, routed)          1.497     6.696    c1/sel
    SLICE_X59Y87         FDRE                                         r  c1/delay_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.504     4.908    c1/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  c1/delay_reg[0]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            c1/delay_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.696ns  (logic 2.241ns (33.462%)  route 4.455ns (66.538%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_dip_IBUF[22]_inst/O
                         net (fo=15, routed)          2.958     4.411    c1/io_led_OBUF[0]
    SLICE_X57Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.535 r  c1/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.535    c1/i__carry__1_i_7_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.085 r  c1/delay0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.085    c1/delay0_inferred__0/i__carry__1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  c1/delay0_inferred__0/i__carry__2/CO[3]
                         net (fo=50, routed)          1.497     6.696    c1/sel
    SLICE_X59Y87         FDRE                                         r  c1/delay_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.504     4.908    c1/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  c1/delay_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            da/dac_register_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.331ns (30.919%)  route 0.741ns (69.081%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_dip_IBUF[6]_inst/O
                         net (fo=14, routed)          0.741     1.027    c1/io_dip_IBUF[6]
    SLICE_X56Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.072 r  c1/dac_register[6]_i_1/O
                         net (fo=2, routed)           0.000     1.072    da/D[6]
    SLICE_X56Y90         FDRE                                         r  da/dac_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     2.023    da/clk_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  da/dac_register_reg[6]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            da/dac_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.287ns (24.003%)  route 0.908ns (75.997%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=10, routed)          0.780     1.021    c1/io_dip_IBUF[0]
    SLICE_X56Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.066 r  c1/dac_register[0]_i_1/O
                         net (fo=2, routed)           0.128     1.194    da/D[0]
    SLICE_X56Y91         FDRE                                         r  da/dac_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     2.023    da/clk_IBUF_BUFG
    SLICE_X56Y91         FDRE                                         r  da/dac_register_reg[0]/C

Slack:                    inf
  Source:                 io_dip[11]
                            (input port)
  Destination:            da/dac_register_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.313ns (25.403%)  route 0.920ns (74.597%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  io_dip[11] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[11]
    C2                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_dip_IBUF[11]_inst/O
                         net (fo=17, routed)          0.920     1.188    c1/io_dip_IBUF[11]
    SLICE_X56Y92         LUT6 (Prop_lut6_I2_O)        0.045     1.233 r  c1/dac_register[11]_i_1/O
                         net (fo=1, routed)           0.000     1.233    da/D[11]
    SLICE_X56Y92         FDRE                                         r  da/dac_register_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     2.023    da/clk_IBUF_BUFG
    SLICE_X56Y92         FDRE                                         r  da/dac_register_reg[11]/C

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            da/dac_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.351ns  (logic 0.298ns (22.074%)  route 1.053ns (77.926%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=13, routed)          0.925     1.178    c1/io_dip_IBUF[2]
    SLICE_X56Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.223 r  c1/dac_register[2]_i_1/O
                         net (fo=2, routed)           0.128     1.351    da/D[2]
    SLICE_X56Y91         FDRE                                         r  da/dac_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     2.023    da/clk_IBUF_BUFG
    SLICE_X56Y91         FDRE                                         r  da/dac_register_reg[2]/C

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            da/dac_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.284ns (20.392%)  route 1.108ns (79.608%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  io_dip_IBUF[1]_inst/O
                         net (fo=13, routed)          0.980     1.219    c1/io_dip_IBUF[1]
    SLICE_X56Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.264 r  c1/dac_register[1]_i_1/O
                         net (fo=2, routed)           0.128     1.392    da/D[1]
    SLICE_X56Y91         FDRE                                         r  da/dac_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     2.023    da/clk_IBUF_BUFG
    SLICE_X56Y91         FDRE                                         r  da/dac_register_reg[1]/C

Slack:                    inf
  Source:                 io_dip[9]
                            (input port)
  Destination:            da/dac_register_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.408ns  (logic 0.309ns (21.915%)  route 1.099ns (78.085%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[9] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[9]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  io_dip_IBUF[9]_inst/O
                         net (fo=12, routed)          1.099     1.363    c1/io_dip_IBUF[9]
    SLICE_X60Y92         LUT6 (Prop_lut6_I2_O)        0.045     1.408 r  c1/dac_register[9]_i_1/O
                         net (fo=1, routed)           0.000     1.408    da/D[9]
    SLICE_X60Y92         FDRE                                         r  da/dac_register_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.860     2.050    da/clk_IBUF_BUFG
    SLICE_X60Y92         FDRE                                         r  da/dac_register_reg[9]/C

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            da/dac_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.337ns (23.700%)  route 1.085ns (76.300%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 r  io_dip_IBUF[7]_inst/O
                         net (fo=15, routed)          1.085     1.377    c1/io_dip_IBUF[7]
    SLICE_X58Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.422 r  c1/dac_register[7]_i_1/O
                         net (fo=2, routed)           0.000     1.422    da/D[7]
    SLICE_X58Y95         FDRE                                         r  da/dac_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.861     2.051    da/clk_IBUF_BUFG
    SLICE_X58Y95         FDRE                                         r  da/dac_register_reg[7]/C

Slack:                    inf
  Source:                 io_dip[8]
                            (input port)
  Destination:            da/dac_register_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.426ns  (logic 0.305ns (21.379%)  route 1.121ns (78.621%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[8] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[8]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_dip_IBUF[8]_inst/O
                         net (fo=14, routed)          1.121     1.381    c1/io_dip_IBUF[8]
    SLICE_X56Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.426 r  c1/dac_register[8]_i_1/O
                         net (fo=1, routed)           0.000     1.426    da/D[8]
    SLICE_X56Y91         FDRE                                         r  da/dac_register_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     2.023    da/clk_IBUF_BUFG
    SLICE_X56Y91         FDRE                                         r  da/dac_register_reg[8]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            c1/set_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.479ns (33.202%)  route 0.963ns (66.798%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT2=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 f  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  io_dip_IBUF[22]_inst/O
                         net (fo=15, routed)          0.963     1.184    c1/io_led_OBUF[0]
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.049     1.233 r  c1/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.233    c1/i__carry_i_1_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.325 r  c1/delay0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.325    c1/delay0_inferred__0/i__carry_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.364 r  c1/delay0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.364    c1/delay0_inferred__0/i__carry__0_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.403 r  c1/delay0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.403    c1/delay0_inferred__0/i__carry__1_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.442 r  c1/delay0_inferred__0/i__carry__2/CO[3]
                         net (fo=50, routed)          0.000     1.442    c1/sel
    SLICE_X57Y92         FDRE                                         r  c1/set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     2.023    c1/clk_IBUF_BUFG
    SLICE_X57Y92         FDRE                                         r  c1/set_reg/C

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            da/dac_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.483ns  (logic 0.275ns (18.541%)  route 1.208ns (81.459%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=15, routed)          1.208     1.438    c1/io_dip_IBUF[5]
    SLICE_X56Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.483 r  c1/dac_register[5]_i_1/O
                         net (fo=2, routed)           0.000     1.483    da/D[5]
    SLICE_X56Y90         FDRE                                         r  da/dac_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     2.023    da/clk_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  da/dac_register_reg[5]/C





