Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Aug 16 00:35:32 2021
| Host         : DESKTOP-EDCLT94 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_Module_control_sets_placed.rpt
| Design       : TOP_Module
| Device       : xc7k325tl
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   511 |
| Unused register locations in slices containing registers |  1393 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6704 |         1753 |
| No           | No                    | Yes                    |             281 |          103 |
| No           | Yes                   | No                     |            1955 |          688 |
| Yes          | No                    | No                     |            2349 |          780 |
| Yes          | No                    | Yes                    |            1007 |          242 |
| Yes          | Yes                   | No                     |            1415 |          468 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                               Clock Signal                              |                                                                                                                      Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                            |                1 |              1 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  uart_ready_BUFG                                                        | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                            | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                               |                1 |              1 |
|  instance_name/inst/clk_50m                                             | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                       | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                     | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                     | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                  | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                       | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  instance_name/inst/clk_50m                                             | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                     | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  uart_ready_BUFG                                                        | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  uart_ready_BUFG                                                        | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                       | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                               |                1 |              1 |
|  instance_name/inst/clk_50m                                             | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                     | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  instance_name/inst/clk_50m                                             |                                                                                                                                                                                                                                                         | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  uart/tx_next_state_reg[1]_i_1_n_0                                      |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/ddr_ctrer/app_rd_data_valid_d_i_1_n_0                                                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  uart_ready_BUFG                                                        |                                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  instance_name/inst/clk_50m                                             |                                                                                                                                                                                                                                                         | ddr/ddr_ctrer/app_rd_data_valid_d_i_1_n_0                                                                                                                                                                                               |                2 |              2 |
|  instance_name/inst/clk_50m                                             | uart/uart_rx_inst/E[0]                                                                                                                                                                                                                                  | uart/uart_tx_inst/srst                                                                                                                                                                                                                  |                1 |              2 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  instance_name/inst/clk_50m                                             |                                                                                                                                                                                                                                                         | uart/uart_rx_inst/rx_data_valid_reg_rep__0_0                                                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                  | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                            |                1 |              3 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                  | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                            |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                  | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                            |                1 |              3 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              3 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                  | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                            |                1 |              3 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/ddr_ctrer/state[2]_i_1_n_0                                                                                                                                                                                                                          | ddr/ddr_ctrer/uart_ready_d0_i_1_n_0                                                                                                                                                                                                     |                1 |              3 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              3 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/ddr_ctrer/uart_ready_d0_i_1_n_0                                                                                                                                                                                                     |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r_reg[3]_i_2_n_0                                                          | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                           |                3 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r_reg[0][0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                  | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                2 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r_reg[0][0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask_reg[0][0]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/ctl_lane_cnt_0                                                                                          | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                               |                2 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                          | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                |                2 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                              | u_ila_3/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                         |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                              | u_ila_2/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                         |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                 | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                                       |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                          | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                            |                3 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                         |                2 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                              | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                             |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                  | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/cnt_shift_r_reg[0]_0[0]                                                                                                                                                   |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                         |                1 |              4 |
|  instance_name/inst/clk_200m                                            | ddr/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                        | ddr/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                     |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                            |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                          |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                               | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/wait_cnt_reg[0][0]                                                                                                                                                        |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                          |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                            |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                           |                2 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                           |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                               |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                            |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                              |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                           |                2 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/E[0]                                                                                                                                                                           | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                 |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                       | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                 |                2 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                 | ddr/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                        |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                       | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                            |                2 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                 | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                 |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                           | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                 |                1 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                             | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                              |                2 |              4 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/wait_cnt_r_reg[0]_0[0]                                                                                                                                                    |                2 |              4 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                       |                                                                                                                                                                                                                                         |                1 |              5 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r_reg[0][0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |              5 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                             |                2 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                              | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                              |                1 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                              | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                              |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                2 |              5 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/curr_read_block_reg[0]                                                                                                                                                                            |                2 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                              | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                              |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                              | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                              |                1 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                          |                1 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                              | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                              |                1 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                              | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                              |                1 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                       |                                                                                                                                                                                                                                         |                2 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                             | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                            |                3 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                              | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                              |                1 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                       |                                                                                                                                                                                                                                         |                3 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                   | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                              |                1 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                        | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                       |                3 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_2_n_0                                                                                   | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                            |                4 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                         |                2 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0            | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                         |                1 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_r_lcl_reg_1                                                                                                 |                3 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/ddr_ctrer/state[2]_i_1_n_0                                                                                                                                                                                                                          | ddr/ddr_ctrer/ddr_addr[27]_i_3_n_0                                                                                                                                                                                                      |                2 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                       |                                                                                                                                                                                                                                         |                2 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                  |                2 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                    | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                            |                4 |              5 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[4]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                 | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                            |                1 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]                                                                             |                3 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                    | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                           |                2 |              5 |
|  instance_name/inst/clk_200m                                            |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                         |                1 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                  | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                 |                2 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                                | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                            |                2 |              5 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt[5]_i_1_n_0                                                                               | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                            |                2 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_2_n_0                                                                              | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                           |                4 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/p_0_in__0                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/A_rst_primitives                                                                  |                1 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                       | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                            |                2 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_div2_clk.pi_counter_read_val_r4[5]_i_1_n_0              | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]                                                                             |                1 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                             | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                            |                3 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                 | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                            |                1 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                            |                1 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                        | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                            |                4 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0                                                                                                     | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns[0]                                                                                                                               |                1 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                       | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                               |                2 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_div2_clk.pi_counter_read_val_r4[5]_i_1_n_0              | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]                                                                             |                1 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                       | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                                                                   |                2 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                     |                                                                                                                                                                                                                                         |                4 |              6 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                     | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                                                                     |                1 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                               | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                            |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                        | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                        |                2 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                            |                4 |              6 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              6 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset                                                                                       | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                            |                1 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                    |                                                                                                                                                                                                                                         |                1 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                       | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                            |                2 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                         |                3 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_22_out                                                                                                | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                            |                1 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                            | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                            |                2 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                 | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                               |                3 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                           | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                            |                3 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                               |                                                                                                                                                                                                                                         |                1 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                     | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                       |                2 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_2_n_0                                                                      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_1_n_0                                                      |                2 |              6 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                5 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                             | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                   |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[5]_i_1_n_0                                                                                             | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                            |                5 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                  | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                            |                4 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0 | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                         |                1 |              6 |
|  uart_ready_BUFG                                                        |                                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                       | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                       |                2 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/p_0_in__0                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/A_rst_primitives                                                                  |                1 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                              | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                            |                3 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                       |                                                                                                                                                                                                                                         |                4 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/p_0_in__0                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/A_rst_primitives                                                                  |                3 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_n_0                                                                                     | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                            |                3 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                  | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                            |                2 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                           | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                            |                3 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                           | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                           |                2 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/p_0_in__0                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/A_rst_primitives                                                                  |                1 |              6 |
|  instance_name/inst/clk_50m                                             |                                                                                                                                                                                                                                                         | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                           | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                           |                2 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                     |                1 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                               | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                            |                3 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                             | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                            |                3 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                            |                4 |              6 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                            |                2 |              6 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                  | u_ila_3/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                               | u_ila_3/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[13]_i_1_n_0                                                                                                                                                                      |                5 |              7 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[13]_i_1_n_0                                                                                                                                                                      |                4 |              7 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff9_i_1_n_0                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                   |                2 |              7 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                  | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[6]_i_1_n_0                                                                        |                2 |              7 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              7 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                                | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                            |                1 |              7 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                            | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                            |                3 |              7 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_div2 | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/div2_incdec.pi_stg2_load_div2r3                                                                                                                                       | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/div2_incdec.pi_stg2_load_en0                                                                                                                          |                2 |              7 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              7 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                  | u_ila_2/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                         |                2 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                         |                2 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[3]_i_1__3_n_0            | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                         |                2 |              8 |
|  instance_name/inst/clk_50m                                             | uart/tx_data_valid                                                                                                                                                                                                                                      | uart/uart_tx_inst/srst                                                                                                                                                                                                                  |                2 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0        | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                         |                2 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                            | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                            |                4 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                         |                3 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                 | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                      |                2 |              8 |
|  instance_name/inst/clk_50m                                             | uart/fifo_write_flag                                                                                                                                                                                                                                    | uart/ddr_rd_data_r[127]_i_3_n_0                                                                                                                                                                                                         |                2 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                   | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                  |                4 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                         |                4 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__2_n_0            | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                         |                2 |              8 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                5 |              8 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                5 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__3_n_0            | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  instance_name/inst/clk_50m                                             | uart/uart_tx_inst/tx_data_latch[7]_i_1_n_0                                                                                                                                                                                                              | uart/uart_tx_inst/srst                                                                                                                                                                                                                  |                1 |              8 |
|  instance_name/inst/clk_50m                                             | uart/uart_rx_inst/led_reg_reg[7][0]                                                                                                                                                                                                                     | uart/uart_tx_inst/srst                                                                                                                                                                                                                  |                1 |              8 |
|  instance_name/inst/clk_50m                                             | uart/uart_rx_inst/rx_data0                                                                                                                                                                                                                              | uart/uart_rx_inst/idle_cnt_reg[15]_0                                                                                                                                                                                                    |                3 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[3]_i_1__2_n_0            | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                         |                3 |              8 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                         |                2 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                       | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                  |                4 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                              |                3 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                         |                3 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                         |                3 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0            | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                         |                3 |              8 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                       | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                              |                5 |              9 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[12]_i_1_n_0                                                                                                                                                                      |                7 |              9 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                         |                4 |              9 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                             | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                           |                3 |              9 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                  |                3 |              9 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                 | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                            |                5 |              9 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                      |                2 |              9 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                            | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                            |                3 |              9 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                           | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                            |                5 |              9 |
|  uart_ready_BUFG                                                        | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             10 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                5 |             10 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                2 |             10 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             10 |
|  instance_name/inst/clk_50m                                             | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             10 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             10 |
|  uart_ready_BUFG                                                        | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                         |                2 |             10 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             10 |
|  uart_ready_BUFG                                                        | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             10 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                 | u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             10 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             10 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             10 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  instance_name/inst/clk_50m                                             | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                 | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |
|  instance_name/inst/clk_50m                                             | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                 | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             10 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                       | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                            |                4 |             10 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                 | u_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             10 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_1_reg[0]                                                                                |                2 |             10 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                            |                6 |             11 |
|  instance_name/inst/clk_200m                                            | ddr/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                            | ddr/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                              |                3 |             11 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                   | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                           |                6 |             11 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                            |                8 |             12 |
|  instance_name/inst/clk_200m                                            | ddr/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                | ddr/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                     |                3 |             12 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                 | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                                                  |                3 |             12 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/samples_cnt_r_reg[11][0]                                                                                                               | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                            |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             12 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                     | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                                                                      |                8 |             12 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                  | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                           |                6 |             12 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                                                  |                3 |             12 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_div2 |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_sync_r1_reg                                                                   |                2 |             13 |
|  instance_name/inst/clk_200m                                            |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                     |                4 |             13 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                         |                4 |             13 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                         |                4 |             13 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                         |                7 |             13 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                         |                6 |             13 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                      |               11 |             14 |
|  instance_name/inst/clk_50m                                             |                                                                                                                                                                                                                                                         | uart/ddr_rd_data_r[127]_i_3_n_0                                                                                                                                                                                                         |                5 |             14 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                            | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_1                                                                                                                                                                     |               15 |             15 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/pi_counter_read_val_reg[0]                                                                                                            |                3 |             15 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |               10 |             15 |
|  instance_name/inst/clk_50m                                             | uart/uart_rx_inst/idle_cnt[0]_i_1_n_0                                                                                                                                                                                                                   | uart/uart_rx_inst/rx_data_valid_reg_rep_0                                                                                                                                                                                               |                4 |             15 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                9 |             15 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |               10 |             15 |
|  instance_name/inst/clk_200m                                            |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                            |                4 |             15 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[15]_0                                                                                                                                                            |                7 |             16 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_addr_reg[0][0]                                                                                                                      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                  |                3 |             16 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                 |                6 |             16 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                     | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                 |                4 |             16 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[6]_i_1_n_0                                                                        |               10 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[15]                                                                                                                                                              |                9 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[15]                                                                                                                                                              |                8 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[15]                                                                                                                                                              |                9 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  instance_name/inst/clk_50m                                             | uart/uart_rx_inst/idle_cnt[0]_i_1_n_0                                                                                                                                                                                                                   | uart/uart_rx_inst/idle_cnt_reg[15]_0                                                                                                                                                                                                    |                5 |             17 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                         |                5 |             17 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                            |                8 |             18 |
|  instance_name/inst/clk_50m                                             | uart/fifo_tx_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                          | uart/uart_tx_inst/srst                                                                                                                                                                                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  instance_name/inst/clk_50m                                             |                                                                                                                                                                                                                                                         | uart/uart_rx_inst/rx_data_valid_reg_rep_0                                                                                                                                                                                               |                8 |             18 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  instance_name/inst/clk_50m                                             | uart/fifo_tx_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                          | uart/uart_tx_inst/srst                                                                                                                                                                                                                  |                5 |             18 |
|  instance_name/inst/clk_50m                                             |                                                                                                                                                                                                                                                         | uart/uart_rx_inst/idle_cnt_reg[15]_0                                                                                                                                                                                                    |               12 |             19 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                     | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[43]                                                                         |                9 |             20 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                     | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[95]                                                                         |                6 |             20 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                          |                5 |             20 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                9 |             23 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                           |                8 |             23 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                               |                                                                                                                                                                                                                                         |                3 |             24 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                |               14 |             25 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                            |               13 |             25 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |               10 |             27 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                 | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                 |                6 |             27 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                            |               18 |             27 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                 |                9 |             27 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                            |               14 |             28 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         | u_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                8 |             28 |
|  uart_ready_BUFG                                                        |                                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               13 |             28 |
|  instance_name/inst/clk_50m                                             |                                                                                                                                                                                                                                                         | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                7 |             28 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/ddr_ctrer/ddr_addr[27]_i_1_n_0                                                                                                                                                                                                                      | ddr/ddr_ctrer/ddr_addr[27]_i_3_n_0                                                                                                                                                                                                      |               10 |             28 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                            |               20 |             29 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             30 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             30 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |               13 |             30 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             30 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                            |               18 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             33 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               14 |             33 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             33 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             33 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                               |               14 |             33 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                           |               12 |             33 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               15 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_sync_r1_reg                                                                   |               13 |             35 |
|  instance_name/inst/clk_50m                                             |                                                                                                                                                                                                                                                         | uart/uart_tx_inst/srst                                                                                                                                                                                                                  |               15 |             35 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_div2 |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             39 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                           |               12 |             40 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                           |               13 |             41 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             49 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                           |               14 |             49 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                           |               28 |             49 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               19 |             50 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                            |                                                                                                                                                                                                                                         |               14 |             64 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                 | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                       |               11 |             64 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                  |                                                                                                                                                                                                                                         |               25 |             64 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                         |                                                                                                                                                                                                                                         |               18 |             64 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_8                         |                                                                                                                                                                                                                                         |                8 |             64 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                  |                                                                                                                                                                                                                                         |               24 |             64 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_7                         |                                                                                                                                                                                                                                         |                8 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                 |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               32 |             67 |
|  instance_name/inst/clk_50m                                             | uart/uart_rx_inst/E[0]                                                                                                                                                                                                                                  | uart/uart_rx_inst/idle_cnt_reg[15]_0                                                                                                                                                                                                    |               15 |             67 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_9                         |                                                                                                                                                                                                                                         |                9 |             72 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                           |                                                                                                                                                                                                                                         |                9 |             72 |
|  instance_name/inst/clk_50m                                             | uart/uart_rx_inst/E[0]                                                                                                                                                                                                                                  | uart/uart_rx_inst/rx_data_valid_reg_rep_0                                                                                                                                                                                               |               20 |             78 |
|  instance_name/inst/clk_50m                                             |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               26 |             83 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_4             |                                                                                                                                                                                                                                         |               11 |             88 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en               |                                                                                                                                                                                                                                         |               11 |             88 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               27 |            103 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               27 |            103 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               27 |            103 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               26 |            103 |
|  instance_name/inst/clk_50m                                             | uart/uart_rx_inst/E[0]                                                                                                                                                                                                                                  | uart/uart_rx_inst/rx_data_valid_reg_rep__0_0                                                                                                                                                                                            |               22 |            109 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_6                         |                                                                                                                                                                                                                                         |               14 |            112 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                         |                                                                                                                                                                                                                                         |               14 |            112 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                      |                                                                                                                                                                                                                                         |               34 |            128 |
|  instance_name/inst/clk_50m                                             | ddr/E[0]                                                                                                                                                                                                                                                | uart/ddr_rd_data_r[127]_i_3_n_0                                                                                                                                                                                                         |               26 |            128 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/ddr_ctrer/ddr_wirte_data                                                                                                                                                                                                                            | ddr/ddr_ctrer/uart_ready_d0_i_1_n_0                                                                                                                                                                                                     |               22 |            128 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/ddr_ctrer/ddr_rd_data_r[127]_i_1_n_0                                                                                                                                                                                                                | ddr/ddr_ctrer/app_rd_data_valid_d_i_1_n_0                                                                                                                                                                                               |               33 |            128 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               22 |            145 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               21 |            145 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               23 |            145 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/ddr_ctrer/app_addr_r[27]_i_1_n_0                                                                                                                                                                                                                    | ddr/ddr_ctrer/ddr_addr[27]_i_3_n_0                                                                                                                                                                                                      |               43 |            156 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/not_strict_mode.rd_buf_we                                                                                                              |                                                                                                                                                                                                                                         |               22 |            176 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      | ddr/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                               |                                                                                                                                                                                                                                         |               24 |            192 |
|  uart_ready_BUFG                                                        |                                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               56 |            240 |
|  instance_name/inst/clkfbout_buf_MMCM                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               38 |            273 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               84 |            408 |
|  uart_ready_BUFG                                                        |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              230 |           1149 |
|  instance_name/inst/clkfbout_buf_MMCM                                   |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              651 |           2463 |
|  ddr/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK      |                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              911 |           3628 |
+-------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    23 |
| 2      |                    15 |
| 3      |                    14 |
| 4      |                    63 |
| 5      |                    35 |
| 6      |                    60 |
| 7      |                    18 |
| 8      |                    32 |
| 9      |                     9 |
| 10     |                    23 |
| 11     |                     3 |
| 12     |                    10 |
| 13     |                     6 |
| 14     |                     2 |
| 15     |                     7 |
| 16+    |                   191 |
+--------+-----------------------+


