--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n 3
-fastpaths -xml mips_fpga_interface.twx mips_fpga_interface.ncd -o
mips_fpga_interface.twr mips_fpga_interface.pcf -ucf constraints.ucf

Design file:              mips_fpga_interface.ncd
Physical constraint file: mips_fpga_interface.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4222858 paths analyzed, 4885 endpoints analyzed, 2529 failing endpoints
 2529 timing errors detected. (2529 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.592ns.
--------------------------------------------------------------------------------

Paths for end point mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_F (SLICE_X38Y39.BY), 33558 paths
--------------------------------------------------------------------------------
Slack (setup path):     -10.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/mips1/dp/pcreg/q_6 (FF)
  Destination:          mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_F (RAM)
  Requirement:          10.000ns
  Data Path Delay:      20.482ns (Levels of Logic = 14)
  Clock Path Skew:      -0.110ns (0.647 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/mips1/dp/pcreg/q_6 to mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y42.YQ      Tcko                  0.626   mips_cpu/mips1/dp/pcreg/q<7>
                                                       mips_cpu/mips1/dp/pcreg/q_6
    SLICE_X42Y43.G2      net (fanout=5)        0.861   mips_cpu/mips1/dp/pcreg/q<6>
    SLICE_X42Y43.Y       Tilo                  0.529   mips_cpu/instr<21>211
                                                       mips_cpu/instr<21>11_1
    SLICE_X45Y42.G4      net (fanout=4)        0.373   mips_cpu/instr<21>11
    SLICE_X45Y42.Y       Tilo                  0.479   mips_cpu/instr<21>21
                                                       mips_cpu/instr<21>211
    SLICE_X48Y45.F4      net (fanout=195)      1.508   mips_cpu/instr<16>
    SLICE_X48Y45.X       Tilo                  0.529   mips_cpu/mips1/dp/rf/N77
                                                       mips_cpu/mips1/dp/rf/Mram_mem37.SLICEM_F
    SLICE_X21Y57.G3      net (fanout=2)        3.534   mips_cpu/mips1/dp/rf/N77
    SLICE_X21Y57.Y       Tilo                  0.479   mips_cpu/mips1/dp/srca<18>
                                                       mips_cpu/mips1/dp/rf/rd1<18>1
    SLICE_X41Y48.G1      net (fanout=1)        2.033   mips_cpu/mips1/dp/srca<18>
    SLICE_X41Y48.COUT    Topcyg                0.774   mips_cpu/mips1/dp/mainalu/sum<17>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<18>
    SLICE_X41Y49.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<18>
    SLICE_X41Y49.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<19>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<19>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<20>
    SLICE_X41Y50.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<20>
    SLICE_X41Y50.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<21>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<21>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<22>
    SLICE_X41Y51.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<22>
    SLICE_X41Y51.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<23>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<23>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<24>
    SLICE_X41Y52.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<24>
    SLICE_X41Y52.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<25>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<25>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<26>
    SLICE_X41Y53.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<26>
    SLICE_X41Y53.X       Tcinx                 0.786   mips_cpu/mips1/dp/mainalu/sum<27>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_xor<27>
    SLICE_X45Y52.F3      net (fanout=2)        1.308   mips_cpu/mips1/dp/mainalu/sum<27>
    SLICE_X45Y52.X       Tilo                  0.479   mips_cpu/mips1/dp/resmux/y<0>89
                                                       mips_cpu/mips1/dp/resmux/y<0>89
    SLICE_X40Y50.F1      net (fanout=1)        0.801   mips_cpu/mips1/dp/resmux/y<0>89
    SLICE_X40Y50.X       Tilo                  0.529   mips_cpu/mips1/dp/resmux/y<0>143
                                                       mips_cpu/mips1/dp/resmux/y<0>143
    SLICE_X39Y44.G1      net (fanout=1)        1.763   mips_cpu/mips1/dp/resmux/y<0>143
    SLICE_X39Y44.X       Tif5x                 0.793   mips_cpu/mips1/dp/result<0>
                                                       mips_cpu/mips1/dp/resmux/y<0>210_F
                                                       mips_cpu/mips1/dp/resmux/y<0>210
    SLICE_X38Y39.BY      net (fanout=2)        1.402   mips_cpu/mips1/dp/result<0>
    SLICE_X38Y39.CLK     Tds                   0.452   mips_cpu/mips1/dp/rf/N135
                                                       mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     20.482ns (6.899ns logic, 13.583ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/mips1/dp/pcreg/q_6 (FF)
  Destination:          mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_F (RAM)
  Requirement:          10.000ns
  Data Path Delay:      20.322ns (Levels of Logic = 13)
  Clock Path Skew:      -0.110ns (0.647 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/mips1/dp/pcreg/q_6 to mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y42.YQ      Tcko                  0.626   mips_cpu/mips1/dp/pcreg/q<7>
                                                       mips_cpu/mips1/dp/pcreg/q_6
    SLICE_X42Y43.G2      net (fanout=5)        0.861   mips_cpu/mips1/dp/pcreg/q<6>
    SLICE_X42Y43.Y       Tilo                  0.529   mips_cpu/instr<21>211
                                                       mips_cpu/instr<21>11_1
    SLICE_X45Y42.G4      net (fanout=4)        0.373   mips_cpu/instr<21>11
    SLICE_X45Y42.Y       Tilo                  0.479   mips_cpu/instr<21>21
                                                       mips_cpu/instr<21>211
    SLICE_X48Y45.F4      net (fanout=195)      1.508   mips_cpu/instr<16>
    SLICE_X48Y45.X       Tilo                  0.529   mips_cpu/mips1/dp/rf/N77
                                                       mips_cpu/mips1/dp/rf/Mram_mem37.SLICEM_F
    SLICE_X21Y57.G3      net (fanout=2)        3.534   mips_cpu/mips1/dp/rf/N77
    SLICE_X21Y57.Y       Tilo                  0.479   mips_cpu/mips1/dp/srca<18>
                                                       mips_cpu/mips1/dp/rf/rd1<18>1
    SLICE_X41Y48.G1      net (fanout=1)        2.033   mips_cpu/mips1/dp/srca<18>
    SLICE_X41Y48.COUT    Topcyg                0.774   mips_cpu/mips1/dp/mainalu/sum<17>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<18>
    SLICE_X41Y49.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<18>
    SLICE_X41Y49.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<19>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<19>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<20>
    SLICE_X41Y50.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<20>
    SLICE_X41Y50.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<21>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<21>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<22>
    SLICE_X41Y51.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<22>
    SLICE_X41Y51.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<23>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<23>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<24>
    SLICE_X41Y52.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<24>
    SLICE_X41Y52.Y       Tciny                 0.803   mips_cpu/mips1/dp/mainalu/sum<25>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<25>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_xor<26>
    SLICE_X45Y52.F1      net (fanout=2)        1.242   mips_cpu/mips1/dp/mainalu/sum<26>
    SLICE_X45Y52.X       Tilo                  0.479   mips_cpu/mips1/dp/resmux/y<0>89
                                                       mips_cpu/mips1/dp/resmux/y<0>89
    SLICE_X40Y50.F1      net (fanout=1)        0.801   mips_cpu/mips1/dp/resmux/y<0>89
    SLICE_X40Y50.X       Tilo                  0.529   mips_cpu/mips1/dp/resmux/y<0>143
                                                       mips_cpu/mips1/dp/resmux/y<0>143
    SLICE_X39Y44.G1      net (fanout=1)        1.763   mips_cpu/mips1/dp/resmux/y<0>143
    SLICE_X39Y44.X       Tif5x                 0.793   mips_cpu/mips1/dp/result<0>
                                                       mips_cpu/mips1/dp/resmux/y<0>210_F
                                                       mips_cpu/mips1/dp/resmux/y<0>210
    SLICE_X38Y39.BY      net (fanout=2)        1.402   mips_cpu/mips1/dp/result<0>
    SLICE_X38Y39.CLK     Tds                   0.452   mips_cpu/mips1/dp/rf/N135
                                                       mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     20.322ns (6.805ns logic, 13.517ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/mips1/dp/pcreg/q_6 (FF)
  Destination:          mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_F (RAM)
  Requirement:          10.000ns
  Data Path Delay:      20.314ns (Levels of Logic = 14)
  Clock Path Skew:      -0.110ns (0.647 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/mips1/dp/pcreg/q_6 to mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y42.YQ      Tcko                  0.626   mips_cpu/mips1/dp/pcreg/q<7>
                                                       mips_cpu/mips1/dp/pcreg/q_6
    SLICE_X42Y43.G2      net (fanout=5)        0.861   mips_cpu/mips1/dp/pcreg/q<6>
    SLICE_X42Y43.Y       Tilo                  0.529   mips_cpu/instr<21>211
                                                       mips_cpu/instr<21>11_1
    SLICE_X45Y43.F2      net (fanout=4)        0.833   mips_cpu/instr<21>11
    SLICE_X45Y43.X       Tilo                  0.479   mips_cpu/instr<21>
                                                       mips_cpu/instr<21>21
    SLICE_X48Y45.F1      net (fanout=30)       0.880   mips_cpu/instr<21>
    SLICE_X48Y45.X       Tilo                  0.529   mips_cpu/mips1/dp/rf/N77
                                                       mips_cpu/mips1/dp/rf/Mram_mem37.SLICEM_F
    SLICE_X21Y57.G3      net (fanout=2)        3.534   mips_cpu/mips1/dp/rf/N77
    SLICE_X21Y57.Y       Tilo                  0.479   mips_cpu/mips1/dp/srca<18>
                                                       mips_cpu/mips1/dp/rf/rd1<18>1
    SLICE_X41Y48.G1      net (fanout=1)        2.033   mips_cpu/mips1/dp/srca<18>
    SLICE_X41Y48.COUT    Topcyg                0.774   mips_cpu/mips1/dp/mainalu/sum<17>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<18>
    SLICE_X41Y49.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<18>
    SLICE_X41Y49.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<19>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<19>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<20>
    SLICE_X41Y50.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<20>
    SLICE_X41Y50.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<21>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<21>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<22>
    SLICE_X41Y51.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<22>
    SLICE_X41Y51.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<23>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<23>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<24>
    SLICE_X41Y52.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<24>
    SLICE_X41Y52.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<25>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<25>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<26>
    SLICE_X41Y53.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<26>
    SLICE_X41Y53.X       Tcinx                 0.786   mips_cpu/mips1/dp/mainalu/sum<27>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_xor<27>
    SLICE_X45Y52.F3      net (fanout=2)        1.308   mips_cpu/mips1/dp/mainalu/sum<27>
    SLICE_X45Y52.X       Tilo                  0.479   mips_cpu/mips1/dp/resmux/y<0>89
                                                       mips_cpu/mips1/dp/resmux/y<0>89
    SLICE_X40Y50.F1      net (fanout=1)        0.801   mips_cpu/mips1/dp/resmux/y<0>89
    SLICE_X40Y50.X       Tilo                  0.529   mips_cpu/mips1/dp/resmux/y<0>143
                                                       mips_cpu/mips1/dp/resmux/y<0>143
    SLICE_X39Y44.G1      net (fanout=1)        1.763   mips_cpu/mips1/dp/resmux/y<0>143
    SLICE_X39Y44.X       Tif5x                 0.793   mips_cpu/mips1/dp/result<0>
                                                       mips_cpu/mips1/dp/resmux/y<0>210_F
                                                       mips_cpu/mips1/dp/resmux/y<0>210
    SLICE_X38Y39.BY      net (fanout=2)        1.402   mips_cpu/mips1/dp/result<0>
    SLICE_X38Y39.CLK     Tds                   0.452   mips_cpu/mips1/dp/rf/N135
                                                       mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     20.314ns (6.899ns logic, 13.415ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_G (SLICE_X38Y39.BY), 33558 paths
--------------------------------------------------------------------------------
Slack (setup path):     -10.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/mips1/dp/pcreg/q_6 (FF)
  Destination:          mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_G (RAM)
  Requirement:          10.000ns
  Data Path Delay:      20.412ns (Levels of Logic = 14)
  Clock Path Skew:      -0.110ns (0.647 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/mips1/dp/pcreg/q_6 to mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y42.YQ      Tcko                  0.626   mips_cpu/mips1/dp/pcreg/q<7>
                                                       mips_cpu/mips1/dp/pcreg/q_6
    SLICE_X42Y43.G2      net (fanout=5)        0.861   mips_cpu/mips1/dp/pcreg/q<6>
    SLICE_X42Y43.Y       Tilo                  0.529   mips_cpu/instr<21>211
                                                       mips_cpu/instr<21>11_1
    SLICE_X45Y42.G4      net (fanout=4)        0.373   mips_cpu/instr<21>11
    SLICE_X45Y42.Y       Tilo                  0.479   mips_cpu/instr<21>21
                                                       mips_cpu/instr<21>211
    SLICE_X48Y45.F4      net (fanout=195)      1.508   mips_cpu/instr<16>
    SLICE_X48Y45.X       Tilo                  0.529   mips_cpu/mips1/dp/rf/N77
                                                       mips_cpu/mips1/dp/rf/Mram_mem37.SLICEM_F
    SLICE_X21Y57.G3      net (fanout=2)        3.534   mips_cpu/mips1/dp/rf/N77
    SLICE_X21Y57.Y       Tilo                  0.479   mips_cpu/mips1/dp/srca<18>
                                                       mips_cpu/mips1/dp/rf/rd1<18>1
    SLICE_X41Y48.G1      net (fanout=1)        2.033   mips_cpu/mips1/dp/srca<18>
    SLICE_X41Y48.COUT    Topcyg                0.774   mips_cpu/mips1/dp/mainalu/sum<17>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<18>
    SLICE_X41Y49.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<18>
    SLICE_X41Y49.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<19>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<19>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<20>
    SLICE_X41Y50.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<20>
    SLICE_X41Y50.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<21>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<21>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<22>
    SLICE_X41Y51.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<22>
    SLICE_X41Y51.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<23>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<23>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<24>
    SLICE_X41Y52.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<24>
    SLICE_X41Y52.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<25>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<25>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<26>
    SLICE_X41Y53.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<26>
    SLICE_X41Y53.X       Tcinx                 0.786   mips_cpu/mips1/dp/mainalu/sum<27>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_xor<27>
    SLICE_X45Y52.F3      net (fanout=2)        1.308   mips_cpu/mips1/dp/mainalu/sum<27>
    SLICE_X45Y52.X       Tilo                  0.479   mips_cpu/mips1/dp/resmux/y<0>89
                                                       mips_cpu/mips1/dp/resmux/y<0>89
    SLICE_X40Y50.F1      net (fanout=1)        0.801   mips_cpu/mips1/dp/resmux/y<0>89
    SLICE_X40Y50.X       Tilo                  0.529   mips_cpu/mips1/dp/resmux/y<0>143
                                                       mips_cpu/mips1/dp/resmux/y<0>143
    SLICE_X39Y44.G1      net (fanout=1)        1.763   mips_cpu/mips1/dp/resmux/y<0>143
    SLICE_X39Y44.X       Tif5x                 0.793   mips_cpu/mips1/dp/result<0>
                                                       mips_cpu/mips1/dp/resmux/y<0>210_F
                                                       mips_cpu/mips1/dp/resmux/y<0>210
    SLICE_X38Y39.BY      net (fanout=2)        1.402   mips_cpu/mips1/dp/result<0>
    SLICE_X38Y39.CLK     Tds                   0.382   mips_cpu/mips1/dp/rf/N135
                                                       mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     20.412ns (6.829ns logic, 13.583ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/mips1/dp/pcreg/q_6 (FF)
  Destination:          mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_G (RAM)
  Requirement:          10.000ns
  Data Path Delay:      20.252ns (Levels of Logic = 13)
  Clock Path Skew:      -0.110ns (0.647 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/mips1/dp/pcreg/q_6 to mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y42.YQ      Tcko                  0.626   mips_cpu/mips1/dp/pcreg/q<7>
                                                       mips_cpu/mips1/dp/pcreg/q_6
    SLICE_X42Y43.G2      net (fanout=5)        0.861   mips_cpu/mips1/dp/pcreg/q<6>
    SLICE_X42Y43.Y       Tilo                  0.529   mips_cpu/instr<21>211
                                                       mips_cpu/instr<21>11_1
    SLICE_X45Y42.G4      net (fanout=4)        0.373   mips_cpu/instr<21>11
    SLICE_X45Y42.Y       Tilo                  0.479   mips_cpu/instr<21>21
                                                       mips_cpu/instr<21>211
    SLICE_X48Y45.F4      net (fanout=195)      1.508   mips_cpu/instr<16>
    SLICE_X48Y45.X       Tilo                  0.529   mips_cpu/mips1/dp/rf/N77
                                                       mips_cpu/mips1/dp/rf/Mram_mem37.SLICEM_F
    SLICE_X21Y57.G3      net (fanout=2)        3.534   mips_cpu/mips1/dp/rf/N77
    SLICE_X21Y57.Y       Tilo                  0.479   mips_cpu/mips1/dp/srca<18>
                                                       mips_cpu/mips1/dp/rf/rd1<18>1
    SLICE_X41Y48.G1      net (fanout=1)        2.033   mips_cpu/mips1/dp/srca<18>
    SLICE_X41Y48.COUT    Topcyg                0.774   mips_cpu/mips1/dp/mainalu/sum<17>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<18>
    SLICE_X41Y49.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<18>
    SLICE_X41Y49.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<19>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<19>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<20>
    SLICE_X41Y50.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<20>
    SLICE_X41Y50.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<21>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<21>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<22>
    SLICE_X41Y51.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<22>
    SLICE_X41Y51.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<23>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<23>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<24>
    SLICE_X41Y52.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<24>
    SLICE_X41Y52.Y       Tciny                 0.803   mips_cpu/mips1/dp/mainalu/sum<25>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<25>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_xor<26>
    SLICE_X45Y52.F1      net (fanout=2)        1.242   mips_cpu/mips1/dp/mainalu/sum<26>
    SLICE_X45Y52.X       Tilo                  0.479   mips_cpu/mips1/dp/resmux/y<0>89
                                                       mips_cpu/mips1/dp/resmux/y<0>89
    SLICE_X40Y50.F1      net (fanout=1)        0.801   mips_cpu/mips1/dp/resmux/y<0>89
    SLICE_X40Y50.X       Tilo                  0.529   mips_cpu/mips1/dp/resmux/y<0>143
                                                       mips_cpu/mips1/dp/resmux/y<0>143
    SLICE_X39Y44.G1      net (fanout=1)        1.763   mips_cpu/mips1/dp/resmux/y<0>143
    SLICE_X39Y44.X       Tif5x                 0.793   mips_cpu/mips1/dp/result<0>
                                                       mips_cpu/mips1/dp/resmux/y<0>210_F
                                                       mips_cpu/mips1/dp/resmux/y<0>210
    SLICE_X38Y39.BY      net (fanout=2)        1.402   mips_cpu/mips1/dp/result<0>
    SLICE_X38Y39.CLK     Tds                   0.382   mips_cpu/mips1/dp/rf/N135
                                                       mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     20.252ns (6.735ns logic, 13.517ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/mips1/dp/pcreg/q_6 (FF)
  Destination:          mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_G (RAM)
  Requirement:          10.000ns
  Data Path Delay:      20.244ns (Levels of Logic = 14)
  Clock Path Skew:      -0.110ns (0.647 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/mips1/dp/pcreg/q_6 to mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y42.YQ      Tcko                  0.626   mips_cpu/mips1/dp/pcreg/q<7>
                                                       mips_cpu/mips1/dp/pcreg/q_6
    SLICE_X42Y43.G2      net (fanout=5)        0.861   mips_cpu/mips1/dp/pcreg/q<6>
    SLICE_X42Y43.Y       Tilo                  0.529   mips_cpu/instr<21>211
                                                       mips_cpu/instr<21>11_1
    SLICE_X45Y43.F2      net (fanout=4)        0.833   mips_cpu/instr<21>11
    SLICE_X45Y43.X       Tilo                  0.479   mips_cpu/instr<21>
                                                       mips_cpu/instr<21>21
    SLICE_X48Y45.F1      net (fanout=30)       0.880   mips_cpu/instr<21>
    SLICE_X48Y45.X       Tilo                  0.529   mips_cpu/mips1/dp/rf/N77
                                                       mips_cpu/mips1/dp/rf/Mram_mem37.SLICEM_F
    SLICE_X21Y57.G3      net (fanout=2)        3.534   mips_cpu/mips1/dp/rf/N77
    SLICE_X21Y57.Y       Tilo                  0.479   mips_cpu/mips1/dp/srca<18>
                                                       mips_cpu/mips1/dp/rf/rd1<18>1
    SLICE_X41Y48.G1      net (fanout=1)        2.033   mips_cpu/mips1/dp/srca<18>
    SLICE_X41Y48.COUT    Topcyg                0.774   mips_cpu/mips1/dp/mainalu/sum<17>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<18>
    SLICE_X41Y49.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<18>
    SLICE_X41Y49.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<19>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<19>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<20>
    SLICE_X41Y50.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<20>
    SLICE_X41Y50.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<21>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<21>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<22>
    SLICE_X41Y51.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<22>
    SLICE_X41Y51.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<23>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<23>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<24>
    SLICE_X41Y52.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<24>
    SLICE_X41Y52.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<25>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<25>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<26>
    SLICE_X41Y53.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<26>
    SLICE_X41Y53.X       Tcinx                 0.786   mips_cpu/mips1/dp/mainalu/sum<27>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_xor<27>
    SLICE_X45Y52.F3      net (fanout=2)        1.308   mips_cpu/mips1/dp/mainalu/sum<27>
    SLICE_X45Y52.X       Tilo                  0.479   mips_cpu/mips1/dp/resmux/y<0>89
                                                       mips_cpu/mips1/dp/resmux/y<0>89
    SLICE_X40Y50.F1      net (fanout=1)        0.801   mips_cpu/mips1/dp/resmux/y<0>89
    SLICE_X40Y50.X       Tilo                  0.529   mips_cpu/mips1/dp/resmux/y<0>143
                                                       mips_cpu/mips1/dp/resmux/y<0>143
    SLICE_X39Y44.G1      net (fanout=1)        1.763   mips_cpu/mips1/dp/resmux/y<0>143
    SLICE_X39Y44.X       Tif5x                 0.793   mips_cpu/mips1/dp/result<0>
                                                       mips_cpu/mips1/dp/resmux/y<0>210_F
                                                       mips_cpu/mips1/dp/resmux/y<0>210
    SLICE_X38Y39.BY      net (fanout=2)        1.402   mips_cpu/mips1/dp/result<0>
    SLICE_X38Y39.CLK     Tds                   0.382   mips_cpu/mips1/dp/rf/N135
                                                       mips_cpu/mips1/dp/rf/Mram_mem_ren1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                     20.244ns (6.829ns logic, 13.415ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point mips_cpu/mips1/dp/rf/Mram_mem1.SLICEM_F (SLICE_X38Y47.BY), 33558 paths
--------------------------------------------------------------------------------
Slack (setup path):     -9.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/mips1/dp/pcreg/q_6 (FF)
  Destination:          mips_cpu/mips1/dp/rf/Mram_mem1.SLICEM_F (RAM)
  Requirement:          10.000ns
  Data Path Delay:      19.644ns (Levels of Logic = 14)
  Clock Path Skew:      -0.021ns (0.736 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/mips1/dp/pcreg/q_6 to mips_cpu/mips1/dp/rf/Mram_mem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y42.YQ      Tcko                  0.626   mips_cpu/mips1/dp/pcreg/q<7>
                                                       mips_cpu/mips1/dp/pcreg/q_6
    SLICE_X42Y43.G2      net (fanout=5)        0.861   mips_cpu/mips1/dp/pcreg/q<6>
    SLICE_X42Y43.Y       Tilo                  0.529   mips_cpu/instr<21>211
                                                       mips_cpu/instr<21>11_1
    SLICE_X45Y42.G4      net (fanout=4)        0.373   mips_cpu/instr<21>11
    SLICE_X45Y42.Y       Tilo                  0.479   mips_cpu/instr<21>21
                                                       mips_cpu/instr<21>211
    SLICE_X48Y45.F4      net (fanout=195)      1.508   mips_cpu/instr<16>
    SLICE_X48Y45.X       Tilo                  0.529   mips_cpu/mips1/dp/rf/N77
                                                       mips_cpu/mips1/dp/rf/Mram_mem37.SLICEM_F
    SLICE_X21Y57.G3      net (fanout=2)        3.534   mips_cpu/mips1/dp/rf/N77
    SLICE_X21Y57.Y       Tilo                  0.479   mips_cpu/mips1/dp/srca<18>
                                                       mips_cpu/mips1/dp/rf/rd1<18>1
    SLICE_X41Y48.G1      net (fanout=1)        2.033   mips_cpu/mips1/dp/srca<18>
    SLICE_X41Y48.COUT    Topcyg                0.774   mips_cpu/mips1/dp/mainalu/sum<17>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<18>
    SLICE_X41Y49.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<18>
    SLICE_X41Y49.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<19>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<19>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<20>
    SLICE_X41Y50.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<20>
    SLICE_X41Y50.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<21>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<21>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<22>
    SLICE_X41Y51.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<22>
    SLICE_X41Y51.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<23>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<23>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<24>
    SLICE_X41Y52.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<24>
    SLICE_X41Y52.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<25>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<25>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<26>
    SLICE_X41Y53.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<26>
    SLICE_X41Y53.X       Tcinx                 0.786   mips_cpu/mips1/dp/mainalu/sum<27>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_xor<27>
    SLICE_X45Y52.F3      net (fanout=2)        1.308   mips_cpu/mips1/dp/mainalu/sum<27>
    SLICE_X45Y52.X       Tilo                  0.479   mips_cpu/mips1/dp/resmux/y<0>89
                                                       mips_cpu/mips1/dp/resmux/y<0>89
    SLICE_X40Y50.F1      net (fanout=1)        0.801   mips_cpu/mips1/dp/resmux/y<0>89
    SLICE_X40Y50.X       Tilo                  0.529   mips_cpu/mips1/dp/resmux/y<0>143
                                                       mips_cpu/mips1/dp/resmux/y<0>143
    SLICE_X39Y44.G1      net (fanout=1)        1.763   mips_cpu/mips1/dp/resmux/y<0>143
    SLICE_X39Y44.X       Tif5x                 0.793   mips_cpu/mips1/dp/result<0>
                                                       mips_cpu/mips1/dp/resmux/y<0>210_F
                                                       mips_cpu/mips1/dp/resmux/y<0>210
    SLICE_X38Y47.BY      net (fanout=2)        0.564   mips_cpu/mips1/dp/result<0>
    SLICE_X38Y47.CLK     Tds                   0.452   mips_cpu/mips1/dp/rf/N5
                                                       mips_cpu/mips1/dp/rf/Mram_mem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     19.644ns (6.899ns logic, 12.745ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/mips1/dp/pcreg/q_6 (FF)
  Destination:          mips_cpu/mips1/dp/rf/Mram_mem1.SLICEM_F (RAM)
  Requirement:          10.000ns
  Data Path Delay:      19.484ns (Levels of Logic = 13)
  Clock Path Skew:      -0.021ns (0.736 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/mips1/dp/pcreg/q_6 to mips_cpu/mips1/dp/rf/Mram_mem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y42.YQ      Tcko                  0.626   mips_cpu/mips1/dp/pcreg/q<7>
                                                       mips_cpu/mips1/dp/pcreg/q_6
    SLICE_X42Y43.G2      net (fanout=5)        0.861   mips_cpu/mips1/dp/pcreg/q<6>
    SLICE_X42Y43.Y       Tilo                  0.529   mips_cpu/instr<21>211
                                                       mips_cpu/instr<21>11_1
    SLICE_X45Y42.G4      net (fanout=4)        0.373   mips_cpu/instr<21>11
    SLICE_X45Y42.Y       Tilo                  0.479   mips_cpu/instr<21>21
                                                       mips_cpu/instr<21>211
    SLICE_X48Y45.F4      net (fanout=195)      1.508   mips_cpu/instr<16>
    SLICE_X48Y45.X       Tilo                  0.529   mips_cpu/mips1/dp/rf/N77
                                                       mips_cpu/mips1/dp/rf/Mram_mem37.SLICEM_F
    SLICE_X21Y57.G3      net (fanout=2)        3.534   mips_cpu/mips1/dp/rf/N77
    SLICE_X21Y57.Y       Tilo                  0.479   mips_cpu/mips1/dp/srca<18>
                                                       mips_cpu/mips1/dp/rf/rd1<18>1
    SLICE_X41Y48.G1      net (fanout=1)        2.033   mips_cpu/mips1/dp/srca<18>
    SLICE_X41Y48.COUT    Topcyg                0.774   mips_cpu/mips1/dp/mainalu/sum<17>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<18>
    SLICE_X41Y49.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<18>
    SLICE_X41Y49.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<19>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<19>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<20>
    SLICE_X41Y50.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<20>
    SLICE_X41Y50.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<21>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<21>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<22>
    SLICE_X41Y51.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<22>
    SLICE_X41Y51.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<23>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<23>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<24>
    SLICE_X41Y52.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<24>
    SLICE_X41Y52.Y       Tciny                 0.803   mips_cpu/mips1/dp/mainalu/sum<25>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<25>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_xor<26>
    SLICE_X45Y52.F1      net (fanout=2)        1.242   mips_cpu/mips1/dp/mainalu/sum<26>
    SLICE_X45Y52.X       Tilo                  0.479   mips_cpu/mips1/dp/resmux/y<0>89
                                                       mips_cpu/mips1/dp/resmux/y<0>89
    SLICE_X40Y50.F1      net (fanout=1)        0.801   mips_cpu/mips1/dp/resmux/y<0>89
    SLICE_X40Y50.X       Tilo                  0.529   mips_cpu/mips1/dp/resmux/y<0>143
                                                       mips_cpu/mips1/dp/resmux/y<0>143
    SLICE_X39Y44.G1      net (fanout=1)        1.763   mips_cpu/mips1/dp/resmux/y<0>143
    SLICE_X39Y44.X       Tif5x                 0.793   mips_cpu/mips1/dp/result<0>
                                                       mips_cpu/mips1/dp/resmux/y<0>210_F
                                                       mips_cpu/mips1/dp/resmux/y<0>210
    SLICE_X38Y47.BY      net (fanout=2)        0.564   mips_cpu/mips1/dp/result<0>
    SLICE_X38Y47.CLK     Tds                   0.452   mips_cpu/mips1/dp/rf/N5
                                                       mips_cpu/mips1/dp/rf/Mram_mem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     19.484ns (6.805ns logic, 12.679ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mips_cpu/mips1/dp/pcreg/q_6 (FF)
  Destination:          mips_cpu/mips1/dp/rf/Mram_mem1.SLICEM_F (RAM)
  Requirement:          10.000ns
  Data Path Delay:      19.476ns (Levels of Logic = 14)
  Clock Path Skew:      -0.021ns (0.736 - 0.757)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mips_cpu/mips1/dp/pcreg/q_6 to mips_cpu/mips1/dp/rf/Mram_mem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y42.YQ      Tcko                  0.626   mips_cpu/mips1/dp/pcreg/q<7>
                                                       mips_cpu/mips1/dp/pcreg/q_6
    SLICE_X42Y43.G2      net (fanout=5)        0.861   mips_cpu/mips1/dp/pcreg/q<6>
    SLICE_X42Y43.Y       Tilo                  0.529   mips_cpu/instr<21>211
                                                       mips_cpu/instr<21>11_1
    SLICE_X45Y43.F2      net (fanout=4)        0.833   mips_cpu/instr<21>11
    SLICE_X45Y43.X       Tilo                  0.479   mips_cpu/instr<21>
                                                       mips_cpu/instr<21>21
    SLICE_X48Y45.F1      net (fanout=30)       0.880   mips_cpu/instr<21>
    SLICE_X48Y45.X       Tilo                  0.529   mips_cpu/mips1/dp/rf/N77
                                                       mips_cpu/mips1/dp/rf/Mram_mem37.SLICEM_F
    SLICE_X21Y57.G3      net (fanout=2)        3.534   mips_cpu/mips1/dp/rf/N77
    SLICE_X21Y57.Y       Tilo                  0.479   mips_cpu/mips1/dp/srca<18>
                                                       mips_cpu/mips1/dp/rf/rd1<18>1
    SLICE_X41Y48.G1      net (fanout=1)        2.033   mips_cpu/mips1/dp/srca<18>
    SLICE_X41Y48.COUT    Topcyg                0.774   mips_cpu/mips1/dp/mainalu/sum<17>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<18>
    SLICE_X41Y49.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<18>
    SLICE_X41Y49.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<19>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<19>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<20>
    SLICE_X41Y50.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<20>
    SLICE_X41Y50.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<21>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<21>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<22>
    SLICE_X41Y51.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<22>
    SLICE_X41Y51.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<23>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<23>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<24>
    SLICE_X41Y52.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<24>
    SLICE_X41Y52.COUT    Tbyp                  0.111   mips_cpu/mips1/dp/mainalu/sum<25>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<25>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_cy<26>
    SLICE_X41Y53.CIN     net (fanout=1)        0.000   mips_cpu/mips1/dp/mainalu/Madd_sum_cy<26>
    SLICE_X41Y53.X       Tcinx                 0.786   mips_cpu/mips1/dp/mainalu/sum<27>
                                                       mips_cpu/mips1/dp/mainalu/Madd_sum_xor<27>
    SLICE_X45Y52.F3      net (fanout=2)        1.308   mips_cpu/mips1/dp/mainalu/sum<27>
    SLICE_X45Y52.X       Tilo                  0.479   mips_cpu/mips1/dp/resmux/y<0>89
                                                       mips_cpu/mips1/dp/resmux/y<0>89
    SLICE_X40Y50.F1      net (fanout=1)        0.801   mips_cpu/mips1/dp/resmux/y<0>89
    SLICE_X40Y50.X       Tilo                  0.529   mips_cpu/mips1/dp/resmux/y<0>143
                                                       mips_cpu/mips1/dp/resmux/y<0>143
    SLICE_X39Y44.G1      net (fanout=1)        1.763   mips_cpu/mips1/dp/resmux/y<0>143
    SLICE_X39Y44.X       Tif5x                 0.793   mips_cpu/mips1/dp/result<0>
                                                       mips_cpu/mips1/dp/resmux/y<0>210_F
                                                       mips_cpu/mips1/dp/resmux/y<0>210
    SLICE_X38Y47.BY      net (fanout=2)        0.564   mips_cpu/mips1/dp/result<0>
    SLICE_X38Y47.CLK     Tds                   0.452   mips_cpu/mips1/dp/rf/N5
                                                       mips_cpu/mips1/dp/rf/Mram_mem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                     19.476ns (6.899ns logic, 12.577ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mips_cpu/keyboard/sc_r_7 (SLICE_X66Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mips_cpu/keyboard/sc_r_8 (FF)
  Destination:          mips_cpu/keyboard/sc_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mips_cpu/keyboard/sc_r_8 to mips_cpu/keyboard/sc_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y41.YQ      Tcko                  0.501   mips_cpu/keyboard/sc_r<9>
                                                       mips_cpu/keyboard/sc_r_8
    SLICE_X66Y40.BX      net (fanout=1)        0.447   mips_cpu/keyboard/sc_r<8>
    SLICE_X66Y40.CLK     Tckdi       (-Th)     0.246   mips_cpu/keyboard/sc_r<7>
                                                       mips_cpu/keyboard/sc_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.702ns (0.255ns logic, 0.447ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point mips_cpu/keyboard/sc_r_1 (SLICE_X51Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.719ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mips_cpu/keyboard/sc_r_2 (FF)
  Destination:          mips_cpu/keyboard/sc_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mips_cpu/keyboard/sc_r_2 to mips_cpu/keyboard/sc_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y13.YQ      Tcko                  0.501   mips_cpu/keyboard/sc_r<3>
                                                       mips_cpu/keyboard/sc_r_2
    SLICE_X51Y13.BX      net (fanout=8)        0.464   mips_cpu/keyboard/sc_r<2>
    SLICE_X51Y13.CLK     Tckdi       (-Th)     0.246   mips_cpu/keyboard/sc_r<1>
                                                       mips_cpu/keyboard/sc_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.255ns logic, 0.464ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point mips_cpu/keyboard/sc_r_3 (SLICE_X50Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.719ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mips_cpu/keyboard/sc_r_4 (FF)
  Destination:          mips_cpu/keyboard/sc_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mips_cpu/keyboard/sc_r_4 to mips_cpu/keyboard/sc_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y12.YQ      Tcko                  0.501   mips_cpu/keyboard/sc_r<5>
                                                       mips_cpu/keyboard/sc_r_4
    SLICE_X50Y13.BX      net (fanout=13)       0.464   mips_cpu/keyboard/sc_r<4>
    SLICE_X50Y13.CLK     Tckdi       (-Th)     0.246   mips_cpu/keyboard/sc_r<3>
                                                       mips_cpu/keyboard/sc_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.255ns logic, 0.464ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.316ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.842ns (Twpl)
  Physical resource: mips_cpu/mips1/dp/rf/N155/CLK
  Logical resource: mips_cpu/mips1/dp/rf/Mram_mem_ren11.SLICEM_F/WS
  Location pin: SLICE_X48Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.316ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.842ns (Twph)
  Physical resource: mips_cpu/mips1/dp/rf/N155/CLK
  Logical resource: mips_cpu/mips1/dp/rf/Mram_mem_ren11.SLICEM_F/WS
  Location pin: SLICE_X48Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.316ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.684ns (593.824MHz) (Tcp)
  Physical resource: mips_cpu/mips1/dp/rf/N155/CLK
  Logical resource: mips_cpu/mips1/dp/rf/Mram_mem_ren11.SLICEM_F/WS
  Location pin: SLICE_X48Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   20.592|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2529  Score: 11647928  (Setup/Max: 11647928, Hold: 0)

Constraints cover 4222858 paths, 0 nets, and 12071 connections

Design statistics:
   Minimum period:  20.592ns{1}   (Maximum frequency:  48.563MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 16 16:58:41 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



