#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* SCL */
#define SCL__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SCL__0__MASK 0x10u
#define SCL__0__PC CYREG_PRT12_PC4
#define SCL__0__PORT 12u
#define SCL__0__SHIFT 4u
#define SCL__AG CYREG_PRT12_AG
#define SCL__BIE CYREG_PRT12_BIE
#define SCL__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL__BYP CYREG_PRT12_BYP
#define SCL__DM0 CYREG_PRT12_DM0
#define SCL__DM1 CYREG_PRT12_DM1
#define SCL__DM2 CYREG_PRT12_DM2
#define SCL__DR CYREG_PRT12_DR
#define SCL__INP_DIS CYREG_PRT12_INP_DIS
#define SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL__MASK 0x10u
#define SCL__PORT 12u
#define SCL__PRT CYREG_PRT12_PRT
#define SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL__PS CYREG_PRT12_PS
#define SCL__SHIFT 4u
#define SCL__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL__SLW CYREG_PRT12_SLW

/* SDA */
#define SDA__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SDA__0__MASK 0x20u
#define SDA__0__PC CYREG_PRT12_PC5
#define SDA__0__PORT 12u
#define SDA__0__SHIFT 5u
#define SDA__AG CYREG_PRT12_AG
#define SDA__BIE CYREG_PRT12_BIE
#define SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA__BYP CYREG_PRT12_BYP
#define SDA__DM0 CYREG_PRT12_DM0
#define SDA__DM1 CYREG_PRT12_DM1
#define SDA__DM2 CYREG_PRT12_DM2
#define SDA__DR CYREG_PRT12_DR
#define SDA__INP_DIS CYREG_PRT12_INP_DIS
#define SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA__MASK 0x20u
#define SDA__PORT 12u
#define SDA__PRT CYREG_PRT12_PRT
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA__PS CYREG_PRT12_PS
#define SDA__SHIFT 5u
#define SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA__SLW CYREG_PRT12_SLW

/* I2CS_I2C_FF */
#define I2CS_I2C_FF__ADR CYREG_I2C_ADR
#define I2CS_I2C_FF__CFG CYREG_I2C_CFG
#define I2CS_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2CS_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2CS_I2C_FF__CSR CYREG_I2C_CSR
#define I2CS_I2C_FF__D CYREG_I2C_D
#define I2CS_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2CS_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2CS_I2C_FF__PM_ACT_MSK 0x04u
#define I2CS_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2CS_I2C_FF__PM_STBY_MSK 0x04u
#define I2CS_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2CS_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2CS_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2CS_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2CS_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2CS_I2C_IRQ */
#define I2CS_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2CS_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2CS_I2C_IRQ__INTC_MASK 0x8000u
#define I2CS_I2C_IRQ__INTC_NUMBER 15u
#define I2CS_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2CS_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2CS_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2CS_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

<<<<<<< HEAD
/* test */
#define test__0__INTTYPE CYREG_PICU0_INTTYPE0
#define test__0__MASK 0x01u
#define test__0__PC CYREG_PRT0_PC0
#define test__0__PORT 0u
#define test__0__SHIFT 0u
#define test__AG CYREG_PRT0_AG
#define test__AMUX CYREG_PRT0_AMUX
#define test__BIE CYREG_PRT0_BIE
#define test__BIT_MASK CYREG_PRT0_BIT_MASK
#define test__BYP CYREG_PRT0_BYP
#define test__CTL CYREG_PRT0_CTL
#define test__DM0 CYREG_PRT0_DM0
#define test__DM1 CYREG_PRT0_DM1
#define test__DM2 CYREG_PRT0_DM2
#define test__DR CYREG_PRT0_DR
#define test__INP_DIS CYREG_PRT0_INP_DIS
#define test__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define test__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define test__LCD_EN CYREG_PRT0_LCD_EN
#define test__MASK 0x01u
#define test__PORT 0u
#define test__PRT CYREG_PRT0_PRT
#define test__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define test__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define test__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define test__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define test__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define test__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define test__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define test__PS CYREG_PRT0_PS
#define test__SHIFT 0u
#define test__SLW CYREG_PRT0_SLW
=======
/* PGA_A_SC */
#define PGA_A_SC__BST CYREG_SC0_BST
#define PGA_A_SC__CLK CYREG_SC0_CLK
#define PGA_A_SC__CMPINV CYREG_SC_CMPINV
#define PGA_A_SC__CMPINV_MASK 0x01u
#define PGA_A_SC__CPTR CYREG_SC_CPTR
#define PGA_A_SC__CPTR_MASK 0x01u
#define PGA_A_SC__CR0 CYREG_SC0_CR0
#define PGA_A_SC__CR1 CYREG_SC0_CR1
#define PGA_A_SC__CR2 CYREG_SC0_CR2
#define PGA_A_SC__MSK CYREG_SC_MSK
#define PGA_A_SC__MSK_MASK 0x01u
#define PGA_A_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_A_SC__PM_ACT_MSK 0x01u
#define PGA_A_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_A_SC__PM_STBY_MSK 0x01u
#define PGA_A_SC__SR CYREG_SC_SR
#define PGA_A_SC__SR_MASK 0x01u
#define PGA_A_SC__SW0 CYREG_SC0_SW0
#define PGA_A_SC__SW10 CYREG_SC0_SW10
#define PGA_A_SC__SW2 CYREG_SC0_SW2
#define PGA_A_SC__SW3 CYREG_SC0_SW3
#define PGA_A_SC__SW4 CYREG_SC0_SW4
#define PGA_A_SC__SW6 CYREG_SC0_SW6
#define PGA_A_SC__SW7 CYREG_SC0_SW7
#define PGA_A_SC__SW8 CYREG_SC0_SW8
#define PGA_A_SC__WRK1 CYREG_SC_WRK1
#define PGA_A_SC__WRK1_MASK 0x01u

/* PGA_B_SC */
#define PGA_B_SC__BST CYREG_SC1_BST
#define PGA_B_SC__CLK CYREG_SC1_CLK
#define PGA_B_SC__CMPINV CYREG_SC_CMPINV
#define PGA_B_SC__CMPINV_MASK 0x02u
#define PGA_B_SC__CPTR CYREG_SC_CPTR
#define PGA_B_SC__CPTR_MASK 0x02u
#define PGA_B_SC__CR0 CYREG_SC1_CR0
#define PGA_B_SC__CR1 CYREG_SC1_CR1
#define PGA_B_SC__CR2 CYREG_SC1_CR2
#define PGA_B_SC__MSK CYREG_SC_MSK
#define PGA_B_SC__MSK_MASK 0x02u
#define PGA_B_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_B_SC__PM_ACT_MSK 0x02u
#define PGA_B_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_B_SC__PM_STBY_MSK 0x02u
#define PGA_B_SC__SR CYREG_SC_SR
#define PGA_B_SC__SR_MASK 0x02u
#define PGA_B_SC__SW0 CYREG_SC1_SW0
#define PGA_B_SC__SW10 CYREG_SC1_SW10
#define PGA_B_SC__SW2 CYREG_SC1_SW2
#define PGA_B_SC__SW3 CYREG_SC1_SW3
#define PGA_B_SC__SW4 CYREG_SC1_SW4
#define PGA_B_SC__SW6 CYREG_SC1_SW6
#define PGA_B_SC__SW7 CYREG_SC1_SW7
#define PGA_B_SC__SW8 CYREG_SC1_SW8
#define PGA_B_SC__WRK1 CYREG_SC_WRK1
#define PGA_B_SC__WRK1_MASK 0x02u

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SCL_1__0__MASK 0x10u
#define SCL_1__0__PC CYREG_PRT12_PC4
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 4u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x10u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 4u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SDA_1__0__MASK 0x20u
#define SDA_1__0__PC CYREG_PRT12_PC5
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 5u
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x20u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 5u
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW
>>>>>>> 40a74277513dcec9fbc43d3e105e642a69e6a52f

/* A_back */
#define A_back__0__INTTYPE CYREG_PICU2_INTTYPE4
#define A_back__0__MASK 0x10u
#define A_back__0__PC CYREG_PRT2_PC4
#define A_back__0__PORT 2u
#define A_back__0__SHIFT 4u
#define A_back__AG CYREG_PRT2_AG
#define A_back__AMUX CYREG_PRT2_AMUX
#define A_back__BIE CYREG_PRT2_BIE
#define A_back__BIT_MASK CYREG_PRT2_BIT_MASK
#define A_back__BYP CYREG_PRT2_BYP
#define A_back__CTL CYREG_PRT2_CTL
#define A_back__DM0 CYREG_PRT2_DM0
#define A_back__DM1 CYREG_PRT2_DM1
#define A_back__DM2 CYREG_PRT2_DM2
#define A_back__DR CYREG_PRT2_DR
#define A_back__INP_DIS CYREG_PRT2_INP_DIS
#define A_back__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define A_back__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define A_back__LCD_EN CYREG_PRT2_LCD_EN
#define A_back__MASK 0x10u
#define A_back__PORT 2u
#define A_back__PRT CYREG_PRT2_PRT
#define A_back__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define A_back__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define A_back__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define A_back__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define A_back__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define A_back__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define A_back__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define A_back__PS CYREG_PRT2_PS
#define A_back__SHIFT 4u
#define A_back__SLW CYREG_PRT2_SLW

/* B_back */
#define B_back__0__INTTYPE CYREG_PICU2_INTTYPE5
#define B_back__0__MASK 0x20u
#define B_back__0__PC CYREG_PRT2_PC5
#define B_back__0__PORT 2u
#define B_back__0__SHIFT 5u
#define B_back__AG CYREG_PRT2_AG
#define B_back__AMUX CYREG_PRT2_AMUX
#define B_back__BIE CYREG_PRT2_BIE
#define B_back__BIT_MASK CYREG_PRT2_BIT_MASK
#define B_back__BYP CYREG_PRT2_BYP
#define B_back__CTL CYREG_PRT2_CTL
#define B_back__DM0 CYREG_PRT2_DM0
#define B_back__DM1 CYREG_PRT2_DM1
#define B_back__DM2 CYREG_PRT2_DM2
#define B_back__DR CYREG_PRT2_DR
#define B_back__INP_DIS CYREG_PRT2_INP_DIS
#define B_back__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define B_back__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define B_back__LCD_EN CYREG_PRT2_LCD_EN
#define B_back__MASK 0x20u
#define B_back__PORT 2u
#define B_back__PRT CYREG_PRT2_PRT
#define B_back__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define B_back__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define B_back__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define B_back__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define B_back__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define B_back__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define B_back__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define B_back__PS CYREG_PRT2_PS
#define B_back__SHIFT 5u
#define B_back__SLW CYREG_PRT2_SLW

/* C_back */
#define C_back__0__INTTYPE CYREG_PICU2_INTTYPE6
#define C_back__0__MASK 0x40u
#define C_back__0__PC CYREG_PRT2_PC6
#define C_back__0__PORT 2u
#define C_back__0__SHIFT 6u
#define C_back__AG CYREG_PRT2_AG
#define C_back__AMUX CYREG_PRT2_AMUX
#define C_back__BIE CYREG_PRT2_BIE
#define C_back__BIT_MASK CYREG_PRT2_BIT_MASK
#define C_back__BYP CYREG_PRT2_BYP
#define C_back__CTL CYREG_PRT2_CTL
#define C_back__DM0 CYREG_PRT2_DM0
#define C_back__DM1 CYREG_PRT2_DM1
#define C_back__DM2 CYREG_PRT2_DM2
#define C_back__DR CYREG_PRT2_DR
#define C_back__INP_DIS CYREG_PRT2_INP_DIS
#define C_back__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define C_back__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define C_back__LCD_EN CYREG_PRT2_LCD_EN
#define C_back__MASK 0x40u
#define C_back__PORT 2u
#define C_back__PRT CYREG_PRT2_PRT
#define C_back__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define C_back__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define C_back__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define C_back__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define C_back__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define C_back__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define C_back__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define C_back__PS CYREG_PRT2_PS
#define C_back__SHIFT 6u
#define C_back__SLW CYREG_PRT2_SLW

/* Comp_A_ctComp */
#define Comp_A_ctComp__CLK CYREG_CMP0_CLK
#define Comp_A_ctComp__CMP_MASK 0x01u
#define Comp_A_ctComp__CMP_NUMBER 0u
#define Comp_A_ctComp__CR CYREG_CMP0_CR
#define Comp_A_ctComp__LUT__CR CYREG_LUT0_CR
#define Comp_A_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_A_ctComp__LUT__MSK_MASK 0x01u
#define Comp_A_ctComp__LUT__MSK_SHIFT 0u
#define Comp_A_ctComp__LUT__MX CYREG_LUT0_MX
#define Comp_A_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_A_ctComp__LUT__SR_MASK 0x01u
#define Comp_A_ctComp__LUT__SR_SHIFT 0u
#define Comp_A_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_A_ctComp__PM_ACT_MSK 0x01u
#define Comp_A_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_A_ctComp__PM_STBY_MSK 0x01u
#define Comp_A_ctComp__SW0 CYREG_CMP0_SW0
#define Comp_A_ctComp__SW2 CYREG_CMP0_SW2
#define Comp_A_ctComp__SW3 CYREG_CMP0_SW3
#define Comp_A_ctComp__SW4 CYREG_CMP0_SW4
#define Comp_A_ctComp__SW6 CYREG_CMP0_SW6
#define Comp_A_ctComp__TR0 CYREG_CMP0_TR0
#define Comp_A_ctComp__TR1 CYREG_CMP0_TR1
#define Comp_A_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define Comp_A_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define Comp_A_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define Comp_A_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define Comp_A_ctComp__WRK CYREG_CMP_WRK
#define Comp_A_ctComp__WRK_MASK 0x01u
#define Comp_A_ctComp__WRK_SHIFT 0u

/* Comp_B_ctComp */
#define Comp_B_ctComp__CLK CYREG_CMP1_CLK
#define Comp_B_ctComp__CMP_MASK 0x02u
#define Comp_B_ctComp__CMP_NUMBER 1u
#define Comp_B_ctComp__CR CYREG_CMP1_CR
#define Comp_B_ctComp__LUT__CR CYREG_LUT1_CR
#define Comp_B_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_B_ctComp__LUT__MSK_MASK 0x02u
#define Comp_B_ctComp__LUT__MSK_SHIFT 1u
#define Comp_B_ctComp__LUT__MX CYREG_LUT1_MX
#define Comp_B_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_B_ctComp__LUT__SR_MASK 0x02u
#define Comp_B_ctComp__LUT__SR_SHIFT 1u
#define Comp_B_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_B_ctComp__PM_ACT_MSK 0x02u
#define Comp_B_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_B_ctComp__PM_STBY_MSK 0x02u
#define Comp_B_ctComp__SW0 CYREG_CMP1_SW0
#define Comp_B_ctComp__SW2 CYREG_CMP1_SW2
#define Comp_B_ctComp__SW3 CYREG_CMP1_SW3
#define Comp_B_ctComp__SW4 CYREG_CMP1_SW4
#define Comp_B_ctComp__SW6 CYREG_CMP1_SW6
#define Comp_B_ctComp__TR0 CYREG_CMP1_TR0
#define Comp_B_ctComp__TR1 CYREG_CMP1_TR1
#define Comp_B_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP1_TR0
#define Comp_B_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
#define Comp_B_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP1_TR1
#define Comp_B_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
#define Comp_B_ctComp__WRK CYREG_CMP_WRK
#define Comp_B_ctComp__WRK_MASK 0x02u
#define Comp_B_ctComp__WRK_SHIFT 1u

/* D_back */
#define D_back__0__INTTYPE CYREG_PICU2_INTTYPE7
#define D_back__0__MASK 0x80u
#define D_back__0__PC CYREG_PRT2_PC7
#define D_back__0__PORT 2u
#define D_back__0__SHIFT 7u
#define D_back__AG CYREG_PRT2_AG
#define D_back__AMUX CYREG_PRT2_AMUX
#define D_back__BIE CYREG_PRT2_BIE
#define D_back__BIT_MASK CYREG_PRT2_BIT_MASK
#define D_back__BYP CYREG_PRT2_BYP
#define D_back__CTL CYREG_PRT2_CTL
#define D_back__DM0 CYREG_PRT2_DM0
#define D_back__DM1 CYREG_PRT2_DM1
#define D_back__DM2 CYREG_PRT2_DM2
#define D_back__DR CYREG_PRT2_DR
#define D_back__INP_DIS CYREG_PRT2_INP_DIS
#define D_back__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define D_back__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define D_back__LCD_EN CYREG_PRT2_LCD_EN
#define D_back__MASK 0x80u
#define D_back__PORT 2u
#define D_back__PRT CYREG_PRT2_PRT
#define D_back__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define D_back__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define D_back__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define D_back__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define D_back__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define D_back__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define D_back__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define D_back__PS CYREG_PRT2_PS
#define D_back__SHIFT 7u
#define D_back__SLW CYREG_PRT2_SLW

/* A_front */
#define A_front__0__INTTYPE CYREG_PICU2_INTTYPE0
#define A_front__0__MASK 0x01u
#define A_front__0__PC CYREG_PRT2_PC0
#define A_front__0__PORT 2u
#define A_front__0__SHIFT 0u
#define A_front__AG CYREG_PRT2_AG
#define A_front__AMUX CYREG_PRT2_AMUX
#define A_front__BIE CYREG_PRT2_BIE
#define A_front__BIT_MASK CYREG_PRT2_BIT_MASK
#define A_front__BYP CYREG_PRT2_BYP
#define A_front__CTL CYREG_PRT2_CTL
#define A_front__DM0 CYREG_PRT2_DM0
#define A_front__DM1 CYREG_PRT2_DM1
#define A_front__DM2 CYREG_PRT2_DM2
#define A_front__DR CYREG_PRT2_DR
#define A_front__INP_DIS CYREG_PRT2_INP_DIS
#define A_front__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define A_front__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define A_front__LCD_EN CYREG_PRT2_LCD_EN
#define A_front__MASK 0x01u
#define A_front__PORT 2u
#define A_front__PRT CYREG_PRT2_PRT
#define A_front__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define A_front__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define A_front__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define A_front__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define A_front__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define A_front__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define A_front__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define A_front__PS CYREG_PRT2_PS
#define A_front__SHIFT 0u
#define A_front__SLW CYREG_PRT2_SLW

/* B_front */
#define B_front__0__INTTYPE CYREG_PICU2_INTTYPE1
#define B_front__0__MASK 0x02u
#define B_front__0__PC CYREG_PRT2_PC1
#define B_front__0__PORT 2u
#define B_front__0__SHIFT 1u
#define B_front__AG CYREG_PRT2_AG
#define B_front__AMUX CYREG_PRT2_AMUX
#define B_front__BIE CYREG_PRT2_BIE
#define B_front__BIT_MASK CYREG_PRT2_BIT_MASK
#define B_front__BYP CYREG_PRT2_BYP
#define B_front__CTL CYREG_PRT2_CTL
#define B_front__DM0 CYREG_PRT2_DM0
#define B_front__DM1 CYREG_PRT2_DM1
#define B_front__DM2 CYREG_PRT2_DM2
#define B_front__DR CYREG_PRT2_DR
#define B_front__INP_DIS CYREG_PRT2_INP_DIS
#define B_front__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define B_front__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define B_front__LCD_EN CYREG_PRT2_LCD_EN
#define B_front__MASK 0x02u
#define B_front__PORT 2u
#define B_front__PRT CYREG_PRT2_PRT
#define B_front__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define B_front__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define B_front__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define B_front__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define B_front__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define B_front__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define B_front__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define B_front__PS CYREG_PRT2_PS
#define B_front__SHIFT 1u
#define B_front__SLW CYREG_PRT2_SLW

/* C_front */
#define C_front__0__INTTYPE CYREG_PICU2_INTTYPE2
#define C_front__0__MASK 0x04u
#define C_front__0__PC CYREG_PRT2_PC2
#define C_front__0__PORT 2u
#define C_front__0__SHIFT 2u
#define C_front__AG CYREG_PRT2_AG
#define C_front__AMUX CYREG_PRT2_AMUX
#define C_front__BIE CYREG_PRT2_BIE
#define C_front__BIT_MASK CYREG_PRT2_BIT_MASK
#define C_front__BYP CYREG_PRT2_BYP
#define C_front__CTL CYREG_PRT2_CTL
#define C_front__DM0 CYREG_PRT2_DM0
#define C_front__DM1 CYREG_PRT2_DM1
#define C_front__DM2 CYREG_PRT2_DM2
#define C_front__DR CYREG_PRT2_DR
#define C_front__INP_DIS CYREG_PRT2_INP_DIS
#define C_front__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define C_front__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define C_front__LCD_EN CYREG_PRT2_LCD_EN
#define C_front__MASK 0x04u
#define C_front__PORT 2u
#define C_front__PRT CYREG_PRT2_PRT
#define C_front__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define C_front__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define C_front__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define C_front__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define C_front__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define C_front__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define C_front__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define C_front__PS CYREG_PRT2_PS
#define C_front__SHIFT 2u
#define C_front__SLW CYREG_PRT2_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* D_front */
#define D_front__0__INTTYPE CYREG_PICU0_INTTYPE7
#define D_front__0__MASK 0x80u
#define D_front__0__PC CYREG_PRT0_PC7
#define D_front__0__PORT 0u
#define D_front__0__SHIFT 7u
#define D_front__AG CYREG_PRT0_AG
#define D_front__AMUX CYREG_PRT0_AMUX
#define D_front__BIE CYREG_PRT0_BIE
#define D_front__BIT_MASK CYREG_PRT0_BIT_MASK
#define D_front__BYP CYREG_PRT0_BYP
#define D_front__CTL CYREG_PRT0_CTL
#define D_front__DM0 CYREG_PRT0_DM0
#define D_front__DM1 CYREG_PRT0_DM1
#define D_front__DM2 CYREG_PRT0_DM2
#define D_front__DR CYREG_PRT0_DR
#define D_front__INP_DIS CYREG_PRT0_INP_DIS
#define D_front__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define D_front__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define D_front__LCD_EN CYREG_PRT0_LCD_EN
#define D_front__MASK 0x80u
#define D_front__PORT 0u
#define D_front__PRT CYREG_PRT0_PRT
#define D_front__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define D_front__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define D_front__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define D_front__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define D_front__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define D_front__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define D_front__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define D_front__PS CYREG_PRT0_PS
#define D_front__SHIFT 7u
#define D_front__SLW CYREG_PRT0_SLW

<<<<<<< HEAD
/* PWM_Voltreg_bag */
#define PWM_Voltreg_bag__0__INTTYPE CYREG_PICU0_INTTYPE3
#define PWM_Voltreg_bag__0__MASK 0x08u
#define PWM_Voltreg_bag__0__PC CYREG_PRT0_PC3
#define PWM_Voltreg_bag__0__PORT 0u
#define PWM_Voltreg_bag__0__SHIFT 3u
#define PWM_Voltreg_bag__AG CYREG_PRT0_AG
#define PWM_Voltreg_bag__AMUX CYREG_PRT0_AMUX
#define PWM_Voltreg_bag__BIE CYREG_PRT0_BIE
#define PWM_Voltreg_bag__BIT_MASK CYREG_PRT0_BIT_MASK
#define PWM_Voltreg_bag__BYP CYREG_PRT0_BYP
#define PWM_Voltreg_bag__CTL CYREG_PRT0_CTL
#define PWM_Voltreg_bag__DM0 CYREG_PRT0_DM0
#define PWM_Voltreg_bag__DM1 CYREG_PRT0_DM1
#define PWM_Voltreg_bag__DM2 CYREG_PRT0_DM2
#define PWM_Voltreg_bag__DR CYREG_PRT0_DR
#define PWM_Voltreg_bag__INP_DIS CYREG_PRT0_INP_DIS
#define PWM_Voltreg_bag__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PWM_Voltreg_bag__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PWM_Voltreg_bag__LCD_EN CYREG_PRT0_LCD_EN
#define PWM_Voltreg_bag__MASK 0x08u
#define PWM_Voltreg_bag__PORT 0u
#define PWM_Voltreg_bag__PRT CYREG_PRT0_PRT
#define PWM_Voltreg_bag__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PWM_Voltreg_bag__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PWM_Voltreg_bag__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PWM_Voltreg_bag__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PWM_Voltreg_bag__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PWM_Voltreg_bag__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PWM_Voltreg_bag__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PWM_Voltreg_bag__PS CYREG_PRT0_PS
#define PWM_Voltreg_bag__SHIFT 3u
#define PWM_Voltreg_bag__SLW CYREG_PRT0_SLW
=======
/* Sense_A */
#define Sense_A__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Sense_A__0__MASK 0x40u
#define Sense_A__0__PC CYREG_PRT3_PC6
#define Sense_A__0__PORT 3u
#define Sense_A__0__SHIFT 6u
#define Sense_A__AG CYREG_PRT3_AG
#define Sense_A__AMUX CYREG_PRT3_AMUX
#define Sense_A__BIE CYREG_PRT3_BIE
#define Sense_A__BIT_MASK CYREG_PRT3_BIT_MASK
#define Sense_A__BYP CYREG_PRT3_BYP
#define Sense_A__CTL CYREG_PRT3_CTL
#define Sense_A__DM0 CYREG_PRT3_DM0
#define Sense_A__DM1 CYREG_PRT3_DM1
#define Sense_A__DM2 CYREG_PRT3_DM2
#define Sense_A__DR CYREG_PRT3_DR
#define Sense_A__INP_DIS CYREG_PRT3_INP_DIS
#define Sense_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Sense_A__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Sense_A__LCD_EN CYREG_PRT3_LCD_EN
#define Sense_A__MASK 0x40u
#define Sense_A__PORT 3u
#define Sense_A__PRT CYREG_PRT3_PRT
#define Sense_A__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Sense_A__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Sense_A__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Sense_A__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Sense_A__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Sense_A__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Sense_A__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Sense_A__PS CYREG_PRT3_PS
#define Sense_A__SHIFT 6u
#define Sense_A__SLW CYREG_PRT3_SLW

/* Sense_B */
#define Sense_B__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Sense_B__0__MASK 0x20u
#define Sense_B__0__PC CYREG_PRT3_PC5
#define Sense_B__0__PORT 3u
#define Sense_B__0__SHIFT 5u
#define Sense_B__AG CYREG_PRT3_AG
#define Sense_B__AMUX CYREG_PRT3_AMUX
#define Sense_B__BIE CYREG_PRT3_BIE
#define Sense_B__BIT_MASK CYREG_PRT3_BIT_MASK
#define Sense_B__BYP CYREG_PRT3_BYP
#define Sense_B__CTL CYREG_PRT3_CTL
#define Sense_B__DM0 CYREG_PRT3_DM0
#define Sense_B__DM1 CYREG_PRT3_DM1
#define Sense_B__DM2 CYREG_PRT3_DM2
#define Sense_B__DR CYREG_PRT3_DR
#define Sense_B__INP_DIS CYREG_PRT3_INP_DIS
#define Sense_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Sense_B__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Sense_B__LCD_EN CYREG_PRT3_LCD_EN
#define Sense_B__MASK 0x20u
#define Sense_B__PORT 3u
#define Sense_B__PRT CYREG_PRT3_PRT
#define Sense_B__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Sense_B__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Sense_B__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Sense_B__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Sense_B__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Sense_B__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Sense_B__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Sense_B__PS CYREG_PRT3_PS
#define Sense_B__SHIFT 5u
#define Sense_B__SLW CYREG_PRT3_SLW

/* VDAC8_A_viDAC8 */
#define VDAC8_A_viDAC8__CR0 CYREG_DAC2_CR0
#define VDAC8_A_viDAC8__CR1 CYREG_DAC2_CR1
#define VDAC8_A_viDAC8__D CYREG_DAC2_D
#define VDAC8_A_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_A_viDAC8__PM_ACT_MSK 0x04u
#define VDAC8_A_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_A_viDAC8__PM_STBY_MSK 0x04u
#define VDAC8_A_viDAC8__STROBE CYREG_DAC2_STROBE
#define VDAC8_A_viDAC8__SW0 CYREG_DAC2_SW0
#define VDAC8_A_viDAC8__SW2 CYREG_DAC2_SW2
#define VDAC8_A_viDAC8__SW3 CYREG_DAC2_SW3
#define VDAC8_A_viDAC8__SW4 CYREG_DAC2_SW4
#define VDAC8_A_viDAC8__TR CYREG_DAC2_TR
#define VDAC8_A_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define VDAC8_A_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define VDAC8_A_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define VDAC8_A_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define VDAC8_A_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define VDAC8_A_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define VDAC8_A_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define VDAC8_A_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define VDAC8_A_viDAC8__TST CYREG_DAC2_TST

/* VDAC8_B_viDAC8 */
#define VDAC8_B_viDAC8__CR0 CYREG_DAC3_CR0
#define VDAC8_B_viDAC8__CR1 CYREG_DAC3_CR1
#define VDAC8_B_viDAC8__D CYREG_DAC3_D
#define VDAC8_B_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_B_viDAC8__PM_ACT_MSK 0x08u
#define VDAC8_B_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_B_viDAC8__PM_STBY_MSK 0x08u
#define VDAC8_B_viDAC8__STROBE CYREG_DAC3_STROBE
#define VDAC8_B_viDAC8__SW0 CYREG_DAC3_SW0
#define VDAC8_B_viDAC8__SW2 CYREG_DAC3_SW2
#define VDAC8_B_viDAC8__SW3 CYREG_DAC3_SW3
#define VDAC8_B_viDAC8__SW4 CYREG_DAC3_SW4
#define VDAC8_B_viDAC8__TR CYREG_DAC3_TR
#define VDAC8_B_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define VDAC8_B_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define VDAC8_B_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define VDAC8_B_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define VDAC8_B_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define VDAC8_B_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define VDAC8_B_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define VDAC8_B_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define VDAC8_B_viDAC8__TST CYREG_DAC3_TST

/* Pwm_back */
#define Pwm_back__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Pwm_back__0__MASK 0x01u
#define Pwm_back__0__PC CYREG_PRT0_PC0
#define Pwm_back__0__PORT 0u
#define Pwm_back__0__SHIFT 0u
#define Pwm_back__AG CYREG_PRT0_AG
#define Pwm_back__AMUX CYREG_PRT0_AMUX
#define Pwm_back__BIE CYREG_PRT0_BIE
#define Pwm_back__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pwm_back__BYP CYREG_PRT0_BYP
#define Pwm_back__CTL CYREG_PRT0_CTL
#define Pwm_back__DM0 CYREG_PRT0_DM0
#define Pwm_back__DM1 CYREG_PRT0_DM1
#define Pwm_back__DM2 CYREG_PRT0_DM2
#define Pwm_back__DR CYREG_PRT0_DR
#define Pwm_back__INP_DIS CYREG_PRT0_INP_DIS
#define Pwm_back__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pwm_back__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pwm_back__LCD_EN CYREG_PRT0_LCD_EN
#define Pwm_back__MASK 0x01u
#define Pwm_back__PORT 0u
#define Pwm_back__PRT CYREG_PRT0_PRT
#define Pwm_back__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pwm_back__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pwm_back__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pwm_back__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pwm_back__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pwm_back__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pwm_back__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pwm_back__PS CYREG_PRT0_PS
#define Pwm_back__SHIFT 0u
#define Pwm_back__SLW CYREG_PRT0_SLW
>>>>>>> 40a74277513dcec9fbc43d3e105e642a69e6a52f

/* PWM_Voltreg_for */
#define PWM_Voltreg_for__0__INTTYPE CYREG_PICU0_INTTYPE2
#define PWM_Voltreg_for__0__MASK 0x04u
#define PWM_Voltreg_for__0__PC CYREG_PRT0_PC2
#define PWM_Voltreg_for__0__PORT 0u
#define PWM_Voltreg_for__0__SHIFT 2u
#define PWM_Voltreg_for__AG CYREG_PRT0_AG
#define PWM_Voltreg_for__AMUX CYREG_PRT0_AMUX
#define PWM_Voltreg_for__BIE CYREG_PRT0_BIE
#define PWM_Voltreg_for__BIT_MASK CYREG_PRT0_BIT_MASK
#define PWM_Voltreg_for__BYP CYREG_PRT0_BYP
#define PWM_Voltreg_for__CTL CYREG_PRT0_CTL
#define PWM_Voltreg_for__DM0 CYREG_PRT0_DM0
#define PWM_Voltreg_for__DM1 CYREG_PRT0_DM1
#define PWM_Voltreg_for__DM2 CYREG_PRT0_DM2
#define PWM_Voltreg_for__DR CYREG_PRT0_DR
#define PWM_Voltreg_for__INP_DIS CYREG_PRT0_INP_DIS
#define PWM_Voltreg_for__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PWM_Voltreg_for__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PWM_Voltreg_for__LCD_EN CYREG_PRT0_LCD_EN
#define PWM_Voltreg_for__MASK 0x04u
#define PWM_Voltreg_for__PORT 0u
#define PWM_Voltreg_for__PRT CYREG_PRT0_PRT
#define PWM_Voltreg_for__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PWM_Voltreg_for__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PWM_Voltreg_for__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PWM_Voltreg_for__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PWM_Voltreg_for__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PWM_Voltreg_for__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PWM_Voltreg_for__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PWM_Voltreg_for__PS CYREG_PRT0_PS
#define PWM_Voltreg_for__SHIFT 2u
#define PWM_Voltreg_for__SLW CYREG_PRT0_SLW

<<<<<<< HEAD
/* PWM_Fremdrift_bag */
#define PWM_Fremdrift_bag__0__INTTYPE CYREG_PICU2_INTTYPE3
#define PWM_Fremdrift_bag__0__MASK 0x08u
#define PWM_Fremdrift_bag__0__PC CYREG_PRT2_PC3
#define PWM_Fremdrift_bag__0__PORT 2u
#define PWM_Fremdrift_bag__0__SHIFT 3u
#define PWM_Fremdrift_bag__AG CYREG_PRT2_AG
#define PWM_Fremdrift_bag__AMUX CYREG_PRT2_AMUX
#define PWM_Fremdrift_bag__BIE CYREG_PRT2_BIE
#define PWM_Fremdrift_bag__BIT_MASK CYREG_PRT2_BIT_MASK
#define PWM_Fremdrift_bag__BYP CYREG_PRT2_BYP
#define PWM_Fremdrift_bag__CTL CYREG_PRT2_CTL
#define PWM_Fremdrift_bag__DM0 CYREG_PRT2_DM0
#define PWM_Fremdrift_bag__DM1 CYREG_PRT2_DM1
#define PWM_Fremdrift_bag__DM2 CYREG_PRT2_DM2
#define PWM_Fremdrift_bag__DR CYREG_PRT2_DR
#define PWM_Fremdrift_bag__INP_DIS CYREG_PRT2_INP_DIS
#define PWM_Fremdrift_bag__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PWM_Fremdrift_bag__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PWM_Fremdrift_bag__LCD_EN CYREG_PRT2_LCD_EN
#define PWM_Fremdrift_bag__MASK 0x08u
#define PWM_Fremdrift_bag__PORT 2u
#define PWM_Fremdrift_bag__PRT CYREG_PRT2_PRT
#define PWM_Fremdrift_bag__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PWM_Fremdrift_bag__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PWM_Fremdrift_bag__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PWM_Fremdrift_bag__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PWM_Fremdrift_bag__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PWM_Fremdrift_bag__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PWM_Fremdrift_bag__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PWM_Fremdrift_bag__PS CYREG_PRT2_PS
#define PWM_Fremdrift_bag__SHIFT 3u
#define PWM_Fremdrift_bag__SLW CYREG_PRT2_SLW

/* PWM_Fremdrift_for */
#define PWM_Fremdrift_for__0__INTTYPE CYREG_PICU0_INTTYPE1
#define PWM_Fremdrift_for__0__MASK 0x02u
#define PWM_Fremdrift_for__0__PC CYREG_PRT0_PC1
#define PWM_Fremdrift_for__0__PORT 0u
#define PWM_Fremdrift_for__0__SHIFT 1u
#define PWM_Fremdrift_for__AG CYREG_PRT0_AG
#define PWM_Fremdrift_for__AMUX CYREG_PRT0_AMUX
#define PWM_Fremdrift_for__BIE CYREG_PRT0_BIE
#define PWM_Fremdrift_for__BIT_MASK CYREG_PRT0_BIT_MASK
#define PWM_Fremdrift_for__BYP CYREG_PRT0_BYP
#define PWM_Fremdrift_for__CTL CYREG_PRT0_CTL
#define PWM_Fremdrift_for__DM0 CYREG_PRT0_DM0
#define PWM_Fremdrift_for__DM1 CYREG_PRT0_DM1
#define PWM_Fremdrift_for__DM2 CYREG_PRT0_DM2
#define PWM_Fremdrift_for__DR CYREG_PRT0_DR
#define PWM_Fremdrift_for__INP_DIS CYREG_PRT0_INP_DIS
#define PWM_Fremdrift_for__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PWM_Fremdrift_for__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PWM_Fremdrift_for__LCD_EN CYREG_PRT0_LCD_EN
#define PWM_Fremdrift_for__MASK 0x02u
#define PWM_Fremdrift_for__PORT 0u
#define PWM_Fremdrift_for__PRT CYREG_PRT0_PRT
#define PWM_Fremdrift_for__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PWM_Fremdrift_for__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PWM_Fremdrift_for__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PWM_Fremdrift_for__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PWM_Fremdrift_for__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PWM_Fremdrift_for__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PWM_Fremdrift_for__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PWM_Fremdrift_for__PS CYREG_PRT0_PS
#define PWM_Fremdrift_for__SHIFT 1u
#define PWM_Fremdrift_for__SLW CYREG_PRT0_SLW

/* State_back_engine_CtrlReg_Dir */
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__0__MASK 0x01u
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__0__POS 0
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__1__MASK 0x02u
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__1__POS 1
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__MASK 0x03u
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK

/* State_back_engine_CtrlReg_Run */
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__0__MASK 0x01u
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__0__POS 0
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB14_CTL
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB14_CTL
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__MASK 0x01u
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define State_back_engine_CtrlReg_Run_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB14_MSK
#define State_back_engine_Forward_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define State_back_engine_Forward_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define State_back_engine_Forward_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define State_back_engine_Forward_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define State_back_engine_Forward_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define State_back_engine_Forward_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define State_back_engine_Forward_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define State_back_engine_Forward_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define State_back_engine_Forward_u0__A0_REG CYREG_B0_UDB14_A0
#define State_back_engine_Forward_u0__A1_REG CYREG_B0_UDB14_A1
#define State_back_engine_Forward_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define State_back_engine_Forward_u0__D0_REG CYREG_B0_UDB14_D0
#define State_back_engine_Forward_u0__D1_REG CYREG_B0_UDB14_D1
#define State_back_engine_Forward_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define State_back_engine_Forward_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define State_back_engine_Forward_u0__F0_REG CYREG_B0_UDB14_F0
#define State_back_engine_Forward_u0__F1_REG CYREG_B0_UDB14_F1
#define State_back_engine_Forward_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define State_back_engine_Forward_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define State_back_engine_Pos_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define State_back_engine_Pos_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define State_back_engine_Pos_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define State_back_engine_Pos_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define State_back_engine_Pos_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define State_back_engine_Pos_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define State_back_engine_Pos_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define State_back_engine_Pos_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define State_back_engine_Pos_u0__A0_REG CYREG_B0_UDB13_A0
#define State_back_engine_Pos_u0__A1_REG CYREG_B0_UDB13_A1
#define State_back_engine_Pos_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define State_back_engine_Pos_u0__D0_REG CYREG_B0_UDB13_D0
#define State_back_engine_Pos_u0__D1_REG CYREG_B0_UDB13_D1
#define State_back_engine_Pos_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define State_back_engine_Pos_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define State_back_engine_Pos_u0__F0_REG CYREG_B0_UDB13_F0
#define State_back_engine_Pos_u0__F1_REG CYREG_B0_UDB13_F1
#define State_back_engine_Pos_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define State_back_engine_Pos_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
=======
/* PWM_back_engine_PWMUDB */
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_back_engine_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define PWM_back_engine_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_back_engine_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_back_engine_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_back_engine_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define PWM_back_engine_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_back_engine_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_back_engine_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_back_engine_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_back_engine_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_back_engine_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define PWM_back_engine_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_back_engine_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_back_engine_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_back_engine_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define PWM_back_engine_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define PWM_back_engine_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PWM_back_engine_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PWM_back_engine_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB03_A0
#define PWM_back_engine_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB03_A1
#define PWM_back_engine_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PWM_back_engine_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB03_D0
#define PWM_back_engine_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB03_D1
#define PWM_back_engine_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_back_engine_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PWM_back_engine_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB03_F0
#define PWM_back_engine_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB03_F1
#define PWM_back_engine_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_back_engine_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL

/* PWM_front_engine_PWMUDB */
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_front_engine_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWM_front_engine_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWM_front_engine_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWM_front_engine_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWM_front_engine_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWM_front_engine_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWM_front_engine_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWM_front_engine_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_front_engine_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWM_front_engine_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWM_front_engine_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define PWM_front_engine_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_front_engine_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
>>>>>>> 40a74277513dcec9fbc43d3e105e642a69e6a52f

/* State_front_engine_CtrlReg_Dir */
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__0__MASK 0x01u
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__0__POS 0
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__1__MASK 0x02u
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__1__POS 1
<<<<<<< HEAD
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB12_CTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB12_CTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__MASK 0x03u
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB12_MSK
=======
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__MASK 0x03u
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK
>>>>>>> 40a74277513dcec9fbc43d3e105e642a69e6a52f

/* State_front_engine_CtrlReg_Run */
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__0__MASK 0x01u
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__0__POS 0
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB12_CTL
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB12_CTL
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__MASK 0x01u
<<<<<<< HEAD
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK
#define State_front_engine_Forward_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define State_front_engine_Forward_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define State_front_engine_Forward_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define State_front_engine_Forward_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define State_front_engine_Forward_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define State_front_engine_Forward_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define State_front_engine_Forward_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define State_front_engine_Forward_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define State_front_engine_Forward_u0__A0_REG CYREG_B0_UDB11_A0
#define State_front_engine_Forward_u0__A1_REG CYREG_B0_UDB11_A1
#define State_front_engine_Forward_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define State_front_engine_Forward_u0__D0_REG CYREG_B0_UDB11_D0
#define State_front_engine_Forward_u0__D1_REG CYREG_B0_UDB11_D1
#define State_front_engine_Forward_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define State_front_engine_Forward_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define State_front_engine_Forward_u0__F0_REG CYREG_B0_UDB11_F0
#define State_front_engine_Forward_u0__F1_REG CYREG_B0_UDB11_F1
#define State_front_engine_Forward_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define State_front_engine_Forward_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define State_front_engine_Pos_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define State_front_engine_Pos_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define State_front_engine_Pos_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define State_front_engine_Pos_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define State_front_engine_Pos_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define State_front_engine_Pos_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define State_front_engine_Pos_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define State_front_engine_Pos_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define State_front_engine_Pos_u0__A0_REG CYREG_B0_UDB12_A0
#define State_front_engine_Pos_u0__A1_REG CYREG_B0_UDB12_A1
#define State_front_engine_Pos_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define State_front_engine_Pos_u0__D0_REG CYREG_B0_UDB12_D0
#define State_front_engine_Pos_u0__D1_REG CYREG_B0_UDB12_D1
#define State_front_engine_Pos_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define State_front_engine_Pos_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define State_front_engine_Pos_u0__F0_REG CYREG_B0_UDB12_F0
#define State_front_engine_Pos_u0__F1_REG CYREG_B0_UDB12_F1
#define State_front_engine_Pos_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define State_front_engine_Pos_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL

/* PWM_foreste_fremdrift_PWMUDB */
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB03_A0
#define PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB03_A1
#define PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB03_D0
#define PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB03_D1
#define PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB03_F0
#define PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB03_F1
#define PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL

/* PWM_bagerste_fremdrift_PWMUDB */
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB10_ST
#define PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1
#define PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL

/* PWM_bag_retning_voltreguator_PWMUDB */
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL

/* PWM_for_retning_voltreguator_PWMUDB */
#define PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB15_CTL
#define PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB15_CTL
#define PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB15_MSK
#define PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB15_A0
#define PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB15_A1
#define PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB15_D0
#define PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB15_D1
#define PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB15_F0
#define PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB15_F1
#define PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
=======
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define State_front_engine_CtrlReg_Run_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB12_MSK
#define State_front_engine_Forward_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define State_front_engine_Forward_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define State_front_engine_Forward_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define State_front_engine_Forward_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define State_front_engine_Forward_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define State_front_engine_Forward_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define State_front_engine_Forward_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define State_front_engine_Forward_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define State_front_engine_Forward_u0__A0_REG CYREG_B0_UDB12_A0
#define State_front_engine_Forward_u0__A1_REG CYREG_B0_UDB12_A1
#define State_front_engine_Forward_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define State_front_engine_Forward_u0__D0_REG CYREG_B0_UDB12_D0
#define State_front_engine_Forward_u0__D1_REG CYREG_B0_UDB12_D1
#define State_front_engine_Forward_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define State_front_engine_Forward_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define State_front_engine_Forward_u0__F0_REG CYREG_B0_UDB12_F0
#define State_front_engine_Forward_u0__F1_REG CYREG_B0_UDB12_F1
#define State_front_engine_Forward_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define State_front_engine_Forward_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define State_front_engine_Pos_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define State_front_engine_Pos_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define State_front_engine_Pos_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define State_front_engine_Pos_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define State_front_engine_Pos_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define State_front_engine_Pos_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define State_front_engine_Pos_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define State_front_engine_Pos_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define State_front_engine_Pos_u0__A0_REG CYREG_B0_UDB13_A0
#define State_front_engine_Pos_u0__A1_REG CYREG_B0_UDB13_A1
#define State_front_engine_Pos_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define State_front_engine_Pos_u0__D0_REG CYREG_B0_UDB13_D0
#define State_front_engine_Pos_u0__D1_REG CYREG_B0_UDB13_D1
#define State_front_engine_Pos_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define State_front_engine_Pos_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define State_front_engine_Pos_u0__F0_REG CYREG_B0_UDB13_F0
#define State_front_engine_Pos_u0__F1_REG CYREG_B0_UDB13_F1
#define State_front_engine_Pos_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define State_front_engine_Pos_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
>>>>>>> 40a74277513dcec9fbc43d3e105e642a69e6a52f

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "I2C_Slave_prog"
#define CY_VERSION "PSoC Creator  4.0"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E127069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
