Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Fri Jul 17 11:53:31 2020
| Host             : esperanza running 64-bit Ubuntu 18.04.4 LTS
| Command          : report_power -file deaf_encoder_power_routed.rpt -pb deaf_encoder_power_summary_routed.pb -rpx deaf_encoder_power_routed.rpx
| Design           : deaf_encoder
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.925        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.785        |
| Device Static (W)        | 0.140        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.8         |
| Junction Temperature (C) | 47.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.808 |      488 |       --- |             --- |
|   LUT as Distributed RAM |     0.390 |      212 |     17400 |            1.22 |
|   LUT as Logic           |     0.375 |      132 |     53200 |            0.25 |
|   Register               |     0.029 |       77 |    106400 |            0.07 |
|   CARRY4                 |     0.007 |        3 |     13300 |            0.02 |
|   F7/F8 Muxes            |     0.007 |       24 |     53200 |            0.05 |
|   Others                 |     0.000 |        7 |       --- |             --- |
| Signals                  |     0.977 |      297 |       --- |             --- |
| Static Power             |     0.140 |          |           |                 |
| Total                    |     1.925 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.802 |       1.785 |      0.017 |
| Vccaux    |       1.800 |     0.016 |       0.000 |      0.016 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.033 |       0.000 |      0.033 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                             |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks         | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                   |                                                                                                                    |
|                             |            |                                                |                                                                                                                    |
| Overall confidence level    | Low        |                                                |                                                                                                                    |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| deaf_encoder                |     1.785 |
|   correlator_module         |     0.308 |
|     buffer                  |     0.175 |
|       ram_reg_0_1_0_5       |     0.078 |
|       ram_reg_0_1_6_7       |     0.028 |
|   diff_encoder_module       |     1.173 |
|     buffer                  |     1.112 |
|       ram_reg_0_63_0_2      |     0.010 |
|       ram_reg_0_63_3_5      |     0.010 |
|       ram_reg_0_63_6_6      |     0.006 |
|       ram_reg_0_63_7_7      |     0.004 |
|       ram_reg_1024_1087_0_2 |     0.008 |
|       ram_reg_1024_1087_3_5 |     0.008 |
|       ram_reg_1024_1087_6_6 |     0.004 |
|       ram_reg_1024_1087_7_7 |     0.004 |
|       ram_reg_128_191_0_2   |     0.009 |
|       ram_reg_128_191_3_5   |     0.010 |
|       ram_reg_128_191_6_6   |     0.005 |
|       ram_reg_128_191_7_7   |     0.005 |
|       ram_reg_192_255_0_2   |     0.008 |
|       ram_reg_192_255_3_5   |     0.008 |
|       ram_reg_192_255_6_6   |     0.005 |
|       ram_reg_192_255_7_7   |     0.005 |
|       ram_reg_256_319_0_2   |     0.011 |
|       ram_reg_256_319_3_5   |     0.010 |
|       ram_reg_256_319_6_6   |     0.005 |
|       ram_reg_256_319_7_7   |     0.005 |
|       ram_reg_320_383_0_2   |     0.009 |
|       ram_reg_320_383_3_5   |     0.011 |
|       ram_reg_320_383_6_6   |     0.005 |
|       ram_reg_320_383_7_7   |     0.005 |
|       ram_reg_384_447_0_2   |     0.009 |
|       ram_reg_384_447_3_5   |     0.009 |
|       ram_reg_384_447_6_6   |     0.006 |
|       ram_reg_384_447_7_7   |     0.005 |
|       ram_reg_448_511_0_2   |     0.008 |
|       ram_reg_448_511_3_5   |     0.011 |
|       ram_reg_448_511_6_6   |     0.005 |
|       ram_reg_448_511_7_7   |     0.004 |
|       ram_reg_512_575_0_2   |     0.008 |
|       ram_reg_512_575_3_5   |     0.010 |
|       ram_reg_512_575_6_6   |     0.005 |
|       ram_reg_512_575_7_7   |     0.005 |
|       ram_reg_576_639_0_2   |     0.008 |
|       ram_reg_576_639_3_5   |     0.009 |
|       ram_reg_576_639_6_6   |     0.005 |
|       ram_reg_576_639_7_7   |     0.006 |
|       ram_reg_640_703_0_2   |     0.009 |
|       ram_reg_640_703_3_5   |     0.011 |
|       ram_reg_640_703_6_6   |     0.004 |
|       ram_reg_640_703_7_7   |     0.004 |
|       ram_reg_64_127_0_2    |     0.009 |
|       ram_reg_64_127_3_5    |     0.009 |
|       ram_reg_64_127_6_6    |     0.005 |
|       ram_reg_64_127_7_7    |     0.005 |
|       ram_reg_704_767_0_2   |     0.008 |
|       ram_reg_704_767_3_5   |     0.009 |
|       ram_reg_704_767_6_6   |     0.005 |
|       ram_reg_704_767_7_7   |     0.005 |
|       ram_reg_768_831_0_2   |     0.011 |
|       ram_reg_768_831_3_5   |     0.008 |
|       ram_reg_768_831_6_6   |     0.005 |
|       ram_reg_768_831_7_7   |     0.005 |
|       ram_reg_832_895_0_2   |     0.010 |
|       ram_reg_832_895_3_5   |     0.008 |
|       ram_reg_832_895_6_6   |     0.005 |
|       ram_reg_832_895_7_7   |     0.006 |
|       ram_reg_896_959_0_2   |     0.009 |
|       ram_reg_896_959_3_5   |     0.008 |
|       ram_reg_896_959_6_6   |     0.004 |
|       ram_reg_896_959_7_7   |     0.006 |
|       ram_reg_960_1023_0_2  |     0.011 |
|       ram_reg_960_1023_3_5  |     0.009 |
|       ram_reg_960_1023_6_6  |     0.005 |
|       ram_reg_960_1023_7_7  |     0.005 |
+-----------------------------+-----------+


