
/***********************************************************************/
/*  FILE        :ADF7021.c                                             */
/*  DATE        :Mar, 2013                                             */
/*  Programmer	:xiang 'R                                              */
/*  CPU TYPE    :PIC32MX2     Crystal: 10/40M                          */
/*  Mark        :ver 1.0                                               */
/***********************************************************************/
#include <stdlib.h>
#include <plib.h>		// 常用C定义
#include "initial.h"		// 初始化
#include "pcf8563.h"
void dd_set_ADF7021_ReInitial(void);

void dd_write_7021_reg(unsigned char* reg_bytes)
{
    UINT8 i, j;
    UINT8 byte;
    UINT8 DATA_7021_byte[4];
    for (i=0; i<=3; i++)
    {
        DATA_7021_byte[3-i]=reg_bytes[i];
    }
    ADF7021_SLE = 0;
    //asm ("nop");
    ADF7021_SCLK = 0;


    /* Clock data out MSbit first */
//#ifdef _BIG_ENDIAN_
//    for (i=0; i<=3; i++)
//#else
//    for (i=3; i>=0; i--)
//#endif
    for (i=0; i<=3; i++)
    {
        byte = DATA_7021_byte[i];

        for (j=8; j>0; j--)
        {
            ADF7021_SCLK = 0;
            if (byte & 0x80) ADF7021_SDATA = 1;
            else ADF7021_SDATA = 0;
            //asm ("nop");
            ADF7021_SCLK = 1;
            byte += byte; // left shift 1
        }
        //asm ("nop");
        ADF7021_SCLK = 0;
    }


    /* Strobe the latch */

    ADF7021_SLE = 1;
    //asm ("nop");
    ADF7021_SLE = 1; // Slight pulse extend
    //asm ("nop");
    ADF7021_SDATA = 0;
    //asm ("nop");
    ADF7021_SLE = 0;

    /* All port lines left low */

}

ADF70XX_REG_T dd_read_7021_reg(UINT8 readback_config)
{
#if defined(__Product_PIC32MX2_WIFI__)
    ADF70XX_REG_T register_value;
    UINT8 DATA_7021_byte[4];
    INT8 i, j;
    UINT8 byte;



    /* Write readback and ADC control value */
    register_value.whole_reg = (readback_config & 0x1F) << 4;
    register_value.whole_reg |= 7; // Address the readback setup register

    dd_write_7021_reg(&register_value.byte[0]);

    register_value.whole_reg = 0;


    /* Read back value */

    ADF7021_SDATA = 0;
    ADF7021_SCLK = 0;
    ADF7021_SLE = 1;

   //Clock in first bit and discard
    ADF7021_SCLK = 1;
    byte = 0; // Slight pulse extend
    ADF7021_SCLK = 0;


    /* Clock in data MSbit first */
  //  for (i=2; i<=3; i++)
    for (i=3; i<=2; i--)
    {
        for (j=8; j>0; j--)
        {
            ADF7021_SCLK = 1;
            byte += byte; // left shift 1
            ADF7021_SCLK = 0;

          if (ADF7021_SREAD) byte |= 1;
        }
        DATA_7021_byte[i] = byte;

		Delayus(1);	//wait for a bit time

	}//for i=2 : 3;

	ADF7021_SCLK = 1;
	ADF7021_SCLK = 0;

/*
	ADF7021_SCLK = 1;
	ADF7021_SCLK = 0;
*/
    ADF7021_SLE = 0;
    // All port lines left low
    DATA_7021_byte[0]=0;
    DATA_7021_byte[1]=0;
    for (i=0; i<=3; i++)
    {
        register_value.byte[i] =DATA_7021_byte[i];
    }
    return register_value;
#endif
}

const unsigned char gain_correction[] =
    { 2*86, 0, 0, 0, 2*58, 2*38, 2*24, 0, 
	0, 0, 0, 0, 0, 0, 0, 0 }; // 7021

UINT8 dd_read_rssi_7021_reg(UINT8 readback_config)
{
    ADF70XX_REG_T register_value;
    UINT8 DATA_7021_byte[4];
    INT8 i, j;
    UINT8 byte;
    UINT16 num,num1;

    /* Write readback and ADC control value */
    register_value.whole_reg = (readback_config & 0x1F) << 4;
    register_value.whole_reg |= 7; // Address the readback setup register

    dd_write_7021_reg(&register_value.byte[0]);

    register_value.whole_reg = 0;


    /* Read back value */

    ADF7021_SDATA = 0;
    ADF7021_SCLK = 0;
    ADF7021_SLE = 1;

   //Clock in first bit and discard 
    ADF7021_SCLK = 1;
    byte = 0; // Slight pulse extend
    ADF7021_SCLK = 0;


    /* Clock in data MSbit first */
    for (i=2; i<=3; i++)
  //  for (i=3; i<=2; i--)
    {
        for (j=8; j>0; j--)
        {
            ADF7021_SCLK = 1;
            byte += byte; // left shift 1
            ADF7021_SCLK = 0;

          if (ADF7021_SREAD) byte |= 1;
        }
        DATA_7021_byte[i] = byte;

		Delayus(1);	//wait for a bit time
	    		
	}//for i=2 : 3;

	ADF7021_SCLK = 1;
	ADF7021_SCLK = 0;

/*
	ADF7021_SCLK = 1;
	ADF7021_SCLK = 0;
*/
    ADF7021_SLE = 0;
    // All port lines left low
    num=(DATA_7021_byte[2]*256+DATA_7021_byte[3])*2;
    num1=(num & 0x0F00)>>8;
    num = num & 0x00FF;
	num += gain_correction[num1] ;
    num = num /4;
	//RSSI(dBm) = rssi + 130
    return num;
}
void dd_set_TX_mode_carrier(void)
{
   UINT8 i;
   ADF70XX_REG_T register_value;

     for(i=0;i<6;i++){
        register_value.whole_reg =RF_SET_TX_carrier_test[i];
        dd_write_7021_reg(&register_value.byte[0]);

        if(i==0)Delayus(800);
        else  Delayus(40);
    }

}
void dd_set_TX_mode_1010pattern(void)
{
   UINT8 i;
   ADF70XX_REG_T register_value;

     for(i=0;i<6;i++){
        register_value.whole_reg =RF_SET_TX_1010pattern[i];
        dd_write_7021_reg(&register_value.byte[0]);

        if(i==0)Delayus(800);
        else  Delayus(40);
    }

}
void dd_set_RX_mode_test(void)
{
//   UINT8 i;
//   ADF70XX_REG_T register_value;
//
//     for(i=0;i<6;i++){
//        register_value.whole_reg =RF_SET_RX_test[i];
//        dd_write_7021_reg(&register_value.byte[0]);
//
//        if((i==3)||(i==5))Delayus(40);
//    }


        ADF70XX_REG_T register_value;
	//write R1, turn on VCO
	register_value.whole_reg = 0x031B5011;
	dd_write_7021_reg(&register_value.byte[0]);
        Delayus(800);		//delay 800us

        register_value.whole_reg =0x00800882;
	dd_write_7021_reg(&register_value.byte[0]);

	//write R3, turn on TX/RX clocks
	register_value.whole_reg = 0x29920893;
	dd_write_7021_reg(&register_value.byte[0]);

//        register_value.whole_reg = 0x00001915;
//	dd_write_7021_reg(&register_value.byte[0]);
//        Delayus(300);   //0.2ms

        register_value.whole_reg = 0x0504C996;
	dd_write_7021_reg(&register_value.byte[0]);

	register_value.whole_reg = 0x00001915;
	dd_write_7021_reg(&register_value.byte[0]);
        Delayus(6000);   //0.2ms

        register_value.whole_reg = 0x0954C7B0; //CH=426.075MHz
        dd_write_7021_reg(&register_value.byte[0]);
        Delayus(40);		//delay 40us
        	//write R4, turn on demodulation
        register_value.whole_reg = 0x00280294;
	dd_write_7021_reg(&register_value.byte[0]);

	//write R10, turn on PLL
	register_value.whole_reg = 0x029668EA;
	dd_write_7021_reg(&register_value.byte[0]);
	Delayus(40);		//delay 40us
}
void dd_set_TX_mode(void)
{       
	ADF70XX_REG_T register_value;
	register_value.whole_reg = 0x031B5011;//0x031BD011;      //2013年11月22日修改  天线驱动偏执电流   2.1mA-->1.5mA
	dd_write_7021_reg(&register_value.byte[0]);
	Delayus(800);		//delay 800us

	//write R3, turn on TX/RX clocks
	register_value.whole_reg = 0x29915CD3;//0x2991A0D3;
	dd_write_7021_reg(&register_value.byte[0]);
        Delayus(40);		//delay 40us
        if(TX_Freq_CH==2)register_value.whole_reg = 0x01575710;   //CH=429.175MHz
        else if(TX_Freq_CH==4)register_value.whole_reg = 0x01575C30;  //CH=429.200MHz
        else if(TX_Freq_CH==6)register_value.whole_reg = 0x01576140;//CH=429.225MHz
	dd_write_7021_reg(&register_value.byte[0]);
	Delayus(40);		//delay 40us

	//write R2, turn on PA
#if defined(__Product_PIC32MX2_Receiver__)
	register_value.whole_reg = 0x00566882;//天线是内部天线//0x00536882;//0x006B6882;	//2013年11月22日修改	TX频偏 1.6K 2FSK  功率:51（10dBM） （0x00566882）
#endif
	dd_write_7021_reg(&register_value.byte[0]);
        Delayus(40);		//delay 40us

	register_value.whole_reg = 0x00289A14;//0x00268614;       //2013年11月22日修改  频偏 1.6K 2FSK correlator（0x00289A14）-->2K 2FSK correlator（0x00268614）
	dd_write_7021_reg(&register_value.byte[0]);
        Delayus(40);		//delay 40us
}

void dd_set_RX_mode(void)
{
#if defined(__Product_PIC32MX2_Receiver__)
        ADF70XX_REG_T register_value;
	//write R1, turn on VCO
	register_value.whole_reg = 0x031B5011; 
	dd_write_7021_reg(&register_value.byte[0]);
        Delayus(800);		//delay 800us

        register_value.whole_reg =0x00800882;  
	dd_write_7021_reg(&register_value.byte[0]);

	//write R3, turn on TX/RX clocks
	register_value.whole_reg = 0x29920893;
	dd_write_7021_reg(&register_value.byte[0]);

//        register_value.whole_reg = 0x00001915;
//	dd_write_7021_reg(&register_value.byte[0]);
//        Delayus(300);   //0.2ms

        register_value.whole_reg = 0x0504C996;
	dd_write_7021_reg(&register_value.byte[0]);

	register_value.whole_reg = 0x00001915;
	dd_write_7021_reg(&register_value.byte[0]);
        Delayus(6000);   //0.2ms
        
        register_value.whole_reg = 0x0954C7B0; //CH=426.075MHz
        dd_write_7021_reg(&register_value.byte[0]);
        Delayus(40);		//delay 40us
        	//write R4, turn on demodulation
        register_value.whole_reg = 0x00280294;
	dd_write_7021_reg(&register_value.byte[0]);

	//write R10, turn on PLL
	register_value.whole_reg = 0x029668FA;
	dd_write_7021_reg(&register_value.byte[0]);
	Delayus(40);		//delay 40us
#endif
}
void dd_set_ADF7021_Freq(UINT8 Mode,UINT8 CH)
{
  ADF70XX_REG_T register_value;
  //dd_set_ADF7021_ReInitial();
    if(Mode==1)     //ADF7021 TX Mode
    {

#if defined(__Product_PIC32MX2_WIFI__)
        //write R1, turn on VCO
	register_value.whole_reg = 0x031B5011;//0x031BD011;      //2013年11月22日修改  天线驱动偏执电流   2.1mA-->1.5mA
	dd_write_7021_reg(&register_value.byte[0]);
	Delayus(800);		//delay 800us

	//write R3, turn on TX/RX clocks
	register_value.whole_reg = 0x29915CD3;//0x2991A0D3;
	dd_write_7021_reg(&register_value.byte[0]);
        Delayus(40);		//delay 40us



    	switch (CH){
            case 1:
                    register_value.whole_reg = 0x0154DC30; //CH=426.075MHz
                    break;
            case 2:
                    register_value.whole_reg = 0x01575710;   //CH=429.175MHz
                    break;
            case 3:
                    register_value.whole_reg = 0x015759A0;  //CH=429.1875MHz
                    break;
            case 4:
                    register_value.whole_reg = 0x01575C30;  //CH=429.200MHz
                    break;
            case 5:
                    register_value.whole_reg = 0x01575EC0; //CH=429.2125MHz
                    break;
            case 6:
                    register_value.whole_reg = 0x01576140;//CH=429.225MHz
                    break;
//            case 7:
//                    register_value.whole_reg = 0x015763D0;//CH=429.2375MHz
//                    break;
            default:
                   break;
	}
        dd_write_7021_reg(&register_value.byte[0]);
        Delayus(40);		//delay 40us
        	//write R2, turn on PA
	register_value.whole_reg = 0x00566882;//0x00536882;//0x006B6882;	//2013年11月22日修改	TX频偏 1.6K 2FSK  功率:51（10dBM） （0x00566882）
        //register_value.whole_reg = 0x006E6882;                     //2013年11月29日修改  TX频偏 2K 2FSK  功率:51（10dBM）       （0x006E6882）
	dd_write_7021_reg(&register_value.byte[0]);
        Delayus(40);		//delay 40us





	register_value.whole_reg = 0x00289A14;//0x00268614;       //2013年11月22日修改  频偏 1.6K 2FSK correlator（0x00289A14）-->2K 2FSK correlator（0x00268614）
        //register_value.whole_reg = 0x00200004;                    //2013年11月29日修改   2FSK linear（0x00200004）   频偏不设置
	dd_write_7021_reg(&register_value.byte[0]);
        Delayus(40);		//delay 40us


#endif

    }
    else        //ADF7021 RX Mode
    {
#if defined(__Product_PIC32MX2_WIFI__)
                                                                    /***RX*****以下是带宽4K，F_BW =25K*/
//	//write R1, turn on VCO
//	register_value.whole_reg = 0x031B5011;//0x031BD011;      //2013年11月22日修改  天线驱动偏执电流   2.1mA-->1.5mA
//	dd_write_7021_reg(&register_value.byte[0]);
//        if(CH==1)Delayus(800);		//delay 800us
//
//        register_value.whole_reg =0x00500882; //0x00680882;        //2013年11月22日修改  TX频偏 1.6K（0x00500882）-->2K（0x00680882）
//        //register_value.whole_reg =0x00680882; //0x00680882;        //2013年11月29日修改  TX频偏 1.6K（0x00500882）-->2K（0x00680882）
//	dd_write_7021_reg(&register_value.byte[0]);
//
//	//write R3, turn on TX/RX clocks
//	register_value.whole_reg = 0x29915CD3;
//	dd_write_7021_reg(&register_value.byte[0]);
//
//
//    	switch (CH){
//            case 1:
//                    register_value.whole_reg = 0x0954C7B0; //CH=426.075MHz
//                    break;
//            case 2:
//                    register_value.whole_reg = 0x09574290;//CH=429.175MHz
//                    break;
//            case 3:
//                    //register_value.whole_reg = 0x09574520;//CH=429.1875MHz
//                    register_value.whole_reg = 0x0954C7B0; //CH=426.075MHz
//                    break;
//            case 4:
//                    register_value.whole_reg = 0x095747B0;//CH=429.200MHz
//                    break;
//            case 5:
//                    //register_value.whole_reg = 0x09574A40;//CH=429.2125MHz
//                    register_value.whole_reg = 0x0954C7B0; //CH=426.075MHz
//                    break;
//            case 6:
//                    register_value.whole_reg = 0x09574CD0;//CH=429.225MHz
//                    break;
////            case 7:
////                    register_value.whole_reg = 0x09574F60;//CH=429.2375MHz
////                    break;
//            default:
//                   break;
//	}
//        dd_write_7021_reg(&register_value.byte[0]);
//        Delayus(40);		//delay 40us
//        	//write R4, turn on demodulation
//	register_value.whole_reg = 0x00289A14;//0x00268614;       //2013年11月22日修改  频偏 1.6K 2FSK correlator（0x00289A14）-->2K 2FSK correlator（0x00268614）
//        //register_value.whole_reg = 0x00200004;                    //2013年11月29日修改  频偏 2K 2FSK linear（0x00200004）  频偏不设置
//	dd_write_7021_reg(&register_value.byte[0]);
//
//	//write R10, turn on PLL
//	if((CH==1)||(CH==3)||(CH==5))register_value.whole_reg = 0x049668FA;
//        else register_value.whole_reg = 0x049668EA;
//	dd_write_7021_reg(&register_value.byte[0]);
//	Delayus(40);		//delay 40us

//	//write R1, turn on VCO
//	register_value.whole_reg = 0x031B5011;//0x031BD011;      //2013年11月22日修改  天线驱动偏执电流   2.1mA-->1.5mA
//	dd_write_7021_reg(&register_value.byte[0]);
//        if(CH==1)Delayus(800);		//delay 800us
//
//        register_value.whole_reg =0x00500882; //0x00680882;        //2013年11月22日修改  TX频偏 1.6K（0x00500882）-->2K（0x00680882）
//        //register_value.whole_reg =0x00680882; //0x00680882;        //2013年11月29日修改  TX频偏 1.6K（0x00500882）-->2K（0x00680882）
//	dd_write_7021_reg(&register_value.byte[0]);
//
//	//write R3, turn on TX/RX clocks
//	register_value.whole_reg = 0x29915CD3;
//	dd_write_7021_reg(&register_value.byte[0]);


    	switch (CH){
            case 1:
                    register_value.whole_reg = 0x0954C7B0; //CH=426.075MHz
                    break;
            case 2:
                    register_value.whole_reg = 0x09574290;//CH=429.175MHz
                    break;
            case 3:
                    //register_value.whole_reg = 0x09574520;//CH=429.1875MHz
                    register_value.whole_reg = 0x0954C7B0; //CH=426.075MHz
                    break;
            case 4:
                    register_value.whole_reg = 0x095747B0;//CH=429.200MHz
                    break;
            case 5:
                    //register_value.whole_reg = 0x09574A40;//CH=429.2125MHz
                    register_value.whole_reg = 0x0954C7B0; //CH=426.075MHz
                    break;
            case 6:
                    register_value.whole_reg = 0x09574CD0;//CH=429.225MHz
                    break;
//            case 7:
//                    register_value.whole_reg = 0x09574F60;//CH=429.2375MHz
//                    break;
            default:
                   break;
	}
        dd_write_7021_reg(&register_value.byte[0]);
        Delayus(40);		//delay 40us
//        	//write R4, turn on demodulation
//	register_value.whole_reg = 0x00289A14;//0x00268614;       //2013年11月22日修改  频偏 1.6K 2FSK correlator（0x00289A14）-->2K 2FSK correlator（0x00268614）
//        //register_value.whole_reg = 0x00200004;                    //2013年11月29日修改  频偏 2K 2FSK linear（0x00200004）  频偏不设置
//	dd_write_7021_reg(&register_value.byte[0]);
//
	//write R10, turn on PLL
	if((CH==1)||(CH==3)||(CH==5))register_value.whole_reg = 0x029668FA;
        else register_value.whole_reg = 0x029668EA;
	dd_write_7021_reg(&register_value.byte[0]);
	Delayus(40);		//delay 40us
#endif

#if defined(__Product_PIC32MX2_Receiver__)
     #if PIC32MX2_Receiver_mode               //TX and RX
//	//write R1, turn on VCO
//	register_value.whole_reg = 0x031B5011;//0x031BD011;      //2013年11月22日修改  天线驱动偏执电流   2.1mA-->1.5mA
//	dd_write_7021_reg(&register_value.byte[0]);
//        if(CH==1)Delayus(800);		//delay 800us
//
//        register_value.whole_reg =0x00500882; //0x00680882;        //2013年11月22日修改  TX频偏 1.6K（0x00500882）-->2K（0x00680882）
//        //register_value.whole_reg =0x00680882; //0x00680882;        //2013年11月29日修改  TX频偏 1.6K（0x00500882）-->2K（0x00680882）
//	dd_write_7021_reg(&register_value.byte[0]);
//
//	//write R3, turn on TX/RX clocks
//	register_value.whole_reg = 0x29915CD3;
//	dd_write_7021_reg(&register_value.byte[0]);


    	switch (CH){
            case 1:
                    register_value.whole_reg = 0x0954C7B0; //CH=426.075MHz
                    break;
            case 2:
                    register_value.whole_reg = 0x09574290;//CH=429.175MHz
                    break;
            case 3:
                    //register_value.whole_reg = 0x09574520;//CH=429.1875MHz
                    register_value.whole_reg = 0x0954C7B0; //CH=426.075MHz
                    break;
            case 4:
                    register_value.whole_reg = 0x095747B0;//CH=429.200MHz
                    break;
            case 5:
                    //register_value.whole_reg = 0x09574A40;//CH=429.2125MHz
                    register_value.whole_reg = 0x0954C7B0; //CH=426.075MHz
                    break;
            case 6:
                    register_value.whole_reg = 0x09574CD0;//CH=429.225MHz
                    break;
//            case 7:
//                    register_value.whole_reg = 0x09574F60;//CH=429.2375MHz
//                    break;
            default:
                   break;
	}
        dd_write_7021_reg(&register_value.byte[0]);
        Delayus(40);		//delay 40us
//        	//write R4, turn on demodulation
//	register_value.whole_reg = 0x00289A14;//0x00268614;       //2013年11月22日修改  频偏 1.6K 2FSK correlator（0x00289A14）-->2K 2FSK correlator（0x00268614）
//        //register_value.whole_reg = 0x00200004;                    //2013年11月29日修改  频偏 2K 2FSK linear（0x00200004）  频偏不设置
//	dd_write_7021_reg(&register_value.byte[0]);
//
	//write R10, turn on PLL
	if((CH==1)||(CH==3)||(CH==5))register_value.whole_reg = 0x029668FA;
        else register_value.whole_reg = 0x029668EA;
	dd_write_7021_reg(&register_value.byte[0]);
	Delayus(40);		//delay 40us
     #else
                                                                     /***RX*****以下是带宽4K，F_BW =25K*/
//	//write R1, turn on VCO
//	register_value.whole_reg = 0x031B5011;//0x031BD011;      //2013年11月22日修改  天线驱动偏执电流   2.1mA-->1.5mA
//	dd_write_7021_reg(&register_value.byte[0]);
//        if(CH==1)Delayus(800);		//delay 800us
//
//        register_value.whole_reg =0x00500882; //0x00680882;        //2013年11月22日修改  TX频偏 1.6K（0x00500882）-->2K（0x00680882）
//        //register_value.whole_reg =0x00680882; //0x00680882;        //2013年11月29日修改  TX频偏 1.6K（0x00500882）-->2K（0x00680882）
//	dd_write_7021_reg(&register_value.byte[0]);
//
//	//write R3, turn on TX/RX clocks
//	register_value.whole_reg = 0x29915CD3;
//	dd_write_7021_reg(&register_value.byte[0]);


    	switch (CH){
            case 1:
                    register_value.whole_reg = 0x0954C7B0; //CH=426.075MHz
                    break;
            case 2:
                    register_value.whole_reg = 0x09574290;//CH=429.175MHz
                    break;
            case 3:
                    //register_value.whole_reg = 0x09574520;//CH=429.1875MHz
                    register_value.whole_reg = 0x0954C7B0; //CH=426.075MHz
                    break;
            case 4:
                    register_value.whole_reg = 0x095747B0;//CH=429.200MHz
                    break;
            case 5:
                    //register_value.whole_reg = 0x09574A40;//CH=429.2125MHz
                    register_value.whole_reg = 0x0954C7B0; //CH=426.075MHz
                    break;
            case 6:
                    register_value.whole_reg = 0x09574CD0;//CH=429.225MHz
                    break;
//            case 7:
//                    register_value.whole_reg = 0x09574F60;//CH=429.2375MHz
//                    break;
            default:
                   break;
	}
        dd_write_7021_reg(&register_value.byte[0]);
        Delayus(40);		//delay 40us
//        	//write R4, turn on demodulation
//	register_value.whole_reg = 0x00289A14;//0x00268614;       //2013年11月22日修改  频偏 1.6K 2FSK correlator（0x00289A14）-->2K 2FSK correlator（0x00268614）
//        //register_value.whole_reg = 0x00200004;                    //2013年11月29日修改  频偏 2K 2FSK linear（0x00200004）  频偏不设置
//	dd_write_7021_reg(&register_value.byte[0]);
//
	//write R10, turn on PLL
	if((CH==1)||(CH==3)||(CH==5))register_value.whole_reg = 0x029668FA;
        else register_value.whole_reg = 0x029668EA;
	dd_write_7021_reg(&register_value.byte[0]);
	Delayus(40);		//delay 40us
     #endif
#endif
    }
}
void dd_set_ADF7021_Power_on(void)
{
    UINT8 i;
//	if (ADF7021_CE == 0)
//	{
//		ADF7021_CE = 1;
//		//phy_state = PHY_POWERON;
//		//if ( is_use_crystal == TRUE ) 	dd_short_delay(25);
//                Delayus(1000);             //delay 1ms
//	}
        ADF7021_CE = 0;
        Delay100us(200);             //delay 1ms
        ADF7021_CE = 1;
        Delay100us(200);             //delay 1ms
        m_RFNormalBuf[0]=0xFF;
        m_RFNormalBuf[1]=0xFF;
        for(i=2;i<=21;i++)m_RFNormalBuf[i]=0x55;
}

void dd_set_ADF7021_ReInitial(void)
{
    ADF7021_CE = 0;
    Delayus(200);
    ADF7021_CE = 1;
    Delayus(20);    
}

void dd_read_RSSI(void)
{

#if defined(__Product_PIC32MX2_WIFI__)
	ADF70XX_REG_T RSSI_value;
        UINT8 i,DATA_7021_byte[4];

	RSSI_value = dd_read_7021_reg(0x14);

	RSSI_value.whole_reg += RSSI_value.whole_reg ;
        for (i=0; i<=3; i++)
        {
           DATA_7021_byte[i]=RSSI_value.byte[i];
        }

    rssi = DATA_7021_byte[2];
	rssi += gain_correction[DATA_7021_byte[3] & 0x0F] ;
    rssi = rssi /4;//RSSI(dBm) = - rssi
#endif
}

void DIP_switch_Get(void)
{
#if defined(__Product_PIC32MX2_Receiver__)
       if(DIP_switch1==1)DIP_switch_data=DIP_switch_data&0xBF;
          else DIP_switch_data=DIP_switch_data|0x40;
//       if(DIP_switch2==1)DIP_switch_data=DIP_switch_data&0xDF;
//          else DIP_switch_data=DIP_switch_data|0x20;
       if(DIP_switch3==1)DIP_switch_data=DIP_switch_data&0xEF;
          else DIP_switch_data=DIP_switch_data|0x10;
       if((DIP_switch_data!=DIP_switch_data_bak)&&(FLAG_DIP_switch==0)){FLAG_DIP_switch=1;TIME_DIP_switch=3;}
       if((DIP_switch_data!=DIP_switch_data_bak)&&(TIME_DIP_switch==0)){
           FLAG_DIP_switch=0;
           DIP_switch_data_bak=DIP_switch_data;
           FLAG_426MHz_Reply=1;
       }
#endif
}

void ADF7021_change_TXorRX(void)
{
    UINT8 i,i_m,i_n;
    UINT8 HA_j=0;
    UINT8 xmv[10]={0};
    UINT8 Weekday_alarm;
    UINT16 Minutes_x;
 #if defined(__Product_PIC32MX2_Receiver__)
    if(HA_L_signal==1){
       TIMER60s=25;//20;//200;//6000;
           FLAG_open=1;
           FLAG_close=0;
           FLAG_HA_ERR=0;
   }
   else if(TIMER60s==0){
           FLAG_close=1;
           FLAG_open=0;
           FLAG_HA_ERR=0;
   }
    if(HA_ERR_signal==1){
       TIMER_err_1s=120;//20;//120;
   }
   else if(TIMER_err_1s==0){
           FLAG_close=0;
           FLAG_open=0;
           FLAG_HA_ERR=1;
   }
    if(HA_Sensor_signal==1){
       TIMER_Sensor_open_1s=120;//20;//120;
       if(TIMER_Sensor_close_1s==0){
            FLAG_open_Sensor=0;
            FLAG_close_Sensor=1;
            FLAG_HA_ERR_Sensor=0;
       }
   }
    else {
        TIMER_Sensor_close_1s=120;
        if(TIMER_Sensor_open_1s==0){
            if((DATA_Packet_Control_err==0x08)||(((DATA_Packet_Control_err&0xDF)<0xC0)&&((DATA_Packet_Control_err&0xDF)>=0x80))){FLAG_open_Sensor=1;FLAG_HA_ERR_Sensor=0;FLAG_close_Sensor=0;}  //2015.12.29追加，异常2没有起作用
            if(((DATA_Packet_Control_err==0x02)||((DATA_Packet_Control_err&0xDF)>0xC0))&&(FLAG_close_Sensor==1)){FLAG_open_Sensor=0;FLAG_HA_ERR_Sensor=1;FLAG_close_Sensor=0;}
        }
    }
    if(((FLAG_HA_ERR==1)||(FLAG_HA_ERR_Sensor==1))&&(HA_Status!=0x83)&&(FLAG_HA_ERR_bit==0)){
           if(FLAG_HA_ERR==1)HA_Status=0x83;
           else HA_Status=0x84;
           FLAG_HA_ERR_bit=1;
           if(Freq_Scanning_CH_save_HA==0)FLAG_426MHz_Reply=1;
           else FLAG_APP_Reply=1;
    }
    if(((FLAG_open==1)&&(FLAG_open_Sensor==1))&&(HA_Status!=0x81)){
           HA_Status=0x81;
           if(Freq_Scanning_CH_save_HA==0)FLAG_426MHz_Reply=1;
           else FLAG_APP_Reply=1;     //ver2.12追加
    }
    if(((FLAG_close==1)||(FLAG_close_Sensor==1))&&(HA_Status!=0x82)&&((FLAG_HA_ERR==0)||(FLAG_HA_ERR_Sensor==0))&&(FLAG_HA_ERR_bit==0)){
           HA_Status=0x82;
           if(Freq_Scanning_CH_save_HA==0)FLAG_426MHz_Reply=1;
           else FLAG_APP_Reply=1;
    }


   if((FLAG_SendTxData==0)&&(FLAG_APP_TX==0)){
       FLAG_SendTxData=1;
       FLAG_APP_RX=1;
       Receiver_LED_OUT=FLAG_PORT_LEDoutput_NOallow;
       Receiver_LED_TX=FLAG_PORT_LEDoutput_NOallow;
       Receiver_LED_RX=FLAG_PORT_LEDoutput_NOallow;
       ADF7021_DATA_IO=1;
       //dd_set_RX_mode();
       dd_set_ADF7021_Freq(0,1);
   }
#endif
 #if defined(__Product_PIC32MX2_Receiver__)
        #if PIC32MX2_Receiver_mode               //TX and RX
            if((FLAG_UART_ok==1)||(FLAG_HA_START==1)||(FLAG_AUTO_SEND_ok==1)){
        #else                                   //RX
            if(0){
        #endif
 #endif
       if(FLAG_rssi_Freq == 0){
           rssi_TIME = 1;    //发射时10ms间隔搜索空信道
           FLAG_rssi_Freq = 1;
           rssi_COUNT = 0;
           TX_Freq_CH = TX_Freq_CH + 2;
           if(TX_Freq_CH > 4)TX_Freq_CH = 2;
           dd_set_ADF7021_Freq(0,TX_Freq_CH);
       }
       if(rssi_TIME == 0){
           FLAG_rssi_Freq = 0;
           if(rssi_COUNT >= 10){
                FLAG_UART_ok = 0;
                FLAG_HA_START = 0;
                FLAG_AUTO_SEND_ok = 0;
                SendTxData();
                TX_Freq_CH = 0;
           }
       }
   }

    if((ADF7021_MUXOUT==1)&&(FLAG_APP_RX==1)){
       rssi=dd_read_rssi_7021_reg(0x14);
       if(rssi<=34){
           rssi_COUNT++;
           if(rssi_COUNT>10)rssi_COUNT=10;
       }
       else rssi_COUNT=0;
   }

    
}


