
25. Printing statistics.

=== adc_clkgen_with_edgedetect ===

   Number of wires:                206
   Number of wire bits:            206
   Number of public wires:         205
   Number of public wire bits:     205
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                203
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__inv_2          1
     sky130_fd_sc_hd__o21ba_2        1
     sky130_mm_sc_hd_dly5ns        200

   Chip area for module '\adc_clkgen_with_edgedetect': 5027.321600

