$date
  Tue Oct 18 15:08:19 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mode $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # p $end
$var reg 1 $ r $end
$var reg 1 % m $end
$comment state is not handled $end
$comment nextstate is not handled $end
$upscope $end
$enddefinitions $end
#0
1!
U"
U#
U$
0%
#5000000000
0!
1"
0#
0$
#10000000000
1!
#15000000000
0!
0"
1$
#20000000000
1!
#25000000000
0!
0$
#30000000000
1!
#35000000000
0!
#40000000000
1!
#45000000000
0!
1$
#50000000000
1!
#55000000000
0!
1#
#60000000000
1!
1%
#65000000000
0!
0$
#70000000000
1!
#75000000000
0!
#80000000000
1!
#85000000000
0!
1$
#90000000000
1!
0%
#95000000000
0!
#100000000000
1!
1%
#105000000000
0!
0$
#110000000000
1!
#115000000000
0!
#120000000000
1!
#125000000000
0!
1$
#130000000000
1!
0%
#135000000000
0!
0#
#140000000000
1!
#145000000000
0!
0$
#150000000000
1!
#155000000000
0!
#160000000000
1!
#165000000000
0!
1$
#170000000000
1!
#175000000000
0!
