Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 15 17:47:43 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sample_control_TOP_timing_summary_routed.rpt -pb sample_control_TOP_timing_summary_routed.pb -rpx sample_control_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : sample_control_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   743         
LUTAR-1    Warning           LUT drives async reset alert  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (761)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1813)
5. checking no_input_delay (27)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (761)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_ADC_DnB (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_COMM_CLK (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: DAC_PRESCALER1/w_CLK_TO_DDS_reg/Q (HIGH)

 There are 534 register/latch pins with no clock driven by root clock pin: IX_MUX1/o_CLK_IMEM_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: IX_MUX1/o_CLK_IVSA_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/o_SET_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: arm_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: w_ADC_TRIG_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1813)
---------------------------------------------------
 There are 1813 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.314        0.000                      0                  439        0.035        0.000                      0                  439        2.000        0.000                       0                   269  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
i_XCO                 {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_XCO                                                                                                                                                                  16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.314        0.000                      0                  439        0.035        0.000                      0                  439        2.000        0.000                       0                   265  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_XCO
  To Clock:  i_XCO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_XCO
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { i_XCO }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 v_DelCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 2.052ns (50.601%)  route 2.003ns (49.399%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.624    -0.869    clk_out1
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  v_DelCount_reg[2]/Q
                         net (fo=3, routed)           0.820     0.369    logic_resetter/Q[2]
    SLICE_X5Y51          LUT4 (Prop_lut4_I2_O)        0.299     0.668 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.668    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.218 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.218    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.332 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.332    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.603 f  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.628     2.231    p_0_in
    SLICE_X7Y53          LUT3 (Prop_lut3_I0_O)        0.399     2.630 r  v_DelCount[16]_i_1/O
                         net (fo=17, routed)          0.556     3.186    v_DelCount[16]_i_1_n_0
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.508     3.532    clk_out1
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[0]/C
                         clock pessimism              0.599     4.131    
                         clock uncertainty           -0.224     3.907    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.407     3.500    v_DelCount_reg[0]
  -------------------------------------------------------------------
                         required time                          3.500    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 v_DelCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 2.052ns (50.601%)  route 2.003ns (49.399%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.624    -0.869    clk_out1
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  v_DelCount_reg[2]/Q
                         net (fo=3, routed)           0.820     0.369    logic_resetter/Q[2]
    SLICE_X5Y51          LUT4 (Prop_lut4_I2_O)        0.299     0.668 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.668    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.218 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.218    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.332 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.332    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.603 f  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.628     2.231    p_0_in
    SLICE_X7Y53          LUT3 (Prop_lut3_I0_O)        0.399     2.630 r  v_DelCount[16]_i_1/O
                         net (fo=17, routed)          0.556     3.186    v_DelCount[16]_i_1_n_0
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.508     3.532    clk_out1
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[1]/C
                         clock pessimism              0.599     4.131    
                         clock uncertainty           -0.224     3.907    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.407     3.500    v_DelCount_reg[1]
  -------------------------------------------------------------------
                         required time                          3.500    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 v_DelCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 2.052ns (50.601%)  route 2.003ns (49.399%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.624    -0.869    clk_out1
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  v_DelCount_reg[2]/Q
                         net (fo=3, routed)           0.820     0.369    logic_resetter/Q[2]
    SLICE_X5Y51          LUT4 (Prop_lut4_I2_O)        0.299     0.668 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.668    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.218 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.218    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.332 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.332    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.603 f  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.628     2.231    p_0_in
    SLICE_X7Y53          LUT3 (Prop_lut3_I0_O)        0.399     2.630 r  v_DelCount[16]_i_1/O
                         net (fo=17, routed)          0.556     3.186    v_DelCount[16]_i_1_n_0
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.508     3.532    clk_out1
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[2]/C
                         clock pessimism              0.599     4.131    
                         clock uncertainty           -0.224     3.907    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.407     3.500    v_DelCount_reg[2]
  -------------------------------------------------------------------
                         required time                          3.500    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 v_DelCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 2.052ns (50.601%)  route 2.003ns (49.399%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.624    -0.869    clk_out1
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  v_DelCount_reg[2]/Q
                         net (fo=3, routed)           0.820     0.369    logic_resetter/Q[2]
    SLICE_X5Y51          LUT4 (Prop_lut4_I2_O)        0.299     0.668 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.668    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.218 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.218    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.332 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.332    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.603 f  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.628     2.231    p_0_in
    SLICE_X7Y53          LUT3 (Prop_lut3_I0_O)        0.399     2.630 r  v_DelCount[16]_i_1/O
                         net (fo=17, routed)          0.556     3.186    v_DelCount[16]_i_1_n_0
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.508     3.532    clk_out1
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[3]/C
                         clock pessimism              0.599     4.131    
                         clock uncertainty           -0.224     3.907    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.407     3.500    v_DelCount_reg[3]
  -------------------------------------------------------------------
                         required time                          3.500    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 v_DelCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 2.052ns (50.601%)  route 2.003ns (49.399%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.624    -0.869    clk_out1
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  v_DelCount_reg[2]/Q
                         net (fo=3, routed)           0.820     0.369    logic_resetter/Q[2]
    SLICE_X5Y51          LUT4 (Prop_lut4_I2_O)        0.299     0.668 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.668    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.218 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.218    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.332 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.332    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.603 f  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.628     2.231    p_0_in
    SLICE_X7Y53          LUT3 (Prop_lut3_I0_O)        0.399     2.630 r  v_DelCount[16]_i_1/O
                         net (fo=17, routed)          0.556     3.186    v_DelCount[16]_i_1_n_0
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.508     3.532    clk_out1
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[4]/C
                         clock pessimism              0.599     4.131    
                         clock uncertainty           -0.224     3.907    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.407     3.500    v_DelCount_reg[4]
  -------------------------------------------------------------------
                         required time                          3.500    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 v_DelCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 2.052ns (50.601%)  route 2.003ns (49.399%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.624    -0.869    clk_out1
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  v_DelCount_reg[2]/Q
                         net (fo=3, routed)           0.820     0.369    logic_resetter/Q[2]
    SLICE_X5Y51          LUT4 (Prop_lut4_I2_O)        0.299     0.668 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.668    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.218 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.218    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.332 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.332    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.603 f  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.628     2.231    p_0_in
    SLICE_X7Y53          LUT3 (Prop_lut3_I0_O)        0.399     2.630 r  v_DelCount[16]_i_1/O
                         net (fo=17, routed)          0.556     3.186    v_DelCount[16]_i_1_n_0
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.508     3.532    clk_out1
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[5]/C
                         clock pessimism              0.599     4.131    
                         clock uncertainty           -0.224     3.907    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.407     3.500    v_DelCount_reg[5]
  -------------------------------------------------------------------
                         required time                          3.500    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 v_DelCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 2.052ns (50.601%)  route 2.003ns (49.399%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.624    -0.869    clk_out1
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  v_DelCount_reg[2]/Q
                         net (fo=3, routed)           0.820     0.369    logic_resetter/Q[2]
    SLICE_X5Y51          LUT4 (Prop_lut4_I2_O)        0.299     0.668 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.668    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.218 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.218    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.332 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.332    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.603 f  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.628     2.231    p_0_in
    SLICE_X7Y53          LUT3 (Prop_lut3_I0_O)        0.399     2.630 r  v_DelCount[16]_i_1/O
                         net (fo=17, routed)          0.556     3.186    v_DelCount[16]_i_1_n_0
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.508     3.532    clk_out1
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[6]/C
                         clock pessimism              0.599     4.131    
                         clock uncertainty           -0.224     3.907    
    SLICE_X7Y51          FDRE (Setup_fdre_C_CE)      -0.407     3.500    v_DelCount_reg[6]
  -------------------------------------------------------------------
                         required time                          3.500    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 v_DelCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 2.052ns (51.096%)  route 1.964ns (48.904%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.624    -0.869    clk_out1
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  v_DelCount_reg[2]/Q
                         net (fo=3, routed)           0.820     0.369    logic_resetter/Q[2]
    SLICE_X5Y51          LUT4 (Prop_lut4_I2_O)        0.299     0.668 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.668    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.218 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.218    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.332 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.332    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.603 f  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.628     2.231    p_0_in
    SLICE_X7Y53          LUT3 (Prop_lut3_I0_O)        0.399     2.630 r  v_DelCount[16]_i_1/O
                         net (fo=17, routed)          0.516     3.147    v_DelCount[16]_i_1_n_0
    SLICE_X5Y55          FDRE                                         r  v_DelCount_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.507     3.531    clk_out1
    SLICE_X5Y55          FDRE                                         r  v_DelCount_reg[14]/C
                         clock pessimism              0.574     4.105    
                         clock uncertainty           -0.224     3.881    
    SLICE_X5Y55          FDRE (Setup_fdre_C_CE)      -0.407     3.474    v_DelCount_reg[14]
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -3.147    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 v_DelCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_DelCount_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 2.052ns (51.096%)  route 1.964ns (48.904%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 3.531 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.624    -0.869    clk_out1
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  v_DelCount_reg[2]/Q
                         net (fo=3, routed)           0.820     0.369    logic_resetter/Q[2]
    SLICE_X5Y51          LUT4 (Prop_lut4_I2_O)        0.299     0.668 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.668    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.218 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.218    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.332 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.332    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.603 f  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.628     2.231    p_0_in
    SLICE_X7Y53          LUT3 (Prop_lut3_I0_O)        0.399     2.630 r  v_DelCount[16]_i_1/O
                         net (fo=17, routed)          0.516     3.147    v_DelCount[16]_i_1_n_0
    SLICE_X5Y55          FDRE                                         r  v_DelCount_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.507     3.531    clk_out1
    SLICE_X5Y55          FDRE                                         r  v_DelCount_reg[16]/C
                         clock pessimism              0.574     4.105    
                         clock uncertainty           -0.224     3.881    
    SLICE_X5Y55          FDRE (Setup_fdre_C_CE)      -0.407     3.474    v_DelCount_reg[16]
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -3.147    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 v_DelCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_TrigCount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 2.026ns (48.659%)  route 2.138ns (51.341%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.624    -0.869    clk_out1
    SLICE_X7Y51          FDRE                                         r  v_DelCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  v_DelCount_reg[2]/Q
                         net (fo=3, routed)           0.820     0.369    logic_resetter/Q[2]
    SLICE_X5Y51          LUT4 (Prop_lut4_I2_O)        0.299     0.668 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.668    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.218 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.218    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.332 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.332    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.603 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.628     2.231    p_0_in
    SLICE_X7Y53          LUT2 (Prop_lut2_I0_O)        0.373     2.604 r  count[15]_i_2/O
                         net (fo=33, routed)          0.690     3.294    v_TrigCount
    SLICE_X4Y51          FDRE                                         r  v_TrigCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.508     3.532    clk_out1
    SLICE_X4Y51          FDRE                                         r  v_TrigCount_reg[0]/C
                         clock pessimism              0.574     4.106    
                         clock uncertainty           -0.224     3.882    
    SLICE_X4Y51          FDRE (Setup_fdre_C_CE)      -0.205     3.677    v_TrigCount_reg[0]
  -------------------------------------------------------------------
                         required time                          3.677    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                  0.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_ADDR_TO_ERAM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.657%)  route 0.203ns (55.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.594    -0.570    MEM_DIST1/clk_out1
    SLICE_X2Y50          FDRE                                         r  MEM_DIST1/o_ADDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  MEM_DIST1/o_ADDR_reg[2]/Q
                         net (fo=1, routed)           0.203    -0.203    ext_memRW/o_ADDR_TO_ERAM_reg[16]_1[2]
    SLICE_X2Y49          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.867    -0.804    ext_memRW/clk_out1
    SLICE_X2Y49          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[2]/C
                         clock pessimism              0.507    -0.297    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.059    -0.238    ext_memRW/o_ADDR_TO_ERAM_reg[2]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_ADDR_TO_ERAM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.703%)  route 0.176ns (54.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.594    -0.570    MEM_DIST1/clk_out1
    SLICE_X2Y50          FDRE                                         r  MEM_DIST1/o_ADDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  MEM_DIST1/o_ADDR_reg[4]/Q
                         net (fo=1, routed)           0.176    -0.246    ext_memRW/o_ADDR_TO_ERAM_reg[16]_1[4]
    SLICE_X2Y49          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.867    -0.804    ext_memRW/clk_out1
    SLICE_X2Y49          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[4]/C
                         clock pessimism              0.507    -0.297    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.010    -0.287    ext_memRW/o_ADDR_TO_ERAM_reg[4]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_ADDR_TO_ERAM_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.624%)  route 0.176ns (54.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.594    -0.570    MEM_DIST1/clk_out1
    SLICE_X2Y50          FDRE                                         r  MEM_DIST1/o_ADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  MEM_DIST1/o_ADDR_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.245    ext_memRW/o_ADDR_TO_ERAM_reg[16]_1[5]
    SLICE_X2Y49          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.867    -0.804    ext_memRW/clk_out1
    SLICE_X2Y49          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[5]/C
                         clock pessimism              0.507    -0.297    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.009    -0.288    ext_memRW/o_ADDR_TO_ERAM_reg[5]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_ADDR_TO_ERAM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.633%)  route 0.203ns (55.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.594    -0.570    MEM_DIST1/clk_out1
    SLICE_X2Y50          FDRE                                         r  MEM_DIST1/o_ADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  MEM_DIST1/o_ADDR_reg[3]/Q
                         net (fo=1, routed)           0.203    -0.202    ext_memRW/o_ADDR_TO_ERAM_reg[16]_1[3]
    SLICE_X2Y49          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.867    -0.804    ext_memRW/clk_out1
    SLICE_X2Y49          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[3]/C
                         clock pessimism              0.507    -0.297    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.052    -0.245    ext_memRW/o_ADDR_TO_ERAM_reg[3]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_ADDR_TO_ERAM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.116%)  route 0.245ns (59.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.594    -0.570    MEM_DIST1/clk_out1
    SLICE_X2Y50          FDRE                                         r  MEM_DIST1/o_ADDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  MEM_DIST1/o_ADDR_reg[1]/Q
                         net (fo=1, routed)           0.245    -0.161    ext_memRW/o_ADDR_TO_ERAM_reg[16]_1[1]
    SLICE_X3Y49          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.867    -0.804    ext_memRW/clk_out1
    SLICE_X3Y49          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[1]/C
                         clock pessimism              0.507    -0.297    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.072    -0.225    ext_memRW/o_ADDR_TO_ERAM_reg[1]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 IMEM/o_REGISTER_23_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SAMPLE_F_u16_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.592    -0.572    IMEM/clk_out1
    SLICE_X7Y52          FDRE                                         r  IMEM/o_REGISTER_23_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  IMEM/o_REGISTER_23_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.375    o_REGISTER_23[9]
    SLICE_X7Y52          FDRE                                         r  SAMPLE_F_u16_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.863    -0.808    clk_out1
    SLICE_X7Y52          FDRE                                         r  SAMPLE_F_u16_reg[9]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X7Y52          FDRE (Hold_fdre_C_D)         0.078    -0.494    SAMPLE_F_u16_reg[9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ext_memRW/o_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_iLoBYTE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.953%)  route 0.334ns (67.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.565    -0.599    ext_memRW/clk_out1
    SLICE_X8Y52          FDRE                                         r  ext_memRW/o_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  ext_memRW/o_DATA_reg[2]/Q
                         net (fo=2, routed)           0.334    -0.101    MEM_DIST1/w_iLoBYTE_reg[7]_0[2]
    SLICE_X7Y46          FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.864    -0.807    MEM_DIST1/clk_out1
    SLICE_X7Y46          FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[2]/C
                         clock pessimism              0.507    -0.300    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.070    -0.230    MEM_DIST1/w_iLoBYTE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ext_memRW/o_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_iLoBYTE_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.822%)  route 0.336ns (67.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.565    -0.599    ext_memRW/clk_out1
    SLICE_X8Y52          FDRE                                         r  ext_memRW/o_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  ext_memRW/o_DATA_reg[4]/Q
                         net (fo=2, routed)           0.336    -0.099    MEM_DIST1/w_iLoBYTE_reg[7]_0[4]
    SLICE_X7Y46          FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.864    -0.807    MEM_DIST1/clk_out1
    SLICE_X7Y46          FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[4]/C
                         clock pessimism              0.507    -0.300    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.066    -0.234    MEM_DIST1/w_iLoBYTE_reg[4]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_ADDR_TO_ERAM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.351%)  route 0.328ns (66.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.594    -0.570    MEM_DIST1/clk_out1
    SLICE_X2Y50          FDRE                                         r  MEM_DIST1/o_ADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  MEM_DIST1/o_ADDR_reg[0]/Q
                         net (fo=1, routed)           0.328    -0.078    ext_memRW/o_ADDR_TO_ERAM_reg[16]_1[0]
    SLICE_X3Y49          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.867    -0.804    ext_memRW/clk_out1
    SLICE_X3Y49          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[0]/C
                         clock pessimism              0.507    -0.297    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.070    -0.227    ext_memRW/o_ADDR_TO_ERAM_reg[0]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 IMEM/o_REGISTER_23_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SAMPLE_F_u16_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.592    -0.572    IMEM/clk_out1
    SLICE_X5Y50          FDRE                                         r  IMEM/o_REGISTER_23_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  IMEM/o_REGISTER_23_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.332    o_REGISTER_23[0]
    SLICE_X7Y50          FDRE                                         r  SAMPLE_F_u16_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.863    -0.808    clk_out1
    SLICE_X7Y50          FDRE                                         r  SAMPLE_F_u16_reg[0]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.072    -0.484    SAMPLE_F_u16_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y56      CMPLT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X7Y56      FSM_onehot_s_byte_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X7Y56      FSM_onehot_s_byte_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X7Y50      SAMPLE_F_u16_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y52      SAMPLE_F_u16_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X7Y52      SAMPLE_F_u16_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y52      SAMPLE_F_u16_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y53      SAMPLE_F_u16_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y56      CMPLT_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y56      CMPLT_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y56      FSM_onehot_s_byte_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y56      FSM_onehot_s_byte_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y56      FSM_onehot_s_byte_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y56      FSM_onehot_s_byte_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y50      SAMPLE_F_u16_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y50      SAMPLE_F_u16_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y52      SAMPLE_F_u16_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y52      SAMPLE_F_u16_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y56      CMPLT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y56      CMPLT_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y56      FSM_onehot_s_byte_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y56      FSM_onehot_s_byte_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y56      FSM_onehot_s_byte_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y56      FSM_onehot_s_byte_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y50      SAMPLE_F_u16_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y50      SAMPLE_F_u16_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y52      SAMPLE_F_u16_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y52      SAMPLE_F_u16_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y4    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1812 Endpoints
Min Delay          1812 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.880ns  (logic 6.056ns (40.701%)  route 8.824ns (59.299%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         4.466     5.923    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.146     6.069 r  MEM_DIST1/gen_comm_port[0].IOBUF_inst_i_1/O
                         net (fo=1, routed)           4.357    10.427    gen_comm_port[0].IOBUF_inst/I
    U7                   OBUFT (Prop_obuft_I_O)       4.453    14.880 r  gen_comm_port[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.880    io_COMM_BUS[0]
    U7                                                                r  io_COMM_BUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.207ns  (logic 5.822ns (40.979%)  route 8.385ns (59.021%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         4.647     6.104    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X5Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.228 r  MEM_DIST1/gen_comm_port[8].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.738     9.966    gen_comm_port[8].IOBUF_inst/I
    V4                   OBUFT (Prop_obuft_I_O)       4.241    14.207 r  gen_comm_port[8].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.207    io_COMM_BUS[8]
    V4                                                                r  io_COMM_BUS[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.131ns  (logic 5.802ns (41.056%)  route 8.330ns (58.944%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         4.645     6.102    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X5Y41          LUT4 (Prop_lut4_I2_O)        0.124     6.226 r  MEM_DIST1/gen_comm_port[3].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.684     9.911    gen_comm_port[3].IOBUF_inst/I
    U2                   OBUFT (Prop_obuft_I_O)       4.221    14.131 r  gen_comm_port[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.131    io_COMM_BUS[3]
    U2                                                                r  io_COMM_BUS[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.127ns  (logic 5.812ns (41.143%)  route 8.315ns (58.857%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         4.410     5.867    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X5Y41          LUT4 (Prop_lut4_I2_O)        0.124     5.991 r  MEM_DIST1/gen_comm_port[9].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.904     9.896    gen_comm_port[9].IOBUF_inst/I
    W5                   OBUFT (Prop_obuft_I_O)       4.231    14.127 r  gen_comm_port[9].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.127    io_COMM_BUS[9]
    W5                                                                r  io_COMM_BUS[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.827ns  (logic 5.809ns (42.014%)  route 8.018ns (57.986%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         4.122     5.578    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.124     5.702 r  MEM_DIST1/gen_comm_port[5].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.896     9.599    gen_comm_port[5].IOBUF_inst/I
    W4                   OBUFT (Prop_obuft_I_O)       4.228    13.827 r  gen_comm_port[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.827    io_COMM_BUS[5]
    W4                                                                r  io_COMM_BUS[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.796ns  (logic 5.819ns (42.177%)  route 7.977ns (57.823%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         3.587     5.044    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X7Y47          LUT4 (Prop_lut4_I2_O)        0.124     5.168 r  MEM_DIST1/gen_comm_port[4].IOBUF_inst_i_1/O
                         net (fo=1, routed)           4.391     9.558    gen_comm_port[4].IOBUF_inst/I
    U5                   OBUFT (Prop_obuft_I_O)       4.238    13.796 r  gen_comm_port[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.796    io_COMM_BUS[4]
    U5                                                                r  io_COMM_BUS[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.582ns  (logic 5.822ns (42.870%)  route 7.759ns (57.130%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         4.275     5.731    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X6Y42          LUT4 (Prop_lut4_I2_O)        0.124     5.855 r  MEM_DIST1/gen_comm_port[13].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.485     9.340    gen_comm_port[13].IOBUF_inst/I
    W2                   OBUFT (Prop_obuft_I_O)       4.241    13.582 r  gen_comm_port[13].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.582    io_COMM_BUS[13]
    W2                                                                r  io_COMM_BUS[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.565ns  (logic 5.824ns (42.936%)  route 7.741ns (57.064%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         4.102     5.559    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X7Y43          LUT4 (Prop_lut4_I2_O)        0.124     5.683 r  MEM_DIST1/gen_comm_port[11].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.639     9.322    gen_comm_port[11].IOBUF_inst/I
    W3                   OBUFT (Prop_obuft_I_O)       4.243    13.565 r  gen_comm_port[11].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.565    io_COMM_BUS[11]
    W3                                                                r  io_COMM_BUS[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.497ns  (logic 5.803ns (42.998%)  route 7.693ns (57.002%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         3.592     5.049    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X7Y47          LUT4 (Prop_lut4_I2_O)        0.124     5.173 r  MEM_DIST1/gen_comm_port[6].IOBUF_inst_i_1/O
                         net (fo=1, routed)           4.102     9.274    gen_comm_port[6].IOBUF_inst/I
    V5                   OBUFT (Prop_obuft_I_O)       4.222    13.497 r  gen_comm_port[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.497    io_COMM_BUS[6]
    V5                                                                r  io_COMM_BUS[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.373ns  (logic 5.803ns (43.390%)  route 7.571ns (56.610%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         3.970     5.427    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X9Y44          LUT4 (Prop_lut4_I2_O)        0.124     5.551 r  MEM_DIST1/gen_comm_port[1].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.601     9.151    gen_comm_port[1].IOBUF_inst/I
    U3                   OBUFT (Prop_obuft_I_O)       4.222    13.373 r  gen_comm_port[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.373    io_COMM_BUS[1]
    U3                                                                r  io_COMM_BUS[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE                         0.000     0.000 r  your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[6]/C
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.056     0.220    your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/D[6]
    SLICE_X12Y33         FDRE                                         r  your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/w_update_F_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            your_instance_name/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/w_update_F_reg/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/w_update_F_reg/Q
                         net (fo=32, routed)          0.080     0.221    your_instance_name/U0/i_synth/s_axis_config_tvalid
    SLICE_X10Y40         FDRE                                         r  your_instance_name/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/w_update_F_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            your_instance_name/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/w_update_F_reg/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/w_update_F_reg/Q
                         net (fo=32, routed)          0.080     0.221    your_instance_name/U0/i_synth/s_axis_config_tvalid
    SLICE_X10Y40         FDRE                                         r  your_instance_name/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/w_update_F_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            your_instance_name/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[24]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/w_update_F_reg/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/w_update_F_reg/Q
                         net (fo=32, routed)          0.080     0.221    your_instance_name/U0/i_synth/s_axis_config_tvalid
    SLICE_X10Y40         FDRE                                         r  your_instance_name/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/w_update_F_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            your_instance_name/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[26]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/w_update_F_reg/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/w_update_F_reg/Q
                         net (fo=32, routed)          0.080     0.221    your_instance_name/U0/i_synth/s_axis_config_tvalid
    SLICE_X10Y40         FDRE                                         r  your_instance_name/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/w_update_F_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            your_instance_name/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[27]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/w_update_F_reg/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/w_update_F_reg/Q
                         net (fo=32, routed)          0.080     0.221    your_instance_name/U0/i_synth/s_axis_config_tvalid
    SLICE_X10Y40         FDRE                                         r  your_instance_name/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/w_update_F_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            your_instance_name/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[30]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/w_update_F_reg/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/w_update_F_reg/Q
                         net (fo=32, routed)          0.080     0.221    your_instance_name/U0/i_synth/s_axis_config_tvalid
    SLICE_X10Y40         FDRE                                         r  your_instance_name/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/w_update_F_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            your_instance_name/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[31]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/w_update_F_reg/C
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/w_update_F_reg/Q
                         net (fo=32, routed)          0.080     0.221    your_instance_name/U0/i_synth/s_axis_config_tvalid
    SLICE_X10Y40         FDRE                                         r  your_instance_name/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/r_F_OUT_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            your_instance_name/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.232%)  route 0.132ns (50.768%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/r_F_OUT_reg[19]/C
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DAC_DATA_CONVERTER/r_F_OUT_reg[19]/Q
                         net (fo=2, routed)           0.132     0.260    your_instance_name/U0/i_synth/s_axis_config_tdata[19]
    SLICE_X9Y38          FDRE                                         r  your_instance_name/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE                         0.000     0.000 r  your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[2]/C
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=4, routed)           0.076     0.217    your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[2]
    SLICE_X8Y21          LUT5 (Prop_lut5_I2_O)        0.045     0.262 r  your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.262    your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/D[3]
    SLICE_X8Y21          FDRE                                         r  your_instance_name/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.998ns  (logic 5.119ns (51.205%)  route 4.878ns (48.795%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.634    -0.859    MEM_DIST1/clk_out1
    SLICE_X6Y42          FDRE                                         r  MEM_DIST1/o_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.341 r  MEM_DIST1/o_DATA_reg[0]/Q
                         net (fo=1, routed)           0.521     0.180    MEM_DIST1/o_DATA_reg_n_0_[0]
    SLICE_X6Y42          LUT4 (Prop_lut4_I0_O)        0.148     0.328 r  MEM_DIST1/gen_comm_port[0].IOBUF_inst_i_1/O
                         net (fo=1, routed)           4.357     4.686    gen_comm_port[0].IOBUF_inst/I
    U7                   OBUFT (Prop_obuft_I_O)       4.453     9.139 r  gen_comm_port[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.139    io_COMM_BUS[0]
    U7                                                                r  io_COMM_BUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.916ns  (logic 4.864ns (49.048%)  route 5.052ns (50.952%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.626    -0.867    MEM_DIST1/clk_out1
    SLICE_X2Y56          FDRE                                         r  MEM_DIST1/o_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.518    -0.349 r  MEM_DIST1/o_DATA_reg[1]/Q
                         net (fo=1, routed)           1.452     1.102    MEM_DIST1/o_DATA_reg_n_0_[1]
    SLICE_X9Y44          LUT4 (Prop_lut4_I0_O)        0.124     1.226 r  MEM_DIST1/gen_comm_port[1].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.601     4.827    gen_comm_port[1].IOBUF_inst/I
    U3                   OBUFT (Prop_obuft_I_O)       4.222     9.049 r  gen_comm_port[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.049    io_COMM_BUS[1]
    U3                                                                r  io_COMM_BUS[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.865ns  (logic 4.818ns (48.839%)  route 5.047ns (51.161%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.636    -0.857    MEM_DIST1/clk_out1
    SLICE_X7Y47          FDRE                                         r  MEM_DIST1/o_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  MEM_DIST1/o_DATA_reg[4]/Q
                         net (fo=1, routed)           0.656     0.255    MEM_DIST1/o_DATA_reg_n_0_[4]
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124     0.379 r  MEM_DIST1/gen_comm_port[4].IOBUF_inst_i_1/O
                         net (fo=1, routed)           4.391     4.770    gen_comm_port[4].IOBUF_inst/I
    U5                   OBUFT (Prop_obuft_I_O)       4.238     9.008 r  gen_comm_port[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.008    io_COMM_BUS[4]
    U5                                                                r  io_COMM_BUS[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.743ns  (logic 4.868ns (49.967%)  route 4.875ns (50.033%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.626    -0.867    MEM_DIST1/clk_out1
    SLICE_X2Y56          FDRE                                         r  MEM_DIST1/o_DATA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.518    -0.349 r  MEM_DIST1/o_DATA_reg[10]/Q
                         net (fo=1, routed)           1.231     0.881    MEM_DIST1/o_DATA_reg_n_0_[10]
    SLICE_X6Y44          LUT4 (Prop_lut4_I0_O)        0.124     1.005 r  MEM_DIST1/gen_comm_port[10].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.644     4.649    gen_comm_port[10].IOBUF_inst/I
    V3                   OBUFT (Prop_obuft_I_O)       4.226     8.876 r  gen_comm_port[10].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.876    io_COMM_BUS[10]
    V3                                                                r  io_COMM_BUS[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.422ns  (logic 4.870ns (51.692%)  route 4.551ns (48.308%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.634    -0.859    MEM_DIST1/clk_out1
    SLICE_X6Y42          FDRE                                         r  MEM_DIST1/o_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.341 r  MEM_DIST1/o_DATA_reg[5]/Q
                         net (fo=1, routed)           0.655     0.314    MEM_DIST1/o_DATA_reg_n_0_[5]
    SLICE_X6Y42          LUT4 (Prop_lut4_I0_O)        0.124     0.438 r  MEM_DIST1/gen_comm_port[5].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.896     4.335    gen_comm_port[5].IOBUF_inst/I
    W4                   OBUFT (Prop_obuft_I_O)       4.228     8.563 r  gen_comm_port[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.563    io_COMM_BUS[5]
    W4                                                                r  io_COMM_BUS[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.399ns  (logic 4.802ns (51.093%)  route 4.597ns (48.907%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.636    -0.857    MEM_DIST1/clk_out1
    SLICE_X7Y47          FDRE                                         r  MEM_DIST1/o_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  MEM_DIST1/o_DATA_reg[6]/Q
                         net (fo=1, routed)           0.495     0.094    MEM_DIST1/o_DATA_reg_n_0_[6]
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124     0.218 r  MEM_DIST1/gen_comm_port[6].IOBUF_inst_i_1/O
                         net (fo=1, routed)           4.102     4.320    gen_comm_port[6].IOBUF_inst/I
    V5                   OBUFT (Prop_obuft_I_O)       4.222     8.543 r  gen_comm_port[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.543    io_COMM_BUS[6]
    V5                                                                r  io_COMM_BUS[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.371ns  (logic 4.811ns (51.338%)  route 4.560ns (48.662%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.634    -0.859    MEM_DIST1/clk_out1
    SLICE_X5Y41          FDRE                                         r  MEM_DIST1/o_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  MEM_DIST1/o_DATA_reg[9]/Q
                         net (fo=1, routed)           0.656     0.253    MEM_DIST1/o_DATA_reg_n_0_[9]
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.124     0.377 r  MEM_DIST1/gen_comm_port[9].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.904     4.281    gen_comm_port[9].IOBUF_inst/I
    W5                   OBUFT (Prop_obuft_I_O)       4.231     8.513 r  gen_comm_port[9].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.513    io_COMM_BUS[9]
    W5                                                                r  io_COMM_BUS[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.328ns  (logic 4.827ns (51.749%)  route 4.501ns (48.251%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.636    -0.857    MEM_DIST1/clk_out1
    SLICE_X7Y47          FDRE                                         r  MEM_DIST1/o_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  MEM_DIST1/o_DATA_reg[2]/Q
                         net (fo=1, routed)           0.857     0.457    MEM_DIST1/o_DATA_reg_n_0_[2]
    SLICE_X9Y47          LUT4 (Prop_lut4_I0_O)        0.124     0.581 r  MEM_DIST1/gen_comm_port[2].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.643     4.224    gen_comm_port[2].IOBUF_inst/I
    W6                   OBUFT (Prop_obuft_I_O)       4.247     8.471 r  gen_comm_port[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.471    io_COMM_BUS[2]
    W6                                                                r  io_COMM_BUS[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.214ns  (logic 4.821ns (52.324%)  route 4.393ns (47.676%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.634    -0.859    MEM_DIST1/clk_out1
    SLICE_X5Y41          FDRE                                         r  MEM_DIST1/o_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.403 r  MEM_DIST1/o_DATA_reg[8]/Q
                         net (fo=1, routed)           0.655     0.252    MEM_DIST1/o_DATA_reg_n_0_[8]
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.124     0.376 r  MEM_DIST1/gen_comm_port[8].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.738     4.114    gen_comm_port[8].IOBUF_inst/I
    V4                   OBUFT (Prop_obuft_I_O)       4.241     8.355 r  gen_comm_port[8].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.355    io_COMM_BUS[8]
    V4                                                                r  io_COMM_BUS[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.021ns  (logic 4.883ns (54.133%)  route 4.138ns (45.867%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.634    -0.859    MEM_DIST1/clk_out1
    SLICE_X6Y42          FDRE                                         r  MEM_DIST1/o_DATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.341 r  MEM_DIST1/o_DATA_reg[13]/Q
                         net (fo=1, routed)           0.653     0.312    MEM_DIST1/o_DATA_reg_n_0_[13]
    SLICE_X6Y42          LUT4 (Prop_lut4_I0_O)        0.124     0.436 r  MEM_DIST1/gen_comm_port[13].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.485     3.921    gen_comm_port[13].IOBUF_inst/I
    W2                   OBUFT (Prop_obuft_I_O)       4.241     8.162 r  gen_comm_port[13].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.162    io_COMM_BUS[13]
    W2                                                                r  io_COMM_BUS[13] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IMEM/o_REGISTER_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.686ns  (logic 0.418ns (60.908%)  route 0.268ns (39.092%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.448    -1.528    IMEM/clk_out1
    SLICE_X10Y38         FDRE                                         r  IMEM/o_REGISTER_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.418    -1.110 r  IMEM/o_REGISTER_4_reg[0]/Q
                         net (fo=2, routed)           0.268    -0.841    DAC_DATA_CONVERTER/D[0]
    SLICE_X10Y37         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_5_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.689ns  (logic 0.385ns (55.840%)  route 0.304ns (44.160%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.448    -1.528    IMEM/clk_out1
    SLICE_X10Y38         FDRE                                         r  IMEM/o_REGISTER_5_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.385    -1.143 r  IMEM/o_REGISTER_5_reg[7]/Q
                         net (fo=2, routed)           0.304    -0.838    DAC_DATA_CONVERTER/D[23]
    SLICE_X10Y37         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_4_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.800ns  (logic 0.418ns (52.223%)  route 0.382ns (47.777%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.448    -1.528    IMEM/clk_out1
    SLICE_X10Y38         FDRE                                         r  IMEM/o_REGISTER_4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.418    -1.110 r  IMEM/o_REGISTER_4_reg[11]/Q
                         net (fo=2, routed)           0.382    -0.727    DAC_DATA_CONVERTER/D[11]
    SLICE_X10Y37         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.806ns  (logic 0.385ns (47.791%)  route 0.421ns (52.209%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.448    -1.528    IMEM/clk_out1
    SLICE_X10Y38         FDRE                                         r  IMEM/o_REGISTER_4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.385    -1.143 r  IMEM/o_REGISTER_4_reg[8]/Q
                         net (fo=2, routed)           0.421    -0.722    DAC_DATA_CONVERTER/D[8]
    SLICE_X10Y36         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.825ns  (logic 0.418ns (50.664%)  route 0.407ns (49.336%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.448    -1.528    IMEM/clk_out1
    SLICE_X10Y38         FDRE                                         r  IMEM/o_REGISTER_4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.418    -1.110 r  IMEM/o_REGISTER_4_reg[5]/Q
                         net (fo=2, routed)           0.407    -0.703    DAC_DATA_CONVERTER/D[5]
    SLICE_X10Y36         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.844ns  (logic 0.418ns (49.529%)  route 0.426ns (50.471%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.448    -1.528    IMEM/clk_out1
    SLICE_X12Y40         FDRE                                         r  IMEM/o_REGISTER_5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.418    -1.110 r  IMEM/o_REGISTER_5_reg[12]/Q
                         net (fo=2, routed)           0.426    -0.684    DAC_DATA_CONVERTER/D[28]
    SLICE_X10Y39         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.859ns  (logic 0.337ns (39.225%)  route 0.522ns (60.775%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.448    -1.528    IMEM/clk_out1
    SLICE_X9Y40          FDRE                                         r  IMEM/o_REGISTER_5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.337    -1.191 r  IMEM/o_REGISTER_5_reg[4]/Q
                         net (fo=2, routed)           0.522    -0.668    DAC_DATA_CONVERTER/D[20]
    SLICE_X10Y39         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_5_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.864ns  (logic 0.337ns (39.001%)  route 0.527ns (60.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.450    -1.526    IMEM/clk_out1
    SLICE_X11Y42         FDRE                                         r  IMEM/o_REGISTER_5_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.337    -1.189 r  IMEM/o_REGISTER_5_reg[13]/Q
                         net (fo=2, routed)           0.527    -0.661    DAC_DATA_CONVERTER/D[29]
    SLICE_X10Y39         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.885ns  (logic 0.337ns (38.083%)  route 0.548ns (61.917%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.448    -1.528    IMEM/clk_out1
    SLICE_X9Y40          FDRE                                         r  IMEM/o_REGISTER_5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.337    -1.191 r  IMEM/o_REGISTER_5_reg[1]/Q
                         net (fo=2, routed)           0.548    -0.643    DAC_DATA_CONVERTER/D[17]
    SLICE_X10Y37         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.891ns  (logic 0.367ns (41.212%)  route 0.524ns (58.788%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.448    -1.528    IMEM/clk_out1
    SLICE_X9Y40          FDRE                                         r  IMEM/o_REGISTER_4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.367    -1.161 r  IMEM/o_REGISTER_4_reg[1]/Q
                         net (fo=2, routed)           0.524    -0.637    DAC_DATA_CONVERTER/D[1]
    SLICE_X10Y36         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  i_XCO (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           292 Endpoints
Min Delay           292 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            IX_MUX1/o_CLK_IVSA_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.380ns  (logic 1.603ns (25.126%)  route 4.777ns (74.874%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         4.777     6.234    IX_MUX1/i_COMM_IX_IBUF
    SLICE_X14Y46         LUT2 (Prop_lut2_I1_O)        0.146     6.380 r  IX_MUX1/o_CLK_IVSA_i_1/O
                         net (fo=1, routed)           0.000     6.380    IX_MUX1/o_CLK_IVSA_i_1_n_0
    SLICE_X14Y46         FDRE                                         r  IX_MUX1/o_CLK_IVSA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.450    -1.526    IX_MUX1/clk_out1
    SLICE_X14Y46         FDRE                                         r  IX_MUX1/o_CLK_IVSA_reg/C

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            IX_MUX1/o_CLK_IMEM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.358ns  (logic 1.581ns (24.867%)  route 4.777ns (75.133%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         4.777     6.234    IX_MUX1/i_COMM_IX_IBUF
    SLICE_X14Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.358 r  IX_MUX1/o_CLK_IMEM_i_1/O
                         net (fo=1, routed)           0.000     6.358    IX_MUX1/o_CLK_IMEM_i_1_n_0
    SLICE_X14Y46         FDRE                                         r  IX_MUX1/o_CLK_IMEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.450    -1.526    IX_MUX1/clk_out1
    SLICE_X14Y46         FDRE                                         r  IX_MUX1/o_CLK_IMEM_reg/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[4]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.226ns  (logic 1.450ns (34.313%)  route 2.776ns (65.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  io_Mem_IO_ext[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[4].IOBUF_inst/IO
    U16                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  gen_io_port_extRam[4].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.776     4.226    ext_memRW/o_DATA_reg[7]_1[4]
    SLICE_X8Y52          FDRE                                         r  ext_memRW/o_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.441    -1.535    ext_memRW/clk_out1
    SLICE_X8Y52          FDRE                                         r  ext_memRW/o_DATA_reg[4]/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[1]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.980ns  (logic 1.459ns (36.656%)  route 2.521ns (63.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  io_Mem_IO_ext[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[1].IOBUF_inst/IO
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  gen_io_port_extRam[1].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.521     3.980    ext_memRW/o_DATA_reg[7]_1[1]
    SLICE_X8Y52          FDRE                                         r  ext_memRW/o_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.441    -1.535    ext_memRW/clk_out1
    SLICE_X8Y52          FDRE                                         r  ext_memRW/o_DATA_reg[1]/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[2]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.962ns  (logic 1.450ns (36.593%)  route 2.512ns (63.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  io_Mem_IO_ext[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[2].IOBUF_inst/IO
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  gen_io_port_extRam[2].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.512     3.962    ext_memRW/o_DATA_reg[7]_1[2]
    SLICE_X8Y52          FDRE                                         r  ext_memRW/o_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.441    -1.535    ext_memRW/clk_out1
    SLICE_X8Y52          FDRE                                         r  ext_memRW/o_DATA_reg[2]/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[5]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.889ns  (logic 1.449ns (37.266%)  route 2.440ns (62.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  io_Mem_IO_ext[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[5].IOBUF_inst/IO
    V13                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  gen_io_port_extRam[5].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.440     3.889    ext_memRW/o_DATA_reg[7]_1[5]
    SLICE_X1Y42          FDRE                                         r  ext_memRW/o_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.518    -1.458    ext_memRW/clk_out1
    SLICE_X1Y42          FDRE                                         r  ext_memRW/o_DATA_reg[5]/C

Slack:                    inf
  Source:                 ext_memRW/w_RUN_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_DATA_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.831ns  (logic 0.766ns (19.996%)  route 3.065ns (80.004%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDCE                         0.000     0.000 r  ext_memRW/w_RUN_reg/C
    SLICE_X6Y56          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ext_memRW/w_RUN_reg/Q
                         net (fo=19, routed)          1.453     1.971    MEM_DIST1/w_RUN_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I5_O)        0.124     2.095 r  MEM_DIST1/o_DATA[15]_i_2/O
                         net (fo=1, routed)           0.674     2.769    MEM_DIST1/o_DATA[15]_i_2_n_0
    SLICE_X4Y56          LUT3 (Prop_lut3_I1_O)        0.124     2.893 r  MEM_DIST1/o_DATA[15]_i_1/O
                         net (fo=16, routed)          0.938     3.831    MEM_DIST1/o_DATA[15]_i_1_n_0
    SLICE_X5Y41          FDRE                                         r  MEM_DIST1/o_DATA_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.516    -1.460    MEM_DIST1/clk_out1
    SLICE_X5Y41          FDRE                                         r  MEM_DIST1/o_DATA_reg[3]/C

Slack:                    inf
  Source:                 ext_memRW/w_RUN_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_DATA_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.831ns  (logic 0.766ns (19.996%)  route 3.065ns (80.004%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDCE                         0.000     0.000 r  ext_memRW/w_RUN_reg/C
    SLICE_X6Y56          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ext_memRW/w_RUN_reg/Q
                         net (fo=19, routed)          1.453     1.971    MEM_DIST1/w_RUN_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I5_O)        0.124     2.095 r  MEM_DIST1/o_DATA[15]_i_2/O
                         net (fo=1, routed)           0.674     2.769    MEM_DIST1/o_DATA[15]_i_2_n_0
    SLICE_X4Y56          LUT3 (Prop_lut3_I1_O)        0.124     2.893 r  MEM_DIST1/o_DATA[15]_i_1/O
                         net (fo=16, routed)          0.938     3.831    MEM_DIST1/o_DATA[15]_i_1_n_0
    SLICE_X5Y41          FDRE                                         r  MEM_DIST1/o_DATA_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.516    -1.460    MEM_DIST1/clk_out1
    SLICE_X5Y41          FDRE                                         r  MEM_DIST1/o_DATA_reg[8]/C

Slack:                    inf
  Source:                 ext_memRW/w_RUN_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_DATA_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.831ns  (logic 0.766ns (19.996%)  route 3.065ns (80.004%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDCE                         0.000     0.000 r  ext_memRW/w_RUN_reg/C
    SLICE_X6Y56          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ext_memRW/w_RUN_reg/Q
                         net (fo=19, routed)          1.453     1.971    MEM_DIST1/w_RUN_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I5_O)        0.124     2.095 r  MEM_DIST1/o_DATA[15]_i_2/O
                         net (fo=1, routed)           0.674     2.769    MEM_DIST1/o_DATA[15]_i_2_n_0
    SLICE_X4Y56          LUT3 (Prop_lut3_I1_O)        0.124     2.893 r  MEM_DIST1/o_DATA[15]_i_1/O
                         net (fo=16, routed)          0.938     3.831    MEM_DIST1/o_DATA[15]_i_1_n_0
    SLICE_X5Y41          FDRE                                         r  MEM_DIST1/o_DATA_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.516    -1.460    MEM_DIST1/clk_out1
    SLICE_X5Y41          FDRE                                         r  MEM_DIST1/o_DATA_reg[9]/C

Slack:                    inf
  Source:                 ext_memRW/w_RUN_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_DATA_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.823ns  (logic 0.766ns (20.038%)  route 3.057ns (79.962%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDCE                         0.000     0.000 r  ext_memRW/w_RUN_reg/C
    SLICE_X6Y56          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ext_memRW/w_RUN_reg/Q
                         net (fo=19, routed)          1.453     1.971    MEM_DIST1/w_RUN_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I5_O)        0.124     2.095 r  MEM_DIST1/o_DATA[15]_i_2/O
                         net (fo=1, routed)           0.674     2.769    MEM_DIST1/o_DATA[15]_i_2_n_0
    SLICE_X4Y56          LUT3 (Prop_lut3_I1_O)        0.124     2.893 r  MEM_DIST1/o_DATA[15]_i_1/O
                         net (fo=16, routed)          0.930     3.823    MEM_DIST1/o_DATA[15]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  MEM_DIST1/o_DATA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         1.516    -1.460    MEM_DIST1/clk_out1
    SLICE_X6Y42          FDRE                                         r  MEM_DIST1/o_DATA_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IMEM/RAM_reg[5][15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_5_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE                         0.000     0.000 r  IMEM/RAM_reg[5][15]/C
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IMEM/RAM_reg[5][15]/Q
                         net (fo=2, routed)           0.074     0.202    IMEM/RAM_reg[5][15]
    SLICE_X12Y45         FDRE                                         r  IMEM/o_REGISTER_5_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.836    -0.835    IMEM/clk_out1
    SLICE_X12Y45         FDRE                                         r  IMEM/o_REGISTER_5_reg[15]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[5][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_5_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.457%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE                         0.000     0.000 r  IMEM/RAM_reg[5][8]/C
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IMEM/RAM_reg[5][8]/Q
                         net (fo=2, routed)           0.126     0.254    IMEM/RAM_reg[5][8]
    SLICE_X11Y42         FDRE                                         r  IMEM/o_REGISTER_5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.835    -0.836    IMEM/clk_out1
    SLICE_X11Y42         FDRE                                         r  IMEM/o_REGISTER_5_reg[8]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[4][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_4_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE                         0.000     0.000 r  IMEM/RAM_reg[4][12]/C
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[4][12]/Q
                         net (fo=2, routed)           0.122     0.263    IMEM/RAM_reg[4][12]
    SLICE_X13Y40         FDRE                                         r  IMEM/o_REGISTER_4_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.835    -0.836    IMEM/clk_out1
    SLICE_X13Y40         FDRE                                         r  IMEM/o_REGISTER_4_reg[12]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[5][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.552%)  route 0.127ns (47.448%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE                         0.000     0.000 r  IMEM/RAM_reg[5][0]/C
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[5][0]/Q
                         net (fo=2, routed)           0.127     0.268    IMEM/RAM_reg[5][0]
    SLICE_X9Y40          FDRE                                         r  IMEM/o_REGISTER_5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.835    -0.836    IMEM/clk_out1
    SLICE_X9Y40          FDRE                                         r  IMEM/o_REGISTER_5_reg[0]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[23][10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_23_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE                         0.000     0.000 r  IMEM/RAM_reg[23][10]/C
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IMEM/RAM_reg[23][10]/Q
                         net (fo=2, routed)           0.110     0.274    IMEM/RAM_reg[23][10]
    SLICE_X5Y50          FDRE                                         r  IMEM/o_REGISTER_23_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.863    -0.808    IMEM/clk_out1
    SLICE_X5Y50          FDRE                                         r  IMEM/o_REGISTER_23_reg[10]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[23][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_23_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.555%)  route 0.144ns (50.445%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE                         0.000     0.000 r  IMEM/RAM_reg[23][4]/C
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[23][4]/Q
                         net (fo=3, routed)           0.144     0.285    IMEM/RAM_reg[23][4]
    SLICE_X4Y50          FDRE                                         r  IMEM/o_REGISTER_23_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.863    -0.808    IMEM/clk_out1
    SLICE_X4Y50          FDRE                                         r  IMEM/o_REGISTER_23_reg[4]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[4][13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_4_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE                         0.000     0.000 r  IMEM/RAM_reg[4][13]/C
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IMEM/RAM_reg[4][13]/Q
                         net (fo=2, routed)           0.124     0.288    IMEM/RAM_reg[4][13]
    SLICE_X13Y40         FDRE                                         r  IMEM/o_REGISTER_4_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.835    -0.836    IMEM/clk_out1
    SLICE_X13Y40         FDRE                                         r  IMEM/o_REGISTER_4_reg[13]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[23][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_23_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.488%)  route 0.150ns (51.512%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE                         0.000     0.000 r  IMEM/RAM_reg[23][1]/C
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[23][1]/Q
                         net (fo=3, routed)           0.150     0.291    IMEM/RAM_reg[23][1]
    SLICE_X4Y50          FDRE                                         r  IMEM/o_REGISTER_23_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.863    -0.808    IMEM/clk_out1
    SLICE_X4Y50          FDRE                                         r  IMEM/o_REGISTER_23_reg[1]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[4][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.218%)  route 0.138ns (45.782%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE                         0.000     0.000 r  IMEM/RAM_reg[4][3]/C
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IMEM/RAM_reg[4][3]/Q
                         net (fo=3, routed)           0.138     0.302    IMEM/RAM_reg[4][3]
    SLICE_X13Y40         FDRE                                         r  IMEM/o_REGISTER_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.835    -0.836    IMEM/clk_out1
    SLICE_X13Y40         FDRE                                         r  IMEM/o_REGISTER_4_reg[3]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[5][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.057%)  route 0.192ns (59.944%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE                         0.000     0.000 r  IMEM/RAM_reg[5][7]/C
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IMEM/RAM_reg[5][7]/Q
                         net (fo=2, routed)           0.192     0.320    IMEM/RAM_reg[5][7]
    SLICE_X10Y38         FDRE                                         r  IMEM/o_REGISTER_5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=263, routed)         0.834    -0.837    IMEM/clk_out1
    SLICE_X10Y38         FDRE                                         r  IMEM/o_REGISTER_5_reg[7]/C





