<div id="pf84" class="pf w0 h0" data-page-no="84"><div class="pc pc84 w0 h0"><img class="bi x13 y1609 we he1" alt="" src="bg84.png"/><div class="t m0 x13 h7 y15a ff3 fs4 fc0 sc0 ls0 ws0">CHAPTER<span class="_ _2"> </span>10.<span class="_ _22"> </span>EXTERNAL<span class="_ _2"> </span>INTERRUPTS</div><div class="t m0 x13 h7 y38 ff3 fs4 fc0 sc0 ls0 ws0">for<span class="_ _2"> </span>execution<span class="_ _2"> </span>is<span class="_ _2"> </span>the<span class="_ _2"> </span>ﬁrst<span class="_ _2"> </span>instruction<span class="_ _2"> </span>of<span class="_ _2"> </span>the<span class="_ _2"> </span>in<span class="_ _1"></span>terrupt<span class="_ _2"> </span>service<span class="_ _2"> </span>routine.</div><div class="t m0 x7d h7 y160a ff7 fs4 fc0 sc0 ls0 ws0">Algorithm<span class="_ _e"> </span>5:<span class="_ _f"> </span><span class="ff3">Adapting<span class="_ _f"> </span>the<span class="_ _f"> </span>CPU<span class="_ _f"> </span>instructions<span class="_ _f"> </span>execution<span class="_ _f"> </span>cycle<span class="_ _f"> </span>to<span class="_ _f"> </span>handle</span></div><div class="t m0 x7d h7 y160b ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _1"></span>terrupts.</div><div class="t m0 x32 h7 y160c ff18 fs7 fc0 sc0 ls0 ws0">1<span class="_ _f"> </span><span class="ff7 fs4">while<span class="_ _2"> </span><span class="ff8">T<span class="_ _8"></span>rue<span class="_ _a"> </span><span class="ff7">do</span></span></span></div><div class="t m0 x20 h7 y160d ff18 fs7 fc0 sc0 ls0 ws0">2<span class="_ _39"> </span><span class="ff3 fs4">//<span class="_ _2"> </span>Chec<span class="_ _1"></span>k<span class="_ _2"> </span>for<span class="_ _2"> </span>in<span class="_ _1"></span>terrupts</span></div><div class="t m0 x20 h7 y160e ff18 fs7 fc0 sc0 ls0 ws0">3<span class="_ _39"> </span><span class="ff7 fs4">if<span class="_ _3"> </span><span class="ff8">(<span class="ff5">interrupt<span class="_ _a"> </span>pin<span class="_ _d"> </span></span>=<span class="_ _d"> </span>‘1’)<span class="_ _d"> </span></span>and<span class="_ _2"> </span><span class="ff8">(<span class="ff5">interrupts<span class="_ _a"> </span>enabled<span class="_ _d"> </span></span>=<span class="_ _d"> </span>‘1’)<span class="_ _d"> </span></span>then</span></div><div class="t m0 x20 h7 y160f ff18 fs7 fc0 sc0 ls0 ws0">4<span class="_ _ca"> </span><span class="ff3 fs4">//<span class="_ _2"> </span>In<span class="_ _1"></span>v<span class="_ _1"></span>ok<span class="_ _1"></span>e<span class="_ _2"> </span>the<span class="_ _2"> </span>ISR</span></div><div class="t m0 x20 h7 y1610 ff18 fs7 fc0 sc0 ls0 ws0">5<span class="_ _ca"> </span><span class="ff5 fs4">SAVED<span class="_ _d"> </span>PC<span class="_ _2"> </span><span class="ff4">←<span class="_ _2"> </span></span>PC<span class="_ _2"> </span><span class="ff3">;</span></span></div><div class="t m0 x20 h7 y1611 ff18 fs7 fc0 sc0 ls0 ws0">6<span class="_ _ca"> </span><span class="ff5 fs4">PC<span class="_ _2"> </span><span class="ff4">←<span class="_ _2"> </span></span>ISR<span class="_ _d"> </span>ADDRESS<span class="ff3">;</span></span></div><div class="t m0 x20 h7 y1612 ff18 fs7 fc0 sc0 ls0 ws0">7<span class="_ _ca"> </span><span class="ff5 fs4">interrupts<span class="_ _d"> </span>enabled<span class="_ _2"> </span><span class="ff4">←<span class="_ _2"> </span><span class="ff3">‘0’;</span></span></span></div><div class="t m0 x20 h7 y1613 ff18 fs7 fc0 sc0 ls0 ws0">8<span class="_ _39"> </span><span class="ff7 fs4">end</span></div><div class="t m0 x20 h7 y1614 ff18 fs7 fc0 sc0 ls0 ws0">9<span class="_ _39"> </span><span class="ff3 fs4">//<span class="_ _2"> </span>F<span class="_ _7"></span>etc<span class="_ _1"></span>h<span class="_ _2"> </span>instruction<span class="_ _2"> </span>and<span class="_ _2"> </span>up<span class="_ _4"></span>date<span class="_ _5"> </span>PC</span></div><div class="t m0 xb8 h7 y1615 ff18 fs7 fc0 sc0 ls0 ws0">10<span class="_ _39"> </span><span class="ff5 fs4">IR<span class="_ _2"> </span><span class="ff4">←<span class="_ _2"> </span><span class="ff3">MainMemory[</span></span>PC<span class="ff3">]<span class="_ _2"> </span>;</span></span></div><div class="t m0 xb8 h7 y1616 ff18 fs7 fc0 sc0 ls0 ws0">11<span class="_ _39"> </span><span class="ff5 fs4">PC<span class="_ _2"> </span><span class="ff4">←<span class="_ _2"> </span></span>PC<span class="ff3">+4;</span></span></div><div class="t m0 xb8 h7 y1617 ff18 fs7 fc0 sc0 ls0 ws0">12<span class="_ _39"> </span><span class="ff3 fs4">ExecuteInstruction(<span class="ff5">IR</span>);</span></div><div class="t m0 x13 h7 y1618 ff18 fs7 fc0 sc0 ls0 ws0">13<span class="_ _f"> </span><span class="ff7 fs4">end</span></div><div class="t m0 x14 h7 y1619 ff3 fs4 fc0 sc0 ls0 ws0">Notice<span class="_ _c"> </span>that<span class="_ _c"> </span>the<span class="_ _c"> </span>pseudo-co<span class="_ _4"></span>de<span class="_ _c"> </span>in<span class="_ _c"> </span>Algorithm<span class="_ _c"> </span>5<span class="_ _c"> </span>disables<span class="_ _f"> </span>in<span class="_ _1"></span>terruptions<span class="_ _c"> </span>whenever<span class="_ _3"> </span>it</div><div class="t m0 x13 h7 y161a ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _1"></span>v<span class="_ _1"></span>ok<span class="_ _1"></span>es an<span class="_ _12"> </span>interrupt<span class="_ _12"> </span>service routine.<span class="_ _3"> </span>This is<span class="_ _12"> </span>p<span class="_ _4"></span>erformed<span class="_ _13"> </span>so<span class="_ _13"> </span>the in<span class="_ _8"></span>terrupt service<span class="_ _12"> </span>routine</div><div class="t m0 x13 h7 y161b ff3 fs4 fc0 sc0 ls0 ws0">has<span class="_ _5"> </span>a<span class="_ _5"> </span>c<span class="_ _1"></span>hance<span class="_ _5"> </span>to<span class="_ _5"> </span>sa<span class="_ _1"></span>v<span class="_ _1"></span>e<span class="_ _5"> </span>all<span class="_ _5"> </span>the<span class="_ _5"> </span>imp<span class="_ _4"></span>ortan<span class="_ _8"></span>t<span class="_ _5"> </span>context (including<span class="_ _5"> </span>the<span class="_ _5"> </span>conten<span class="_ _8"></span>ts<span class="_ _5"> </span>of<span class="_ _5"> </span>the<span class="_ _5"> </span><span class="ff5">SAVED<span class="_ _d"> </span>-</span></div><div class="t m0 x13 h7 y161c ff5 fs4 fc0 sc0 ls0 ws0">PC<span class="ff3">) b<span class="_ _4"></span>efore the CPU redirects the execution ﬂo<span class="_ _8"></span>w<span class="_ _5"> </span>to handle a new interrupt.<span class="_ _a"> </span>Moreov<span class="_ _8"></span>er,</span></div><div class="t m0 x13 h7 y161d ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _2"> </span>some<span class="_ _d"> </span>systems,<span class="_ _d"> </span>the<span class="_ _d"> </span>interrupt<span class="_ _2"> </span>service<span class="_ _2"> </span>routine<span class="_ _d"> </span>is<span class="_ _d"> </span>resp<span class="_ _4"></span>onsible<span class="_ _2"> </span>for<span class="_ _2"> </span>interacting<span class="_ _2"> </span>with<span class="_ _d"> </span>the</div><div class="t m0 x13 h7 y161e ff3 fs4 fc0 sc0 ls0 ws0">p<span class="_ _4"></span>eripheral<span class="_ _c"> </span>so<span class="_ _f"> </span>it<span class="_ _f"> </span>stops<span class="_ _f"> </span>signaling<span class="_ _f"> </span>the<span class="_ _f"> </span>interrupt<span class="_ _c"> </span>pin.<span class="_ _31"> </span>In<span class="_ _f"> </span>these<span class="_ _f"> </span>cases,<span class="_ _11"> </span>the<span class="_ _11"> </span>CPU<span class="_ _f"> </span>m<span class="_ _1"></span>ust</div><div class="t m0 x13 h7 y161f ff3 fs4 fc0 sc0 ls0 ws0">ignore<span class="_ _3"> </span>the<span class="_ _c"> </span><span class="ff5">interrupt<span class="_ _a"> </span>pin<span class="_ _c"> </span></span>un<span class="_ _1"></span>til<span class="_ _3"> </span>the<span class="_ _c"> </span>p<span class="_ _4"></span>eripheral<span class="_ _3"> </span>stops<span class="_ _c"> </span>signaling<span class="_ _c"> </span>the<span class="_ _c"> </span><span class="ff5">interrupt<span class="_ _d"> </span>pin</span>.</div><div class="t m0 x13 h7 y1620 ff3 fs4 fc0 sc0 ls0 ws0">Once<span class="_ _3"> </span>it<span class="_ _3"> </span>is<span class="_ _3"> </span>safe<span class="_ _a"> </span>to<span class="_ _3"> </span>handle<span class="_ _3"> </span>new<span class="_ _3"> </span>interrupts,<span class="_ _3"> </span>the<span class="_ _3"> </span>interrupt<span class="_ _a"> </span>service<span class="_ _3"> </span>routine<span class="_ _3"> </span>may<span class="_ _a"> </span>set<span class="_ _3"> </span>the</div><div class="t m0 x13 h7 y1621 ff5 fs4 fc0 sc0 ls0 ws0">interrupts<span class="_ _d"> </span>enabled<span class="_ _2"> </span><span class="ff3">register<span class="_ _2"> </span>so<span class="_ _2"> </span>the<span class="_ _2"> </span>CPU<span class="_ _2"> </span>may<span class="_ _5"> </span>handle<span class="_ _2"> </span>new<span class="_ _2"> </span>interrupts.</span></div><div class="t m0 x14 h7 y1622 ff7 fs4 fc0 sc0 ls0 ws0">NOTE:<span class="_ _1a"> </span><span class="ff3">CPUs<span class="_ _13"> </span>usually disable in<span class="_ _8"></span>terrupts on p<span class="_ _4"></span>o<span class="_ _8"></span>wer-up to<span class="_ _13"> </span>allo<span class="_ _1"></span>w the bo<span class="_ _4"></span>ot soft-</span></div><div class="t m0 x14 h7 y1623 ff3 fs4 fc0 sc0 ls0 ws0">w<span class="_ _1"></span>are to conﬁgure the hardware and register the prop<span class="_ _4"></span>er ISRs before the<span class="_ _5"> </span>system</div><div class="t m0 x14 h7 y1624 ff3 fs4 fc0 sc0 ls0 ws0">tries<span class="_ _2"> </span>to<span class="_ _2"> </span>handle<span class="_ _2"> </span>in<span class="_ _1"></span>terruptions.</div><div class="t m0 x13 ha y1625 ff6 fs6 fc0 sc0 ls0 ws0">10.2.2<span class="_ _17"> </span>In<span class="_ _8"></span>voking<span class="_ _3"> </span>the<span class="_ _c"> </span>prop<span class="_ _4"></span>er<span class="_ _c"> </span>in<span class="_ _8"></span>terrupt<span class="_ _c"> </span>service<span class="_ _c"> </span>routine</div><div class="t m0 x13 h7 y1626 ff3 fs4 fc0 sc0 ls0 ws0">A<span class="_ _a"> </span>computing<span class="_ _3"> </span>system<span class="_ _a"> </span>may<span class="_ _d"> </span>contain<span class="_ _a"> </span>several<span class="_ _d"> </span>p<span class="_ _4"></span>eripherals<span class="_ _a"> </span>that<span class="_ _3"> </span>ma<span class="_ _1"></span>y<span class="_ _a"> </span>interrupt<span class="_ _a"> </span>the<span class="_ _a"> </span>CPU.</div><div class="t m0 x13 h7 y1627 ff3 fs4 fc0 sc0 ls0 ws0">Also,<span class="_ _a"> </span>each<span class="_ _d"> </span>p<span class="_ _4"></span>eripheral<span class="_ _d"> </span>usually<span class="_ _a"> </span>requires<span class="_ _d"> </span>a<span class="_ _a"> </span>sp<span class="_ _4"></span>ecialized<span class="_ _d"> </span>routine<span class="_ _a"> </span>to<span class="_ _a"> </span>handle<span class="_ _a"> </span>its<span class="_ _d"> </span>interrupts.</div><div class="t m0 x13 h7 y1628 ff3 fs4 fc0 sc0 ls0 ws0">F<span class="_ _7"></span>or<span class="_ _c"> </span>example,<span class="_ _f"> </span>a<span class="_ _c"> </span>keypad<span class="_ _c"> </span>con<span class="_ _8"></span>troller<span class="_ _f"> </span>ma<span class="_ _1"></span>y<span class="_ _c"> </span>require<span class="_ _c"> </span>a<span class="_ _c"> </span>routine<span class="_ _c"> </span>that<span class="_ _f"> </span>adds<span class="_ _c"> </span>the<span class="_ _c"> </span>v<span class="_ _8"></span>alue<span class="_ _c"> </span>from</div><div class="t m0 x13 h7 y1629 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>data<span class="_ _d"> </span>register<span class="_ _d"> </span>into<span class="_ _2"> </span>a<span class="_ _2"> </span>queue<span class="_ _d"> </span>on<span class="_ _d"> </span>the<span class="_ _d"> </span>main<span class="_ _2"> </span>memory<span class="_ _d"> </span>while<span class="_ _d"> </span>a<span class="_ _d"> </span>p<span class="_ _4"></span>oin<span class="_ _8"></span>ting<span class="_ _d"> </span>device<span class="_ _2"> </span>(mouse)</div><div class="t m0 x13 h7 y162a ff3 fs4 fc0 sc0 ls0 ws0">con<span class="_ _1"></span>troller may need<span class="_ _5"> </span>another<span class="_ _5"> </span>action.<span class="_ _3"> </span>As<span class="_ _5"> </span>a<span class="_ _5"> </span>consequence,<span class="_ _5"> </span>whenever an interrupt o<span class="_ _4"></span>ccurs,</div><div class="t m0 x13 h7 y162b ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _a"> </span>system<span class="_ _3"> </span>has<span class="_ _3"> </span>to<span class="_ _3"> </span>p<span class="_ _4"></span>erform<span class="_ _a"> </span>tw<span class="_ _8"></span>o<span class="_ _3"> </span>tasks:<span class="_ _1b"> </span>(i)<span class="_ _3"> </span>iden<span class="_ _8"></span>tify<span class="_ _3"> </span>which<span class="_ _a"> </span>p<span class="_ _4"></span>eripheral<span class="_ _a"> </span>interrupted<span class="_ _a"> </span>the</div><div class="t m0 x13 h7 y162c ff3 fs4 fc0 sc0 ls0 ws0">CPU,<span class="_ _2"> </span>and<span class="_ _2"> </span>(ii)<span class="_ _2"> </span>in<span class="_ _1"></span>v<span class="_ _1"></span>ok<span class="_ _1"></span>e<span class="_ _2"> </span>the<span class="_ _2"> </span>prop<span class="_ _4"></span>er<span class="_ _5"> </span>routine<span class="_ _2"> </span>to<span class="_ _2"> </span>handle<span class="_ _2"> </span>the<span class="_ _2"> </span>interrupt.</div><div class="t m0 x14 h7 y162d ff3 fs4 fc0 sc0 ls0 ws0">Dep<span class="_ _4"></span>ending<span class="_ _f"> </span>on<span class="_ _11"> </span>the<span class="_ _f"> </span>system<span class="_ _11"> </span>architecture,<span class="_ _e"> </span>these<span class="_ _11"> </span>t<span class="_ _8"></span>wo<span class="_ _f"> </span>tasks<span class="_ _11"> </span>may<span class="_ _f"> </span>b<span class="_ _4"></span>e<span class="_ _f"> </span>p<span class="_ _4"></span>erformed<span class="_ _f"> </span>by</div><div class="t m0 x13 h7 y162e ff3 fs4 fc0 sc0 ls0 ws0">hardw<span class="_ _1"></span>are,<span class="_ _5"> </span>b<span class="_ _1"></span>y softw<span class="_ _8"></span>are,<span class="_ _5"> </span>or<span class="_ _5"> </span>by a combination of b<span class="_ _4"></span>oth.<span class="_ _3"> </span>In<span class="_ _5"> </span>fact,<span class="_ _5"> </span>there<span class="_ _5"> </span>are several wa<span class="_ _8"></span>ys<span class="_ _5"> </span>of</div><div class="t m0 x13 h7 y162f ff3 fs4 fc0 sc0 ls0 ws0">iden<span class="_ _1"></span>tifying<span class="_ _5"> </span>which p<span class="_ _4"></span>eripheral interrupted the<span class="_ _2"> </span>CPU<span class="_ _5"> </span>and<span class="_ _5"> </span>inv<span class="_ _8"></span>oking<span class="_ _5"> </span>the<span class="_ _5"> </span>prop<span class="_ _4"></span>er<span class="_ _5"> </span>routine<span class="_ _5"> </span>to</div><div class="t m0 x13 h7 y1630 ff3 fs4 fc0 sc0 ls0 ws0">handle<span class="_ _d"> </span>the<span class="_ _d"> </span>interrupt.<span class="_ _e"> </span>T<span class="_ _7"></span>o<span class="_ _a"> </span>discuss<span class="_ _d"> </span>the<span class="_ _d"> </span>main<span class="_ _a"> </span>trade-oﬀs,<span class="_ _a"> </span>w<span class="_ _1"></span>e<span class="_ _d"> </span>will<span class="_ _d"> </span>consider<span class="_ _a"> </span>three<span class="_ _d"> </span>distinct</div><div class="t m0 x13 h7 y1631 ff3 fs4 fc0 sc0 ls0 ws0">designs<span class="_ _2"> </span>that<span class="_ _2"> </span>w<span class="_ _1"></span>e<span class="_ _2"> </span>will<span class="_ _2"> </span>call:<span class="_ _3"> </span>SW-only<span class="_ _7"></span>,<span class="_ _2"> </span>SW/HW,<span class="_ _2"> </span>and<span class="_ _2"> </span>HW-only<span class="_ _7"></span>.</div><div class="t m0 x13 h7 y1632 ff7 fs4 fc0 sc0 ls0 ws0">SW-only<span class="_ _d"> </span>design</div><div class="t m0 x13 h7 y8be ff3 fs4 fc0 sc0 ls0 ws0">In<span class="_ _2"> </span>the<span class="_ _d"> </span>SW-only<span class="_ _2"> </span>design,<span class="_ _d"> </span>the<span class="_ _d"> </span>ISR<span class="_ _2"> </span>is<span class="_ _d"> </span>resp<span class="_ _4"></span>onsible<span class="_ _2"> </span>for<span class="_ _d"> </span>iden<span class="_ _1"></span>tifying<span class="_ _2"> </span>which<span class="_ _2"> </span>p<span class="_ _4"></span>eripheral<span class="_ _2"> </span>inter-</div><div class="t m0 x13 h7 ya33 ff3 fs4 fc0 sc0 ls0 ws0">rupted<span class="_ _3"> </span>the<span class="_ _3"> </span>CPU,<span class="_ _3"> </span>and<span class="_ _a"> </span>inv<span class="_ _8"></span>oking<span class="_ _3"> </span>the<span class="_ _3"> </span>prop<span class="_ _4"></span>er<span class="_ _3"> </span>routine<span class="_ _3"> </span>to<span class="_ _3"> </span>handle<span class="_ _3"> </span>the<span class="_ _a"> </span>interrupt.<span class="_ _b"> </span>In<span class="_ _3"> </span>this</div><div class="t m0 x13 h7 y680 ff3 fs4 fc0 sc0 ls0 ws0">approac<span class="_ _1"></span>h,<span class="_ _5"> </span>up<span class="_ _4"></span>on an<span class="_ _5"> </span>interrupt, the<span class="_ _5"> </span>CPU<span class="_ _5"> </span>inv<span class="_ _8"></span>okes a generic<span class="_ _5"> </span>ISR<span class="_ _5"> </span>that<span class="_ _5"> </span>must p<span class="_ _4"></span>erform b<span class="_ _4"></span>oth</div><div class="t m0 x13 h7 y681 ff3 fs4 fc0 sc0 ls0 ws0">tasks.<span class="_ _10"> </span>Since<span class="_ _3"> </span>there<span class="_ _3"> </span>is<span class="_ _a"> </span>no<span class="_ _3"> </span>hardware<span class="_ _a"> </span>supp<span class="_ _4"></span>ort<span class="_ _a"> </span>to<span class="_ _3"> </span>iden<span class="_ _1"></span>tify<span class="_ _a"> </span>which<span class="_ _a"> </span>p<span class="_ _4"></span>eripheral<span class="_ _a"> </span>interrupted</div><div class="t m0 x13 h7 y682 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>CPU,<span class="_ _d"> </span>the<span class="_ _2"> </span>ISR<span class="_ _d"> </span>ma<span class="_ _8"></span>y<span class="_ _d"> </span>hav<span class="_ _8"></span>e<span class="_ _2"> </span>to<span class="_ _d"> </span>interact<span class="_ _5"> </span>with<span class="_ _d"> </span>all<span class="_ _2"> </span>p<span class="_ _4"></span>eripherals<span class="_ _2"> </span>to<span class="_ _d"> </span>ﬁnd<span class="_ _2"> </span>out<span class="_ _d"> </span>whic<span class="_ _1"></span>h<span class="_ _2"> </span>one<span class="_ _d"> </span>is</div><div class="t m0 x13 h7 y683 ff3 fs4 fc0 sc0 ls0 ws0">requiring<span class="_ _a"> </span>the<span class="_ _a"> </span>CPU<span class="_ _3"> </span>atten<span class="_ _8"></span>tion.<span class="_ _2d"> </span>Once<span class="_ _3"> </span>the<span class="_ _a"> </span>ISR<span class="_ _a"> </span>ﬁnds<span class="_ _3"> </span>out<span class="_ _a"> </span>which<span class="_ _d"> </span>p<span class="_ _4"></span>eripheral<span class="_ _a"> </span>interrupted</div><div class="t m0 x13 h7 yea ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>CPU,<span class="_ _2"> </span>it<span class="_ _d"> </span>can<span class="_ _2"> </span>inv<span class="_ _8"></span>oke<span class="_ _5"> </span>the<span class="_ _d"> </span>proper<span class="_ _d"> </span>interrupt<span class="_ _5"> </span>service<span class="_ _2"> </span>routine<span class="_ _d"> </span>to<span class="_ _2"> </span>handle<span class="_ _2"> </span>the<span class="_ _d"> </span>p<span class="_ _4"></span>eripheral</div><div class="t m0 x13 h7 yeb ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _1"></span>terrupt.</div><div class="t m0 x14 h7 yec ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _12"> </span>main<span class="_ _13"> </span>adv<span class="_ _7"></span>antage<span class="_ _12"> </span>of<span class="_ _12"> </span>this approac<span class="_ _8"></span>h<span class="_ _12"> </span>is that<span class="_ _12"> </span>it<span class="_ _12"> </span>simpliﬁes<span class="_ _12"> </span>the CPU<span class="_ _12"> </span>hardw<span class="_ _8"></span>are design,</div><div class="t m0 x13 h7 y61 ff3 fs4 fc0 sc0 ls0 ws0">whic<span class="_ _1"></span>h<span class="_ _2"> </span>is<span class="_ _d"> </span>usually<span class="_ _d"> </span>an<span class="_ _d"> </span>imp<span class="_ _4"></span>ortan<span class="_ _8"></span>t<span class="_ _d"> </span>goal<span class="_ _2"> </span>since<span class="_ _d"> </span>hardware<span class="_ _2"> </span>bugs<span class="_ _2"> </span>are<span class="_ _d"> </span>hard<span class="_ _d"> </span>to<span class="_ _d"> </span>ﬁnd<span class="_ _2"> </span>and<span class="_ _d"> </span>do<span class="_ _d"> </span>not</div><div class="t m0 x43 h7 yc ff5 fs4 fc0 sc0 ls0 ws0">http://riscv-<span class="_ _4"></span>programming.org<span class="_ _2"> </span><span class="ff3">(V<span class="_ _7"></span>ersion:<span class="_ _c"> </span>August<span class="_ _5"> </span>26,<span class="_ _d"> </span>2021)<span class="_ _62"> </span>118</span></div><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:321.562000px;bottom:758.128000px;width:107.874000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf84" data-dest-detail='[132,"XYZ",151.007,569.347,null]'><div class="d m1" style="border-style:none;position:absolute;left:343.157000px;bottom:552.720000px;width:6.974000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:182.008000px;bottom:540.765000px;width:106.329000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:399.234000px;bottom:540.765000px;width:106.329000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:198.206000px;bottom:516.301000px;width:23.440000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:229.441000px;bottom:504.899000px;width:108.293000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:455.985000px;bottom:492.944000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:339.122000px;bottom:469.034000px;width:109.582000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:295.993000px;bottom:456.802000px;width:23.439000px;height:11.125000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:196.873000px;bottom:434.662000px;width:23.440000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:389.010000px;bottom:422.707000px;width:18.458000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:479.356000px;bottom:350.785000px;width:23.440000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,465.032,null]'><div class="d m1" style="border-style:none;position:absolute;left:300.176000px;bottom:314.366000px;width:62.288000px;height:11.956000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:135.067000px;bottom:278.501000px;width:23.440000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:328.793000px;bottom:243.189000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:256.981000px;bottom:175.529000px;width:18.459000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:186.062000px;bottom:163.574000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:280.643000px;bottom:151.619000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:380.885000px;bottom:151.619000px;width:18.458000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:152.361000px;bottom:127.709000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:197.327000px;bottom:127.709000px;width:18.459000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:195.932000px;bottom:115.753000px;width:23.440000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,474.995,null]'><div class="d m1" style="border-style:none;position:absolute;left:314.020000px;bottom:115.753000px;width:18.458000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:152.312000px;bottom:103.798000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:407.323000px;bottom:79.888000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:185.308000px;bottom:36.395000px;width:148.940000px;height:13.948000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
