Protel Design System Design Rule Check
PCB File : Q:\Alitium\PCB_design_manufacture_bag_tag\bag_alamr_v1.PcbDoc
Date     : 3/24/2018
Time     : 11:41:16 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=70mil) (Preferred=6.5mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=10mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=11.811mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R2-2(-286.898mil,-233.827mil) on Top Layer And Pad R2-1(-332.173mil,-233.827mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R8-2(-286.898mil,-289.16mil) on Top Layer And Pad R8-1(-332.173mil,-289.16mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R10-2(-286.898mil,-344.493mil) on Top Layer And Pad R10-1(-332.173mil,-344.493mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R11-2(-286.898mil,-399.827mil) on Top Layer And Pad R11-1(-332.173mil,-399.827mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.461mil < 10mil) Between Via (-241.173mil,-403.827mil) from Top Layer to Bottom Layer And Pad R11-2(-286.898mil,-399.827mil) on Top Layer [Top Solder] Mask Sliver [8.461mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R12-2(-403.173mil,-464.465mil) on Top Layer And Pad R12-1(-403.173mil,-419.189mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.689mil < 10mil) Between Via (-445.173mil,-455.827mil) from Top Layer to Bottom Layer And Pad R12-2(-403.173mil,-464.465mil) on Top Layer [Top Solder] Mask Sliver [7.689mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C6-2(-287.024mil,-493.827mil) on Top Layer And Pad C6-1(-340.173mil,-493.827mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.815mil < 10mil) Between Via (-344.173mil,-445.827mil) from Top Layer to Bottom Layer And Pad C6-1(-340.173mil,-493.827mil) on Top Layer [Top Solder] Mask Sliver [5.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Pad U2-15(-211.173mil,-705.827mil) on Top Layer And Pad U2-16(-186.173mil,-705.827mil) on Top Layer [Top Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad U2-14(-237.173mil,-705.827mil) on Top Layer And Pad U2-15(-211.173mil,-705.827mil) on Top Layer [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Pad U2-13(-262.173mil,-705.827mil) on Top Layer And Pad U2-14(-237.173mil,-705.827mil) on Top Layer [Top Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Pad U2-11(-300.173mil,-642.827mil) on Top Layer And Pad U2-12(-300.173mil,-667.827mil) on Top Layer [Top Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad U2-10(-300.173mil,-616.827mil) on Top Layer And Pad U2-11(-300.173mil,-642.827mil) on Top Layer [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Pad U2-9(-300.173mil,-591.827mil) on Top Layer And Pad U2-10(-300.173mil,-616.827mil) on Top Layer [Top Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.5mil < 10mil) Between Via (-317.173mil,-562.827mil) from Top Layer to Bottom Layer And Pad U2-9(-300.173mil,-591.827mil) on Top Layer [Top Solder] Mask Sliver [0.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Pad U2-7(-237.173mil,-553.827mil) on Top Layer And Pad U2-8(-262.173mil,-553.827mil) on Top Layer [Top Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad U2-6(-211.173mil,-553.827mil) on Top Layer And Pad U2-7(-237.173mil,-553.827mil) on Top Layer [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Pad U2-5(-186.173mil,-553.827mil) on Top Layer And Pad U2-6(-211.173mil,-553.827mil) on Top Layer [Top Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Pad U2-3(-148.173mil,-616.827mil) on Top Layer And Pad U2-4(-148.173mil,-591.827mil) on Top Layer [Top Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad U2-2(-148.173mil,-642.827mil) on Top Layer And Pad U2-3(-148.173mil,-616.827mil) on Top Layer [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.704mil < 10mil) Between Via (-112.173mil,-639.827mil) from Top Layer to Bottom Layer And Pad U2-3(-148.173mil,-616.827mil) on Top Layer [Top Solder] Mask Sliver [3.704mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Pad U2-1(-148.173mil,-667.827mil) on Top Layer And Pad U2-2(-148.173mil,-642.827mil) on Top Layer [Top Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.971mil < 10mil) Between Via (-111.173mil,-687.827mil) from Top Layer to Bottom Layer And Pad U2-1(-148.173mil,-667.827mil) on Top Layer [Top Solder] Mask Sliver [2.971mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.956mil < 10mil) Between Via (-112.173mil,-639.827mil) from Top Layer to Bottom Layer And Pad U2-1(-148.173mil,-667.827mil) on Top Layer [Top Solder] Mask Sliver [6.956mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C7-2(-364.173mil,-612.976mil) on Top Layer And Pad C7-1(-364.173mil,-559.827mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.815mil < 10mil) Between Via (-317.173mil,-562.827mil) from Top Layer to Bottom Layer And Pad C7-1(-364.173mil,-559.827mil) on Top Layer [Top Solder] Mask Sliver [4.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R6-1(-182.173mil,-506.827mil) on Top Layer And Pad R6-2(-227.449mil,-506.827mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.736mil < 10mil) Between Via (-141.173mil,-508.827mil) from Top Layer to Bottom Layer And Pad R6-1(-182.173mil,-506.827mil) on Top Layer [Top Solder] Mask Sliver [3.736mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R5-1(-172.173mil,-799.465mil) on Top Layer And Pad R5-2(-172.173mil,-754.189mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C5-2(-242.677mil,-769.827mil) on Top Layer And Pad C5-1(-305.669mil,-769.827mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.941mil < 10mil) Between Via (-333.173mil,-713.827mil) from Top Layer to Bottom Layer And Pad C5-1(-305.669mil,-769.827mil) on Top Layer [Top Solder] Mask Sliver [5.941mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C8-2(-378.173mil,-684.252mil) on Top Layer And Pad C8-1(-378.173mil,-737.402mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.896mil < 10mil) Between Via (-333.173mil,-713.827mil) from Top Layer to Bottom Layer And Pad C8-1(-378.173mil,-737.402mil) on Top Layer [Top Solder] Mask Sliver [2.896mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.218mil < 10mil) Between Via (-333.173mil,-713.827mil) from Top Layer to Bottom Layer And Pad C8-2(-378.173mil,-684.252mil) on Top Layer [Top Solder] Mask Sliver [4.217mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R3-2(-523.173mil,-739.189mil) on Top Layer And Pad R3-1(-523.173mil,-784.465mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R1-2(-716.811mil,-745.827mil) on Top Layer And Pad R1-1(-671.535mil,-745.827mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C2-1(-787.598mil,-555.827mil) on Top Layer And Pad C2-2(-840.748mil,-555.827mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad U1-2(-855.173mil,-635.827mil) on Top Layer And Pad U1-1(-855.173mil,-609.827mil) on Top Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad U1-3(-855.173mil,-661.827mil) on Top Layer And Pad U1-2(-855.173mil,-635.827mil) on Top Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad U1-5(-773.173mil,-635.827mil) on Top Layer And Pad U1-4(-773.173mil,-661.827mil) on Top Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad U1-6(-773.173mil,-609.827mil) on Top Layer And Pad U1-5(-773.173mil,-635.827mil) on Top Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R4-1(-914.173mil,-738.465mil) on Top Layer And Pad R4-2(-914.173mil,-693.189mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.413mil < 10mil) Between Via (-1018.173mil,-584.827mil) from Top Layer to Bottom Layer And Pad Q2-2(-1015.48mil,-542.228mil) on Top Layer [Top Solder] Mask Sliver [0.413mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.228mil < 10mil) Between Pad Q1-1(-900.173mil,-49.827mil) on Top Layer And Pad L5-2(-920.173mil,-143.827mil) on Top Layer [Top Solder] Mask Sliver [9.228mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.413mil < 10mil) Between Via (-796.173mil,-231.827mil) from Top Layer to Bottom Layer And Pad L5-2(-920.173mil,-143.827mil) on Top Layer [Top Solder] Mask Sliver [8.413mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C10-2(-562.669mil,305.173mil) on Top Layer And Pad C10-1(-499.677mil,305.173mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.806mil < 10mil) Between Via (-445.173mil,341.173mil) from Top Layer to Bottom Layer And Pad C10-1(-499.677mil,305.173mil) on Top Layer [Top Solder] Mask Sliver [6.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.913mil < 10mil) Between Pad R9-2(-488.173mil,-96.827mil) on Top Layer And Pad C16-1(-521.173mil,-148.331mil) on Top Layer [Top Solder] Mask Sliver [7.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad C16-2(-521.173mil,-211.323mil) on Top Layer And Pad C16-1(-521.173mil,-148.331mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.913mil < 10mil) Between Pad R9-1(-527.543mil,-96.827mil) on Top Layer And Pad C16-1(-521.173mil,-148.331mil) on Top Layer [Top Solder] Mask Sliver [7.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.347mil < 10mil) Between Via (-565.173mil,-93.827mil) from Top Layer to Bottom Layer And Pad C16-1(-521.173mil,-148.331mil) on Top Layer [Top Solder] Mask Sliver [9.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.941mil < 10mil) Between Via (-462.173mil,-147.827mil) from Top Layer to Bottom Layer And Pad C16-1(-521.173mil,-148.331mil) on Top Layer [Top Solder] Mask Sliver [8.941mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.941mil < 10mil) Between Via (-462.173mil,-201.827mil) from Top Layer to Bottom Layer And Pad C16-2(-521.173mil,-211.323mil) on Top Layer [Top Solder] Mask Sliver [8.941mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C19-2(-617.598mil,-105.827mil) on Top Layer And Pad C19-1(-670.748mil,-105.827mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.815mil < 10mil) Between Via (-680.173mil,-56.827mil) from Top Layer to Bottom Layer And Pad C19-1(-670.748mil,-105.827mil) on Top Layer [Top Solder] Mask Sliver [6.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C20-2(-733.173mil,-163.402mil) on Top Layer And Pad C20-1(-733.173mil,-110.252mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.697mil < 10mil) Between Via (-586.173mil,-718.827mil) from Top Layer to Bottom Layer And Pad D2-2(-582.228mil,-670.882mil) on Top Layer [Top Solder] Mask Sliver [9.697mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad 2-2(-595.024mil,-214.071mil) on Top Layer And Pad 2-3(-595.024mil,-169.583mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad 2-1(-651.323mil,-214.071mil) on Top Layer And Pad 2-4(-651.323mil,-169.583mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad 1-2(-476.874mil,-51.827mil) on Top Layer And Pad 1-3(-476.874mil,-7.339mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad 1-1(-533.173mil,-51.827mil) on Top Layer And Pad 1-4(-533.173mil,-7.339mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.677mil < 10mil) Between Via (-576.173mil,27.173mil) from Top Layer to Bottom Layer And Pad 1-4(-533.173mil,-7.339mil) on Top Layer [Top Solder] Mask Sliver [7.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.275mil < 10mil) Between Via (-565.173mil,-93.827mil) from Top Layer to Bottom Layer And Pad 1-1(-533.173mil,-51.827mil) on Top Layer [Top Solder] Mask Sliver [6.275mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C1-1(-787.598mil,-485.827mil) on Top Layer And Pad C1-2(-840.748mil,-485.827mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.815mil < 10mil) Between Via (-792.173mil,-442.827mil) from Top Layer to Bottom Layer And Pad C1-1(-787.598mil,-485.827mil) on Top Layer [Top Solder] Mask Sliver [0.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.419mil < 10mil) Between Via (-554.173mil,-477.827mil) from Top Layer to Bottom Layer And Pad U4-19(-535.457mil,-436.63mil) on Top Layer [Top Solder] Mask Sliver [7.419mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.982mil < 10mil) Between Via (-554.173mil,-477.827mil) from Top Layer to Bottom Layer And Pad U4-18(-553.173mil,-436.63mil) on Top Layer [Top Solder] Mask Sliver [1.982mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.387mil < 10mil) Between Via (-554.173mil,-477.827mil) from Top Layer to Bottom Layer And Pad U4-17(-570.89mil,-436.63mil) on Top Layer [Top Solder] Mask Sliver [6.387mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Pad C18-2(-416.173mil,-12.457mil) on Top Layer And Pad C18-1(-416.173mil,-51.827mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.5mil < 10mil) Between Via (-377.173mil,-50.827mil) from Top Layer to Bottom Layer And Pad C18-1(-416.173mil,-51.827mil) on Top Layer [Top Solder] Mask Sliver [6.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Pad C17-2(-600.173mil,-12.457mil) on Top Layer And Pad C17-1(-600.173mil,-51.827mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.699mil < 10mil) Between Via (-576.173mil,27.173mil) from Top Layer to Bottom Layer And Pad C17-2(-600.173mil,-12.457mil) on Top Layer [Top Solder] Mask Sliver [6.699mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.479mil < 10mil) Between Pad U3-20(-552.543mil,208.173mil) on Top Layer And Pad C9-1(-585.173mil,247.173mil) on Top Layer [Top Solder] Mask Sliver [8.479mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Pad C9-2(-624.543mil,247.173mil) on Top Layer And Pad C9-1(-585.173mil,247.173mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.206mil < 10mil) Between Via (-660.173mil,275.173mil) from Top Layer to Bottom Layer And Pad C9-2(-624.543mil,247.173mil) on Top Layer [Top Solder] Mask Sliver [5.206mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C15-1(-270.732mil,23.614mil) on Top Layer And Pad C14-1(-270.732mil,58.614mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Pad C14-2(-310.102mil,58.614mil) on Top Layer And Pad C14-1(-270.732mil,58.614mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.464mil < 10mil) Between Pad C15-2(-310.102mil,23.614mil) on Top Layer And Pad C14-1(-270.732mil,58.614mil) on Top Layer [Top Solder] Mask Sliver [9.464mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.464mil < 10mil) Between Pad C15-1(-270.732mil,23.614mil) on Top Layer And Pad C14-2(-310.102mil,58.614mil) on Top Layer [Top Solder] Mask Sliver [9.464mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad L4-1(-350.102mil,64.244mil) on Top Layer And Pad C14-2(-310.102mil,58.614mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C15-2(-310.102mil,23.614mil) on Top Layer And Pad C14-2(-310.102mil,58.614mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Pad C15-2(-310.102mil,23.614mil) on Top Layer And Pad C15-1(-270.732mil,23.614mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.941mil < 10mil) Between Via (-277.173mil,-15.827mil) from Top Layer to Bottom Layer And Pad C15-1(-270.732mil,23.614mil) on Top Layer [Top Solder] Mask Sliver [6.941mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Pad C13-2(-225.102mil,149.874mil) on Top Layer And Pad C13-1(-225.102mil,189.244mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.56mil < 10mil) Between Via (-266.158mil,132.851mil) from Top Layer to Bottom Layer And Pad C13-2(-225.102mil,149.874mil) on Top Layer [Top Solder] Mask Sliver [8.56mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.13mil < 10mil) Between Via (-188.472mil,134.618mil) from Top Layer to Bottom Layer And Pad C13-2(-225.102mil,149.874mil) on Top Layer [Top Solder] Mask Sliver [4.13mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.701mil < 10mil) Between Via (-228.173mil,114.173mil) from Top Layer to Bottom Layer And Pad C13-2(-225.102mil,149.874mil) on Top Layer [Top Solder] Mask Sliver [0.701mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Pad C12-2(-305.102mil,189.244mil) on Top Layer And Pad C12-1(-265.732mil,189.244mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad L2-2(-345.102mil,189.244mil) on Top Layer And Pad C12-2(-305.102mil,189.244mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Pad L3-2(-385.102mil,109.244mil) on Top Layer And Pad L3-1(-385.102mil,148.614mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad L4-2(-350.102mil,103.614mil) on Top Layer And Pad L3-2(-385.102mil,109.244mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Pad L4-2(-350.102mil,103.614mil) on Top Layer And Pad L4-1(-350.102mil,64.244mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Pad L2-2(-345.102mil,189.244mil) on Top Layer And Pad L2-1(-384.472mil,189.244mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Pad R9-2(-488.173mil,-96.827mil) on Top Layer And Pad R9-1(-527.543mil,-96.827mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Via (-565.173mil,-93.827mil) from Top Layer to Bottom Layer And Pad R9-1(-527.543mil,-96.827mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Pad R7-2(-430.102mil,298.614mil) on Top Layer And Pad R7-1(-430.102mil,259.244mil) on Top Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.581mil < 10mil) Between Via (-445.173mil,341.173mil) from Top Layer to Bottom Layer And Pad R7-2(-430.102mil,298.614mil) on Top Layer [Top Solder] Mask Sliver [7.581mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.955mil < 10mil) Between Pad U3-20(-552.543mil,208.173mil) on Top Layer And Pad U3-1(-588.102mil,173.614mil) on Top Layer [Top Solder] Mask Sliver [7.955mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-2(-588.102mil,153.929mil) on Top Layer And Pad U3-1(-588.102mil,173.614mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-3(-588.102mil,134.244mil) on Top Layer And Pad U3-2(-588.102mil,153.929mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.893mil < 10mil) Between Via (-539.173mil,155.173mil) from Top Layer to Bottom Layer And Pad U3-2(-588.102mil,153.929mil) on Top Layer [Top Solder] Mask Sliver [9.893mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-4(-588.102mil,114.559mil) on Top Layer And Pad U3-3(-588.102mil,134.244mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-5(-588.102mil,94.874mil) on Top Layer And Pad U3-4(-588.102mil,114.559mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.63mil < 10mil) Between Pad U3-6(-552.543mil,59.315mil) on Top Layer And Pad U3-5(-588.102mil,94.874mil) on Top Layer [Top Solder] Mask Sliver [8.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-7(-532.858mil,59.315mil) on Top Layer And Pad U3-6(-552.543mil,59.315mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.237mil < 10mil) Between Via (-576.173mil,27.173mil) from Top Layer to Bottom Layer And Pad U3-6(-552.543mil,59.315mil) on Top Layer [Top Solder] Mask Sliver [0.237mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-8(-513.173mil,59.315mil) on Top Layer And Pad U3-7(-532.858mil,59.315mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-9(-493.488mil,59.315mil) on Top Layer And Pad U3-8(-513.173mil,59.315mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-10(-473.803mil,59.315mil) on Top Layer And Pad U3-9(-493.488mil,59.315mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.63mil < 10mil) Between Pad U3-11(-438.244mil,94.874mil) on Top Layer And Pad U3-10(-473.803mil,59.315mil) on Top Layer [Top Solder] Mask Sliver [8.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-12(-438.244mil,114.559mil) on Top Layer And Pad U3-11(-438.244mil,94.874mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-13(-438.244mil,134.244mil) on Top Layer And Pad U3-12(-438.244mil,114.559mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-14(-438.244mil,153.929mil) on Top Layer And Pad U3-13(-438.244mil,134.244mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-15(-438.244mil,173.614mil) on Top Layer And Pad U3-14(-438.244mil,153.929mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.955mil < 10mil) Between Pad U3-16(-473.803mil,208.173mil) on Top Layer And Pad U3-15(-438.244mil,173.614mil) on Top Layer [Top Solder] Mask Sliver [7.955mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-17(-493.488mil,208.173mil) on Top Layer And Pad U3-16(-473.803mil,208.173mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-18(-513.173mil,208.173mil) on Top Layer And Pad U3-17(-493.488mil,208.173mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-19(-532.858mil,208.173mil) on Top Layer And Pad U3-18(-513.173mil,208.173mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
Rule Violations :119

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.904mil < 10mil) Between Arc (-814.173mil,-593.855mil) on Top Overlay And Pad U1-1(-855.173mil,-609.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (-1043.039mil,-433.961mil) on Top Overlay And Pad Q2-1(-1015.48mil,-467.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (-244.732mil,-319.299mil)(-227.173mil,-319.299mil) on Top Overlay And Pad D1-2(-217.173mil,-293.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (-207.173mil,-319.299mil)(-189.614mil,-319.299mil) on Top Overlay And Pad D1-2(-217.173mil,-293.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (-227.173mil,-324.299mil)(-227.173mil,-319.299mil) on Top Overlay And Pad D1-2(-217.173mil,-293.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (-207.173mil,-324.299mil)(-207.173mil,-319.299mil) on Top Overlay And Pad D1-2(-217.173mil,-293.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (-244.732mil,-323.354mil)(-244.732mil,-204.299mil) on Top Overlay And Pad D1-2(-217.173mil,-293.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (-189.614mil,-323.354mil)(-189.614mil,-204.299mil) on Top Overlay And Pad D1-2(-217.173mil,-293.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-217.173mil,-271.189mil)(-207.331mil,-257.409mil) on Top Overlay And Pad D1-2(-217.173mil,-293.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-217.173mil,-271.189mil)(-208.315mil,-271.189mil) on Top Overlay And Pad D1-2(-217.173mil,-293.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-226.031mil,-271.189mil)(-217.173mil,-271.189mil) on Top Overlay And Pad D1-2(-217.173mil,-293.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-227.016mil,-257.409mil)(-217.173mil,-271.189mil) on Top Overlay And Pad D1-2(-217.173mil,-293.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (-244.732mil,-323.354mil)(-244.732mil,-204.299mil) on Top Overlay And Pad D1-1(-217.173mil,-234.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (-189.614mil,-323.354mil)(-189.614mil,-204.299mil) on Top Overlay And Pad D1-1(-217.173mil,-234.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-217.173mil,-271.189mil)(-207.331mil,-257.409mil) on Top Overlay And Pad D1-1(-217.173mil,-234.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-217.173mil,-257.409mil)(-207.331mil,-257.409mil) on Top Overlay And Pad D1-1(-217.173mil,-234.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-227.016mil,-257.409mil)(-217.173mil,-257.409mil) on Top Overlay And Pad D1-1(-217.173mil,-234.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-227.016mil,-257.409mil)(-217.173mil,-271.189mil) on Top Overlay And Pad D1-1(-217.173mil,-234.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-354.535mil,-218.827mil)(-354.535mil,-213.827mil) on Top Overlay And Pad R2-1(-332.173mil,-233.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-309.535mil,-253.827mil)(-309.535mil,-213.827mil) on Top Overlay And Pad R2-1(-332.173mil,-233.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-354.535mil,-253.827mil)(-354.535mil,-248.827mil) on Top Overlay And Pad R2-1(-332.173mil,-233.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-354.535mil,-253.827mil)(-264.535mil,-253.827mil) on Top Overlay And Pad R2-1(-332.173mil,-233.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-354.535mil,-213.827mil)(-264.535mil,-213.827mil) on Top Overlay And Pad R2-1(-332.173mil,-233.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-264.535mil,-218.827mil)(-264.535mil,-213.827mil) on Top Overlay And Pad R2-2(-286.898mil,-233.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-309.535mil,-253.827mil)(-309.535mil,-213.827mil) on Top Overlay And Pad R2-2(-286.898mil,-233.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-264.535mil,-253.827mil)(-264.535mil,-248.827mil) on Top Overlay And Pad R2-2(-286.898mil,-233.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-354.535mil,-253.827mil)(-264.535mil,-253.827mil) on Top Overlay And Pad R2-2(-286.898mil,-233.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-354.535mil,-213.827mil)(-264.535mil,-213.827mil) on Top Overlay And Pad R2-2(-286.898mil,-233.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-309.535mil,-309.16mil)(-309.535mil,-269.16mil) on Top Overlay And Pad R8-1(-332.173mil,-289.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-354.535mil,-274.16mil)(-354.535mil,-269.16mil) on Top Overlay And Pad R8-1(-332.173mil,-289.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-354.535mil,-309.16mil)(-354.535mil,-304.16mil) on Top Overlay And Pad R8-1(-332.173mil,-289.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-354.535mil,-269.16mil)(-264.535mil,-269.16mil) on Top Overlay And Pad R8-1(-332.173mil,-289.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-354.535mil,-309.16mil)(-264.535mil,-309.16mil) on Top Overlay And Pad R8-1(-332.173mil,-289.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-309.535mil,-309.16mil)(-309.535mil,-269.16mil) on Top Overlay And Pad R8-2(-286.898mil,-289.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-264.535mil,-274.16mil)(-264.535mil,-269.16mil) on Top Overlay And Pad R8-2(-286.898mil,-289.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-264.535mil,-309.16mil)(-264.535mil,-304.16mil) on Top Overlay And Pad R8-2(-286.898mil,-289.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-354.535mil,-269.16mil)(-264.535mil,-269.16mil) on Top Overlay And Pad R8-2(-286.898mil,-289.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-354.535mil,-309.16mil)(-264.535mil,-309.16mil) on Top Overlay And Pad R8-2(-286.898mil,-289.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-354.535mil,-364.493mil)(-354.535mil,-359.493mil) on Top Overlay And Pad R10-1(-332.173mil,-344.493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-309.535mil,-364.493mil)(-309.535mil,-324.493mil) on Top Overlay And Pad R10-1(-332.173mil,-344.493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-354.535mil,-329.493mil)(-354.535mil,-324.493mil) on Top Overlay And Pad R10-1(-332.173mil,-344.493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-354.535mil,-364.493mil)(-264.535mil,-364.493mil) on Top Overlay And Pad R10-1(-332.173mil,-344.493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-354.535mil,-324.493mil)(-264.535mil,-324.493mil) on Top Overlay And Pad R10-1(-332.173mil,-344.493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-264.535mil,-364.493mil)(-264.535mil,-359.493mil) on Top Overlay And Pad R10-2(-286.898mil,-344.493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-309.535mil,-364.493mil)(-309.535mil,-324.493mil) on Top Overlay And Pad R10-2(-286.898mil,-344.493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-264.535mil,-329.493mil)(-264.535mil,-324.493mil) on Top Overlay And Pad R10-2(-286.898mil,-344.493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-354.535mil,-364.493mil)(-264.535mil,-364.493mil) on Top Overlay And Pad R10-2(-286.898mil,-344.493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-354.535mil,-324.493mil)(-264.535mil,-324.493mil) on Top Overlay And Pad R10-2(-286.898mil,-344.493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-354.535mil,-419.827mil)(-354.535mil,-414.827mil) on Top Overlay And Pad R11-1(-332.173mil,-399.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-354.535mil,-384.827mil)(-354.535mil,-379.827mil) on Top Overlay And Pad R11-1(-332.173mil,-399.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-309.535mil,-419.827mil)(-309.535mil,-379.827mil) on Top Overlay And Pad R11-1(-332.173mil,-399.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-354.535mil,-419.827mil)(-264.535mil,-419.827mil) on Top Overlay And Pad R11-1(-332.173mil,-399.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-354.535mil,-379.827mil)(-264.535mil,-379.827mil) on Top Overlay And Pad R11-1(-332.173mil,-399.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-264.535mil,-419.827mil)(-264.535mil,-414.827mil) on Top Overlay And Pad R11-2(-286.898mil,-399.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-264.535mil,-384.827mil)(-264.535mil,-379.827mil) on Top Overlay And Pad R11-2(-286.898mil,-399.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-309.535mil,-419.827mil)(-309.535mil,-379.827mil) on Top Overlay And Pad R11-2(-286.898mil,-399.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-354.535mil,-419.827mil)(-264.535mil,-419.827mil) on Top Overlay And Pad R11-2(-286.898mil,-399.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-354.535mil,-379.827mil)(-264.535mil,-379.827mil) on Top Overlay And Pad R11-2(-286.898mil,-399.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-423.173mil,-441.827mil)(-383.173mil,-441.827mil) on Top Overlay And Pad R12-1(-403.173mil,-419.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-388.173mil,-396.827mil)(-383.173mil,-396.827mil) on Top Overlay And Pad R12-1(-403.173mil,-419.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-423.173mil,-396.827mil)(-418.173mil,-396.827mil) on Top Overlay And Pad R12-1(-403.173mil,-419.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-383.173mil,-486.827mil)(-383.173mil,-396.827mil) on Top Overlay And Pad R12-1(-403.173mil,-419.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-423.173mil,-486.827mil)(-423.173mil,-396.827mil) on Top Overlay And Pad R12-1(-403.173mil,-419.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-423.173mil,-441.827mil)(-383.173mil,-441.827mil) on Top Overlay And Pad R12-2(-403.173mil,-464.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-383.173mil,-486.827mil)(-383.173mil,-396.827mil) on Top Overlay And Pad R12-2(-403.173mil,-464.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-388.173mil,-486.827mil)(-383.173mil,-486.827mil) on Top Overlay And Pad R12-2(-403.173mil,-464.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-423.173mil,-486.827mil)(-418.173mil,-486.827mil) on Top Overlay And Pad R12-2(-403.173mil,-464.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-423.173mil,-486.827mil)(-423.173mil,-396.827mil) on Top Overlay And Pad R12-2(-403.173mil,-464.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-368.716mil,-521.386mil)(-368.716mil,-509.575mil) on Top Overlay And Pad C6-1(-340.173mil,-493.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-368.716mil,-478.079mil)(-368.716mil,-466.268mil) on Top Overlay And Pad C6-1(-340.173mil,-493.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (-313.598mil,-521.386mil)(-313.598mil,-466.268mil) on Top Overlay And Pad C6-1(-340.173mil,-493.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-368.716mil,-521.386mil)(-258.48mil,-521.386mil) on Top Overlay And Pad C6-1(-340.173mil,-493.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-368.716mil,-466.268mil)(-258.48mil,-466.268mil) on Top Overlay And Pad C6-1(-340.173mil,-493.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-258.48mil,-521.386mil)(-258.48mil,-509.575mil) on Top Overlay And Pad C6-2(-287.024mil,-493.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-258.48mil,-478.079mil)(-258.48mil,-466.268mil) on Top Overlay And Pad C6-2(-287.024mil,-493.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (-313.598mil,-521.386mil)(-313.598mil,-466.268mil) on Top Overlay And Pad C6-2(-287.024mil,-493.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-368.716mil,-521.386mil)(-258.48mil,-521.386mil) on Top Overlay And Pad C6-2(-287.024mil,-493.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-368.716mil,-466.268mil)(-258.48mil,-466.268mil) on Top Overlay And Pad C6-2(-287.024mil,-493.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Track (-192.173mil,-731.827mil)(-187.173mil,-731.827mil) on Top Overlay And Pad U2-16(-186.173mil,-705.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.047mil < 10mil) Between Track (-192.173mil,-821.827mil)(-192.173mil,-731.827mil) on Top Overlay And Pad U2-16(-186.173mil,-705.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-348.425mil,-531.284mil)(-336.614mil,-531.284mil) on Top Overlay And Pad C7-1(-364.173mil,-559.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-391.732mil,-641.52mil)(-391.732mil,-531.284mil) on Top Overlay And Pad C7-1(-364.173mil,-559.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-336.614mil,-641.52mil)(-336.614mil,-531.284mil) on Top Overlay And Pad C7-1(-364.173mil,-559.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (-391.732mil,-586.402mil)(-336.614mil,-586.402mil) on Top Overlay And Pad C7-1(-364.173mil,-559.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-391.732mil,-531.284mil)(-379.921mil,-531.284mil) on Top Overlay And Pad C7-1(-364.173mil,-559.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-348.425mil,-641.52mil)(-336.614mil,-641.52mil) on Top Overlay And Pad C7-2(-364.173mil,-612.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-391.732mil,-641.52mil)(-391.732mil,-531.284mil) on Top Overlay And Pad C7-2(-364.173mil,-612.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-336.614mil,-641.52mil)(-336.614mil,-531.284mil) on Top Overlay And Pad C7-2(-364.173mil,-612.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (-391.732mil,-586.402mil)(-336.614mil,-586.402mil) on Top Overlay And Pad C7-2(-364.173mil,-612.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-391.732mil,-641.52mil)(-379.921mil,-641.52mil) on Top Overlay And Pad C7-2(-364.173mil,-612.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-249.811mil,-526.827mil)(-249.811mil,-521.827mil) on Top Overlay And Pad R6-2(-227.449mil,-506.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-249.811mil,-491.827mil)(-249.811mil,-486.827mil) on Top Overlay And Pad R6-2(-227.449mil,-506.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-204.811mil,-526.827mil)(-204.811mil,-486.827mil) on Top Overlay And Pad R6-2(-227.449mil,-506.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-249.811mil,-526.827mil)(-159.811mil,-526.827mil) on Top Overlay And Pad R6-2(-227.449mil,-506.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-249.811mil,-486.827mil)(-159.811mil,-486.827mil) on Top Overlay And Pad R6-2(-227.449mil,-506.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-159.811mil,-526.827mil)(-159.811mil,-521.827mil) on Top Overlay And Pad R6-1(-182.173mil,-506.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-159.811mil,-491.827mil)(-159.811mil,-486.827mil) on Top Overlay And Pad R6-1(-182.173mil,-506.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-204.811mil,-526.827mil)(-204.811mil,-486.827mil) on Top Overlay And Pad R6-1(-182.173mil,-506.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-249.811mil,-526.827mil)(-159.811mil,-526.827mil) on Top Overlay And Pad R6-1(-182.173mil,-506.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-249.811mil,-486.827mil)(-159.811mil,-486.827mil) on Top Overlay And Pad R6-1(-182.173mil,-506.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-157.173mil,-731.827mil)(-152.173mil,-731.827mil) on Top Overlay And Pad R5-2(-172.173mil,-754.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-192.173mil,-731.827mil)(-187.173mil,-731.827mil) on Top Overlay And Pad R5-2(-172.173mil,-754.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-192.173mil,-776.827mil)(-152.173mil,-776.827mil) on Top Overlay And Pad R5-2(-172.173mil,-754.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-152.173mil,-821.827mil)(-152.173mil,-731.827mil) on Top Overlay And Pad R5-2(-172.173mil,-754.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-192.173mil,-821.827mil)(-192.173mil,-731.827mil) on Top Overlay And Pad R5-2(-172.173mil,-754.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-157.173mil,-821.827mil)(-152.173mil,-821.827mil) on Top Overlay And Pad R5-1(-172.173mil,-799.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-192.173mil,-821.827mil)(-187.173mil,-821.827mil) on Top Overlay And Pad R5-1(-172.173mil,-799.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-192.173mil,-776.827mil)(-152.173mil,-776.827mil) on Top Overlay And Pad R5-1(-172.173mil,-799.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-152.173mil,-821.827mil)(-152.173mil,-731.827mil) on Top Overlay And Pad R5-1(-172.173mil,-799.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-192.173mil,-821.827mil)(-192.173mil,-731.827mil) on Top Overlay And Pad R5-1(-172.173mil,-799.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (-341.102mil,-750.142mil)(-341.102mil,-734.394mil) on Top Overlay And Pad C5-1(-305.669mil,-769.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (-341.102mil,-805.26mil)(-341.102mil,-789.512mil) on Top Overlay And Pad C5-1(-305.669mil,-769.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Track (-274.173mil,-805.26mil)(-274.173mil,-734.394mil) on Top Overlay And Pad C5-1(-305.669mil,-769.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-341.102mil,-734.394mil)(-207.244mil,-734.394mil) on Top Overlay And Pad C5-1(-305.669mil,-769.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-341.102mil,-805.26mil)(-207.244mil,-805.26mil) on Top Overlay And Pad C5-1(-305.669mil,-769.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (-207.244mil,-750.142mil)(-207.244mil,-734.394mil) on Top Overlay And Pad C5-2(-242.677mil,-769.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Track (-274.173mil,-805.26mil)(-274.173mil,-734.394mil) on Top Overlay And Pad C5-2(-242.677mil,-769.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (-207.244mil,-805.26mil)(-207.244mil,-789.512mil) on Top Overlay And Pad C5-2(-242.677mil,-769.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-341.102mil,-734.394mil)(-207.244mil,-734.394mil) on Top Overlay And Pad C5-2(-242.677mil,-769.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-341.102mil,-805.26mil)(-207.244mil,-805.26mil) on Top Overlay And Pad C5-2(-242.677mil,-769.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-405.732mil,-765.945mil)(-393.921mil,-765.945mil) on Top Overlay And Pad C8-1(-378.173mil,-737.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-362.425mil,-765.945mil)(-350.614mil,-765.945mil) on Top Overlay And Pad C8-1(-378.173mil,-737.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-405.732mil,-765.945mil)(-405.732mil,-655.709mil) on Top Overlay And Pad C8-1(-378.173mil,-737.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-350.614mil,-765.945mil)(-350.614mil,-655.709mil) on Top Overlay And Pad C8-1(-378.173mil,-737.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (-405.732mil,-710.827mil)(-350.614mil,-710.827mil) on Top Overlay And Pad C8-1(-378.173mil,-737.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-405.732mil,-655.709mil)(-393.921mil,-655.709mil) on Top Overlay And Pad C8-2(-378.173mil,-684.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-362.425mil,-655.709mil)(-350.614mil,-655.709mil) on Top Overlay And Pad C8-2(-378.173mil,-684.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-405.732mil,-765.945mil)(-405.732mil,-655.709mil) on Top Overlay And Pad C8-2(-378.173mil,-684.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-350.614mil,-765.945mil)(-350.614mil,-655.709mil) on Top Overlay And Pad C8-2(-378.173mil,-684.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (-405.732mil,-710.827mil)(-350.614mil,-710.827mil) on Top Overlay And Pad C8-2(-378.173mil,-684.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-543.173mil,-806.827mil)(-543.173mil,-716.827mil) on Top Overlay And Pad R3-1(-523.173mil,-784.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-503.173mil,-806.827mil)(-503.173mil,-716.827mil) on Top Overlay And Pad R3-1(-523.173mil,-784.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-508.173mil,-806.827mil)(-503.173mil,-806.827mil) on Top Overlay And Pad R3-1(-523.173mil,-784.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-543.173mil,-761.827mil)(-503.173mil,-761.827mil) on Top Overlay And Pad R3-1(-523.173mil,-784.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-543.173mil,-806.827mil)(-538.173mil,-806.827mil) on Top Overlay And Pad R3-1(-523.173mil,-784.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-508.173mil,-716.827mil)(-503.173mil,-716.827mil) on Top Overlay And Pad R3-2(-523.173mil,-739.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-543.173mil,-806.827mil)(-543.173mil,-716.827mil) on Top Overlay And Pad R3-2(-523.173mil,-739.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-503.173mil,-806.827mil)(-503.173mil,-716.827mil) on Top Overlay And Pad R3-2(-523.173mil,-739.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-543.173mil,-761.827mil)(-503.173mil,-761.827mil) on Top Overlay And Pad R3-2(-523.173mil,-739.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-543.173mil,-716.827mil)(-538.173mil,-716.827mil) on Top Overlay And Pad R3-2(-523.173mil,-739.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-649.173mil,-765.827mil)(-649.173mil,-760.827mil) on Top Overlay And Pad R1-1(-671.535mil,-745.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-694.173mil,-765.827mil)(-694.173mil,-725.827mil) on Top Overlay And Pad R1-1(-671.535mil,-745.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-649.173mil,-730.827mil)(-649.173mil,-725.827mil) on Top Overlay And Pad R1-1(-671.535mil,-745.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-739.173mil,-765.827mil)(-649.173mil,-765.827mil) on Top Overlay And Pad R1-1(-671.535mil,-745.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-739.173mil,-725.827mil)(-649.173mil,-725.827mil) on Top Overlay And Pad R1-1(-671.535mil,-745.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-739.173mil,-765.827mil)(-739.173mil,-760.827mil) on Top Overlay And Pad R1-2(-716.811mil,-745.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-739.173mil,-730.827mil)(-739.173mil,-725.827mil) on Top Overlay And Pad R1-2(-716.811mil,-745.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-694.173mil,-765.827mil)(-694.173mil,-725.827mil) on Top Overlay And Pad R1-2(-716.811mil,-745.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-739.173mil,-765.827mil)(-649.173mil,-765.827mil) on Top Overlay And Pad R1-2(-716.811mil,-745.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-739.173mil,-725.827mil)(-649.173mil,-725.827mil) on Top Overlay And Pad R1-2(-716.811mil,-745.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-869.291mil,-583.386mil)(-869.291mil,-571.575mil) on Top Overlay And Pad C2-2(-840.748mil,-555.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-869.291mil,-540.079mil)(-869.291mil,-528.268mil) on Top Overlay And Pad C2-2(-840.748mil,-555.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (-814.173mil,-583.386mil)(-814.173mil,-528.268mil) on Top Overlay And Pad C2-2(-840.748mil,-555.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-869.291mil,-583.386mil)(-759.055mil,-583.386mil) on Top Overlay And Pad C2-2(-840.748mil,-555.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-869.291mil,-528.268mil)(-759.055mil,-528.268mil) on Top Overlay And Pad C2-2(-840.748mil,-555.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-759.055mil,-583.386mil)(-759.055mil,-571.575mil) on Top Overlay And Pad C2-1(-787.598mil,-555.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-759.055mil,-540.079mil)(-759.055mil,-528.268mil) on Top Overlay And Pad C2-1(-787.598mil,-555.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (-814.173mil,-583.386mil)(-814.173mil,-528.268mil) on Top Overlay And Pad C2-1(-787.598mil,-555.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-869.291mil,-583.386mil)(-759.055mil,-583.386mil) on Top Overlay And Pad C2-1(-787.598mil,-555.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-869.291mil,-528.268mil)(-759.055mil,-528.268mil) on Top Overlay And Pad C2-1(-787.598mil,-555.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-934.173mil,-715.827mil)(-894.173mil,-715.827mil) on Top Overlay And Pad R4-2(-914.173mil,-693.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-934.173mil,-670.827mil)(-929.173mil,-670.827mil) on Top Overlay And Pad R4-2(-914.173mil,-693.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-899.173mil,-670.827mil)(-894.173mil,-670.827mil) on Top Overlay And Pad R4-2(-914.173mil,-693.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-934.173mil,-760.827mil)(-934.173mil,-670.827mil) on Top Overlay And Pad R4-2(-914.173mil,-693.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-894.173mil,-760.827mil)(-894.173mil,-670.827mil) on Top Overlay And Pad R4-2(-914.173mil,-693.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-934.173mil,-760.827mil)(-929.173mil,-760.827mil) on Top Overlay And Pad R4-1(-914.173mil,-738.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Track (-899.173mil,-760.827mil)(-894.173mil,-760.827mil) on Top Overlay And Pad R4-1(-914.173mil,-738.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-934.173mil,-715.827mil)(-894.173mil,-715.827mil) on Top Overlay And Pad R4-1(-914.173mil,-738.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-934.173mil,-760.827mil)(-934.173mil,-670.827mil) on Top Overlay And Pad R4-1(-914.173mil,-738.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Track (-894.173mil,-760.827mil)(-894.173mil,-670.827mil) on Top Overlay And Pad R4-1(-914.173mil,-738.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Track (-978.079mil,-447.74mil)(-946.583mil,-447.74mil) on Top Overlay And Pad Q2-1(-1015.48mil,-467.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.387mil < 10mil) Between Text "Q2" (-1029mil,-437mil) on Top Overlay And Pad Q2-1(-1015.48mil,-467.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Track (-978.079mil,-561.913mil)(-946.583mil,-561.913mil) on Top Overlay And Pad Q2-2(-1015.48mil,-542.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Track (-946.583mil,-561.913mil)(-946.583mil,-534.354mil) on Top Overlay And Pad Q2-3(-928.866mil,-504.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Track (-946.583mil,-475.299mil)(-946.583mil,-447.74mil) on Top Overlay And Pad Q2-3(-928.866mil,-504.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.143mil < 10mil) Between Text "C2" (-920mil,-560mil) on Top Overlay And Pad Q2-3(-928.866mil,-504.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.143mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.85mil < 10mil) Between Track (-760.732mil,-191.945mil)(-748.921mil,-191.945mil) on Top Overlay And Pad L5-2(-920.173mil,-143.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.85mil < 10mil) Between Track (-760.732mil,-136.827mil)(-705.614mil,-136.827mil) on Top Overlay And Pad L5-2(-920.173mil,-143.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.878mil < 10mil) Between Track (-760.732mil,-81.709mil)(-748.921mil,-81.709mil) on Top Overlay And Pad L5-2(-920.173mil,-143.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.85mil < 10mil) Between Track (-760.732mil,-191.945mil)(-760.732mil,-81.709mil) on Top Overlay And Pad L5-2(-920.173mil,-143.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.387mil < 10mil) Between Text "L5" (-1040mil,-78mil) on Top Overlay And Pad L5-2(-920.173mil,-143.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (-464.244mil,269.74mil)(-464.244mil,285.488mil) on Top Overlay And Pad C10-1(-499.677mil,305.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (-464.244mil,324.858mil)(-464.244mil,340.606mil) on Top Overlay And Pad C10-1(-499.677mil,305.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Track (-531.173mil,269.74mil)(-531.173mil,340.606mil) on Top Overlay And Pad C10-1(-499.677mil,305.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-598.102mil,269.74mil)(-464.244mil,269.74mil) on Top Overlay And Pad C10-1(-499.677mil,305.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-598.102mil,340.606mil)(-464.244mil,340.606mil) on Top Overlay And Pad C10-1(-499.677mil,305.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (-598.102mil,269.74mil)(-598.102mil,285.488mil) on Top Overlay And Pad C10-2(-562.669mil,305.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (-598.102mil,324.858mil)(-598.102mil,340.606mil) on Top Overlay And Pad C10-2(-562.669mil,305.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Track (-531.173mil,269.74mil)(-531.173mil,340.606mil) on Top Overlay And Pad C10-2(-562.669mil,305.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-598.102mil,269.74mil)(-464.244mil,269.74mil) on Top Overlay And Pad C10-2(-562.669mil,305.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-598.102mil,340.606mil)(-464.244mil,340.606mil) on Top Overlay And Pad C10-2(-562.669mil,305.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.413mil < 10mil) Between Track (-499.543mil,-110.827mil)(-471.543mil,-110.827mil) on Top Overlay And Pad C16-1(-521.173mil,-148.331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.413mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (-501.488mil,-112.898mil)(-485.74mil,-112.898mil) on Top Overlay And Pad C16-1(-521.173mil,-148.331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.413mil < 10mil) Between Track (-544.543mil,-110.827mil)(-544.543mil,-82.827mil) on Top Overlay And Pad C16-1(-521.173mil,-148.331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.413mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-556.606mil,-246.756mil)(-556.606mil,-112.898mil) on Top Overlay And Pad C16-1(-521.173mil,-148.331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-485.74mil,-246.756mil)(-485.74mil,-112.898mil) on Top Overlay And Pad C16-1(-521.173mil,-148.331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Track (-556.606mil,-179.827mil)(-485.74mil,-179.827mil) on Top Overlay And Pad C16-1(-521.173mil,-148.331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.413mil < 10mil) Between Track (-544.543mil,-110.827mil)(-516.543mil,-110.827mil) on Top Overlay And Pad C16-1(-521.173mil,-148.331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.413mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (-556.606mil,-112.898mil)(-540.858mil,-112.898mil) on Top Overlay And Pad C16-1(-521.173mil,-148.331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (-501.488mil,-246.756mil)(-485.74mil,-246.756mil) on Top Overlay And Pad C16-2(-521.173mil,-211.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-556.606mil,-246.756mil)(-556.606mil,-112.898mil) on Top Overlay And Pad C16-2(-521.173mil,-211.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-485.74mil,-246.756mil)(-485.74mil,-112.898mil) on Top Overlay And Pad C16-2(-521.173mil,-211.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Track (-556.606mil,-179.827mil)(-485.74mil,-179.827mil) on Top Overlay And Pad C16-2(-521.173mil,-211.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (-556.606mil,-246.756mil)(-540.858mil,-246.756mil) on Top Overlay And Pad C16-2(-521.173mil,-211.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C16" (-565mil,-263mil) on Top Overlay And Pad C16-2(-521.173mil,-211.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (-644.173mil,-133.386mil)(-644.173mil,-78.268mil) on Top Overlay And Pad C19-1(-670.748mil,-105.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-699.291mil,-133.386mil)(-589.055mil,-133.386mil) on Top Overlay And Pad C19-1(-670.748mil,-105.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-699.291mil,-133.386mil)(-699.291mil,-121.575mil) on Top Overlay And Pad C19-1(-670.748mil,-105.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-699.291mil,-78.268mil)(-589.055mil,-78.268mil) on Top Overlay And Pad C19-1(-670.748mil,-105.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-699.291mil,-90.079mil)(-699.291mil,-78.268mil) on Top Overlay And Pad C19-1(-670.748mil,-105.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-589.055mil,-133.386mil)(-589.055mil,-121.575mil) on Top Overlay And Pad C19-2(-617.598mil,-105.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (-644.173mil,-133.386mil)(-644.173mil,-78.268mil) on Top Overlay And Pad C19-2(-617.598mil,-105.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-589.055mil,-90.079mil)(-589.055mil,-78.268mil) on Top Overlay And Pad C19-2(-617.598mil,-105.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-699.291mil,-133.386mil)(-589.055mil,-133.386mil) on Top Overlay And Pad C19-2(-617.598mil,-105.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-699.291mil,-78.268mil)(-589.055mil,-78.268mil) on Top Overlay And Pad C19-2(-617.598mil,-105.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (-760.732mil,-136.827mil)(-705.614mil,-136.827mil) on Top Overlay And Pad C20-1(-733.173mil,-110.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-717.425mil,-81.709mil)(-705.614mil,-81.709mil) on Top Overlay And Pad C20-1(-733.173mil,-110.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-760.732mil,-81.709mil)(-748.921mil,-81.709mil) on Top Overlay And Pad C20-1(-733.173mil,-110.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-705.614mil,-191.945mil)(-705.614mil,-81.709mil) on Top Overlay And Pad C20-1(-733.173mil,-110.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-760.732mil,-191.945mil)(-760.732mil,-81.709mil) on Top Overlay And Pad C20-1(-733.173mil,-110.252mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-717.425mil,-191.945mil)(-705.614mil,-191.945mil) on Top Overlay And Pad C20-2(-733.173mil,-163.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-760.732mil,-191.945mil)(-748.921mil,-191.945mil) on Top Overlay And Pad C20-2(-733.173mil,-163.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (-760.732mil,-136.827mil)(-705.614mil,-136.827mil) on Top Overlay And Pad C20-2(-733.173mil,-163.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "2" (-735.173mil,-172.827mil) on Top Overlay And Pad C20-2(-733.173mil,-163.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-705.614mil,-191.945mil)(-705.614mil,-81.709mil) on Top Overlay And Pad C20-2(-733.173mil,-163.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-760.732mil,-191.945mil)(-760.732mil,-81.709mil) on Top Overlay And Pad C20-2(-733.173mil,-163.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-917.48mil,-68.425mil)(-917.48mil,43.575mil) on Top Overlay And Pad Q1-1(-900.173mil,-49.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-969.48mil,-68.425mil)(-917.48mil,-68.425mil) on Top Overlay And Pad Q1-1(-900.173mil,-49.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-917.48mil,-68.425mil)(-917.48mil,43.575mil) on Top Overlay And Pad Q1-2(-900.173mil,24.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-969.48mil,43.575mil)(-917.48mil,43.575mil) on Top Overlay And Pad Q1-2(-900.173mil,24.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-969.48mil,-68.425mil)(-969.48mil,43.575mil) on Top Overlay And Pad Q1-3(-986.787mil,-12.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (-612.701mil,-680.882mil)(-607.701mil,-680.882mil) on Top Overlay And Pad D2-2(-582.228mil,-670.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (-612.701mil,-660.882mil)(-607.701mil,-660.882mil) on Top Overlay And Pad D2-2(-582.228mil,-670.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (-607.701mil,-698.441mil)(-607.701mil,-680.882mil) on Top Overlay And Pad D2-2(-582.228mil,-670.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-559.591mil,-670.882mil)(-545.811mil,-680.725mil) on Top Overlay And Pad D2-2(-582.228mil,-670.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-559.591mil,-679.74mil)(-559.591mil,-670.882mil) on Top Overlay And Pad D2-2(-582.228mil,-670.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-559.591mil,-670.882mil)(-559.591mil,-662.024mil) on Top Overlay And Pad D2-2(-582.228mil,-670.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-559.591mil,-670.882mil)(-545.811mil,-661.039mil) on Top Overlay And Pad D2-2(-582.228mil,-670.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.772mil < 10mil) Between Track (-607.701mil,-660.882mil)(-607.701mil,-643.323mil) on Top Overlay And Pad D2-2(-582.228mil,-670.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (-611.756mil,-698.441mil)(-492.701mil,-698.441mil) on Top Overlay And Pad D2-2(-582.228mil,-670.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (-611.756mil,-643.323mil)(-492.701mil,-643.323mil) on Top Overlay And Pad D2-2(-582.228mil,-670.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-559.591mil,-670.882mil)(-545.811mil,-680.725mil) on Top Overlay And Pad D2-1(-523.173mil,-670.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-545.811mil,-680.725mil)(-545.811mil,-670.882mil) on Top Overlay And Pad D2-1(-523.173mil,-670.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-545.811mil,-670.882mil)(-545.811mil,-661.039mil) on Top Overlay And Pad D2-1(-523.173mil,-670.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-559.591mil,-670.882mil)(-545.811mil,-661.039mil) on Top Overlay And Pad D2-1(-523.173mil,-670.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (-611.756mil,-698.441mil)(-492.701mil,-698.441mil) on Top Overlay And Pad D2-1(-523.173mil,-670.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (-611.756mil,-643.323mil)(-492.701mil,-643.323mil) on Top Overlay And Pad D2-1(-523.173mil,-670.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C17" (-575.173mil,-232.457mil) on Top Overlay And Pad 2-3(-595.024mil,-169.583mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 10mil) Between Track (-627.11mil,-160.331mil)(-619.236mil,-160.331mil) on Top Overlay And Pad 2-3(-595.024mil,-169.583mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 10mil) Between Track (-627.11mil,-160.331mil)(-619.236mil,-160.331mil) on Top Overlay And Pad 2-4(-651.323mil,-169.583mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C17" (-575.173mil,-232.457mil) on Top Overlay And Pad 2-2(-595.024mil,-214.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 10mil) Between Track (-627.11mil,-223.323mil)(-619.236mil,-223.323mil) on Top Overlay And Pad 2-2(-595.024mil,-214.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 10mil) Between Track (-627.11mil,-223.323mil)(-619.236mil,-223.323mil) on Top Overlay And Pad 2-1(-651.323mil,-214.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 10mil) Between Track (-508.961mil,1.913mil)(-501.087mil,1.913mil) on Top Overlay And Pad 1-3(-476.874mil,-7.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 10mil) Between Track (-508.961mil,1.913mil)(-501.087mil,1.913mil) on Top Overlay And Pad 1-4(-533.173mil,-7.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 10mil) Between Track (-508.961mil,-61.079mil)(-501.087mil,-61.079mil) on Top Overlay And Pad 1-2(-476.874mil,-51.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.193mil < 10mil) Between Track (-508.961mil,-61.079mil)(-501.087mil,-61.079mil) on Top Overlay And Pad 1-1(-533.173mil,-51.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.193mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-869.291mil,-513.386mil)(-869.291mil,-501.575mil) on Top Overlay And Pad C1-2(-840.748mil,-485.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-869.291mil,-470.079mil)(-869.291mil,-458.268mil) on Top Overlay And Pad C1-2(-840.748mil,-485.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (-814.173mil,-513.386mil)(-814.173mil,-458.268mil) on Top Overlay And Pad C1-2(-840.748mil,-485.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-869.291mil,-513.386mil)(-759.055mil,-513.386mil) on Top Overlay And Pad C1-2(-840.748mil,-485.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-869.291mil,-458.268mil)(-759.055mil,-458.268mil) on Top Overlay And Pad C1-2(-840.748mil,-485.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-759.055mil,-513.386mil)(-759.055mil,-501.575mil) on Top Overlay And Pad C1-1(-787.598mil,-485.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-759.055mil,-470.079mil)(-759.055mil,-458.268mil) on Top Overlay And Pad C1-1(-787.598mil,-485.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (-814.173mil,-513.386mil)(-814.173mil,-458.268mil) on Top Overlay And Pad C1-1(-787.598mil,-485.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-869.291mil,-513.386mil)(-759.055mil,-513.386mil) on Top Overlay And Pad C1-1(-787.598mil,-485.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (-869.291mil,-458.268mil)(-759.055mil,-458.268mil) on Top Overlay And Pad C1-1(-787.598mil,-485.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.549mil < 10mil) Between Text "C16" (-565mil,-263mil) on Top Overlay And Pad U4-5(-570.89mil,-287.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.934mil < 10mil) Between Text "C16" (-565mil,-263mil) on Top Overlay And Pad U4-4(-553.173mil,-287.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.934mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.934mil < 10mil) Between Text "C16" (-565mil,-263mil) on Top Overlay And Pad U4-3(-535.457mil,-287.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.934mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.271mil < 10mil) Between Text "C16" (-565mil,-263mil) on Top Overlay And Pad U4-2(-517.74mil,-287.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.271mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.697mil < 10mil) Between Text "C16" (-565mil,-263mil) on Top Overlay And Pad U4-1(-500.024mil,-287.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (-430.173mil,-68.827mil)(-402.173mil,-68.827mil) on Top Overlay And Pad C18-1(-416.173mil,-51.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-402.173mil,-68.827mil)(-402.173mil,-40.827mil) on Top Overlay And Pad C18-1(-416.173mil,-51.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-430.173mil,-68.827mil)(-430.173mil,-40.827mil) on Top Overlay And Pad C18-1(-416.173mil,-51.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.63mil < 10mil) Between Track (-430.173mil,4.173mil)(-402.173mil,4.173mil) on Top Overlay And Pad C18-2(-416.173mil,-12.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-430.173mil,-23.827mil)(-430.173mil,4.173mil) on Top Overlay And Pad C18-2(-416.173mil,-12.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-402.173mil,-23.827mil)(-402.173mil,4.173mil) on Top Overlay And Pad C18-2(-416.173mil,-12.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (-614.173mil,-68.827mil)(-586.173mil,-68.827mil) on Top Overlay And Pad C17-1(-600.173mil,-51.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-586.173mil,-68.827mil)(-586.173mil,-40.827mil) on Top Overlay And Pad C17-1(-600.173mil,-51.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-614.173mil,-68.827mil)(-614.173mil,-40.827mil) on Top Overlay And Pad C17-1(-600.173mil,-51.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.63mil < 10mil) Between Track (-614.173mil,4.173mil)(-586.173mil,4.173mil) on Top Overlay And Pad C17-2(-600.173mil,-12.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-614.173mil,-23.827mil)(-614.173mil,4.173mil) on Top Overlay And Pad C17-2(-600.173mil,-12.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-586.173mil,-23.827mil)(-586.173mil,4.173mil) on Top Overlay And Pad C17-2(-600.173mil,-12.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "1" (-609.173mil,-10.827mil) on Top Overlay And Pad C17-2(-600.173mil,-12.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-596.173mil,261.173mil)(-568.173mil,261.173mil) on Top Overlay And Pad C9-1(-585.173mil,247.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.621mil < 10mil) Between Track (-598.102mil,269.74mil)(-598.102mil,285.488mil) on Top Overlay And Pad C9-1(-585.173mil,247.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.621mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (-568.173mil,233.173mil)(-568.173mil,261.173mil) on Top Overlay And Pad C9-1(-585.173mil,247.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-596.173mil,233.173mil)(-568.173mil,233.173mil) on Top Overlay And Pad C9-1(-585.173mil,247.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.614mil < 10mil) Between Track (-598.102mil,269.74mil)(-464.244mil,269.74mil) on Top Overlay And Pad C9-1(-585.173mil,247.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.614mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.63mil < 10mil) Between Track (-641.173mil,233.173mil)(-641.173mil,261.173mil) on Top Overlay And Pad C9-2(-624.543mil,247.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-641.173mil,261.173mil)(-613.173mil,261.173mil) on Top Overlay And Pad C9-2(-624.543mil,247.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-641.173mil,233.173mil)(-613.173mil,233.173mil) on Top Overlay And Pad C9-2(-624.543mil,247.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-281.732mil,44.614mil)(-253.732mil,44.614mil) on Top Overlay And Pad C14-1(-270.732mil,58.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Track (-281.732mil,37.614mil)(-253.732mil,37.614mil) on Top Overlay And Pad C14-1(-270.732mil,58.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.385mil < 10mil) Between Track (-253.732mil,9.614mil)(-253.732mil,37.614mil) on Top Overlay And Pad C14-1(-270.732mil,58.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-281.732mil,72.614mil)(-253.732mil,72.614mil) on Top Overlay And Pad C14-1(-270.732mil,58.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (-253.732mil,44.614mil)(-253.732mil,72.614mil) on Top Overlay And Pad C14-1(-270.732mil,58.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.25mil < 10mil) Between Track (-326.732mil,9.614mil)(-326.732mil,37.614mil) on Top Overlay And Pad C14-2(-310.102mil,58.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.63mil < 10mil) Between Track (-326.732mil,44.614mil)(-326.732mil,72.614mil) on Top Overlay And Pad C14-2(-310.102mil,58.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-326.732mil,44.614mil)(-298.732mil,44.614mil) on Top Overlay And Pad C14-2(-310.102mil,58.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Track (-326.732mil,37.614mil)(-298.732mil,37.614mil) on Top Overlay And Pad C14-2(-310.102mil,58.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-326.732mil,72.614mil)(-298.732mil,72.614mil) on Top Overlay And Pad C14-2(-310.102mil,58.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Track (-281.732mil,44.614mil)(-253.732mil,44.614mil) on Top Overlay And Pad C15-1(-270.732mil,23.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-281.732mil,9.614mil)(-253.732mil,9.614mil) on Top Overlay And Pad C15-1(-270.732mil,23.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-281.732mil,37.614mil)(-253.732mil,37.614mil) on Top Overlay And Pad C15-1(-270.732mil,23.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (-253.732mil,9.614mil)(-253.732mil,37.614mil) on Top Overlay And Pad C15-1(-270.732mil,23.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.385mil < 10mil) Between Track (-253.732mil,44.614mil)(-253.732mil,72.614mil) on Top Overlay And Pad C15-1(-270.732mil,23.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.63mil < 10mil) Between Track (-326.732mil,9.614mil)(-326.732mil,37.614mil) on Top Overlay And Pad C15-2(-310.102mil,23.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.25mil < 10mil) Between Track (-326.732mil,44.614mil)(-326.732mil,72.614mil) on Top Overlay And Pad C15-2(-310.102mil,23.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Track (-326.732mil,44.614mil)(-298.732mil,44.614mil) on Top Overlay And Pad C15-2(-310.102mil,23.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-326.732mil,37.614mil)(-298.732mil,37.614mil) on Top Overlay And Pad C15-2(-310.102mil,23.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-326.732mil,9.614mil)(-298.732mil,9.614mil) on Top Overlay And Pad C15-2(-310.102mil,23.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-239.102mil,178.244mil)(-239.102mil,206.244mil) on Top Overlay And Pad C13-1(-225.102mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.749mil < 10mil) Between Text "C13" (-204mil,157mil) on Top Overlay And Pad C13-1(-225.102mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-211.102mil,178.244mil)(-211.102mil,206.244mil) on Top Overlay And Pad C13-1(-225.102mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (-239.102mil,206.244mil)(-211.102mil,206.244mil) on Top Overlay And Pad C13-1(-225.102mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.749mil < 10mil) Between Text "C13" (-204mil,157mil) on Top Overlay And Pad C13-2(-225.102mil,149.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-239.102mil,133.244mil)(-239.102mil,161.244mil) on Top Overlay And Pad C13-2(-225.102mil,149.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-211.102mil,133.244mil)(-211.102mil,161.244mil) on Top Overlay And Pad C13-2(-225.102mil,149.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.63mil < 10mil) Between Track (-239.102mil,133.244mil)(-211.102mil,133.244mil) on Top Overlay And Pad C13-2(-225.102mil,149.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-276.732mil,175.244mil)(-248.732mil,175.244mil) on Top Overlay And Pad C12-1(-265.732mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-276.732mil,203.244mil)(-248.732mil,203.244mil) on Top Overlay And Pad C12-1(-265.732mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (-248.732mil,175.244mil)(-248.732mil,203.244mil) on Top Overlay And Pad C12-1(-265.732mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.899mil < 10mil) Between Text "C12" (-312mil,144mil) on Top Overlay And Pad C12-1(-265.732mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.899mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.63mil < 10mil) Between Track (-321.732mil,175.244mil)(-321.732mil,203.244mil) on Top Overlay And Pad C12-2(-305.102mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.083mil < 10mil) Between Track (-356.472mil,175.244mil)(-328.472mil,175.244mil) on Top Overlay And Pad C12-2(-305.102mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.083mil < 10mil) Between Track (-356.472mil,203.244mil)(-328.472mil,203.244mil) on Top Overlay And Pad C12-2(-305.102mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.37mil < 10mil) Between Track (-328.472mil,175.244mil)(-328.472mil,203.244mil) on Top Overlay And Pad C12-2(-305.102mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-321.732mil,203.244mil)(-293.732mil,203.244mil) on Top Overlay And Pad C12-2(-305.102mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-321.732mil,175.244mil)(-293.732mil,175.244mil) on Top Overlay And Pad C12-2(-305.102mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.899mil < 10mil) Between Text "C12" (-312mil,144mil) on Top Overlay And Pad C12-2(-305.102mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.899mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-399.102mil,137.614mil)(-399.102mil,165.614mil) on Top Overlay And Pad L3-1(-385.102mil,148.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-371.102mil,137.614mil)(-371.102mil,165.614mil) on Top Overlay And Pad L3-1(-385.102mil,148.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (-399.102mil,165.614mil)(-371.102mil,165.614mil) on Top Overlay And Pad L3-1(-385.102mil,148.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-399.102mil,92.614mil)(-399.102mil,120.614mil) on Top Overlay And Pad L3-2(-385.102mil,109.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-371.102mil,92.614mil)(-371.102mil,120.614mil) on Top Overlay And Pad L3-2(-385.102mil,109.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Track (-364.102mil,92.244mil)(-364.102mil,120.244mil) on Top Overlay And Pad L3-2(-385.102mil,109.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Track (-364.102mil,120.244mil)(-336.102mil,120.244mil) on Top Overlay And Pad L3-2(-385.102mil,109.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.63mil < 10mil) Between Track (-399.102mil,92.614mil)(-371.102mil,92.614mil) on Top Overlay And Pad L3-2(-385.102mil,109.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (-364.102mil,47.244mil)(-336.102mil,47.244mil) on Top Overlay And Pad L4-1(-350.102mil,64.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-364.102mil,47.244mil)(-364.102mil,75.244mil) on Top Overlay And Pad L4-1(-350.102mil,64.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-336.102mil,47.244mil)(-336.102mil,75.244mil) on Top Overlay And Pad L4-1(-350.102mil,64.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Track (-371.102mil,92.614mil)(-371.102mil,120.614mil) on Top Overlay And Pad L4-2(-350.102mil,103.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-336.102mil,92.244mil)(-336.102mil,120.244mil) on Top Overlay And Pad L4-2(-350.102mil,103.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-364.102mil,92.244mil)(-364.102mil,120.244mil) on Top Overlay And Pad L4-2(-350.102mil,103.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.63mil < 10mil) Between Track (-364.102mil,120.244mil)(-336.102mil,120.244mil) on Top Overlay And Pad L4-2(-350.102mil,103.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Track (-399.102mil,92.614mil)(-371.102mil,92.614mil) on Top Overlay And Pad L4-2(-350.102mil,103.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (-401.472mil,175.244mil)(-401.472mil,203.244mil) on Top Overlay And Pad L2-1(-384.472mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-401.472mil,203.244mil)(-373.472mil,203.244mil) on Top Overlay And Pad L2-1(-384.472mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-401.472mil,175.244mil)(-373.472mil,175.244mil) on Top Overlay And Pad L2-1(-384.472mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.37mil < 10mil) Between Track (-321.732mil,175.244mil)(-321.732mil,203.244mil) on Top Overlay And Pad L2-2(-345.102mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-356.472mil,175.244mil)(-328.472mil,175.244mil) on Top Overlay And Pad L2-2(-345.102mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-356.472mil,203.244mil)(-328.472mil,203.244mil) on Top Overlay And Pad L2-2(-345.102mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.63mil < 10mil) Between Track (-328.472mil,175.244mil)(-328.472mil,203.244mil) on Top Overlay And Pad L2-2(-345.102mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.083mil < 10mil) Between Track (-321.732mil,203.244mil)(-293.732mil,203.244mil) on Top Overlay And Pad L2-2(-345.102mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.083mil < 10mil) Between Track (-321.732mil,175.244mil)(-293.732mil,175.244mil) on Top Overlay And Pad L2-2(-345.102mil,189.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (-544.543mil,-110.827mil)(-544.543mil,-82.827mil) on Top Overlay And Pad R9-1(-527.543mil,-96.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-544.543mil,-110.827mil)(-516.543mil,-110.827mil) on Top Overlay And Pad R9-1(-527.543mil,-96.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.173mil < 10mil) Between Track (-556.606mil,-112.898mil)(-540.858mil,-112.898mil) on Top Overlay And Pad R9-1(-527.543mil,-96.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-544.543mil,-82.827mil)(-516.543mil,-82.827mil) on Top Overlay And Pad R9-1(-527.543mil,-96.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-499.543mil,-110.827mil)(-471.543mil,-110.827mil) on Top Overlay And Pad R9-2(-488.173mil,-96.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.118mil < 10mil) Between Track (-501.488mil,-112.898mil)(-485.74mil,-112.898mil) on Top Overlay And Pad R9-2(-488.173mil,-96.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-499.543mil,-82.827mil)(-471.543mil,-82.827mil) on Top Overlay And Pad R9-2(-488.173mil,-96.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.63mil < 10mil) Between Track (-471.543mil,-110.827mil)(-471.543mil,-82.827mil) on Top Overlay And Pad R9-2(-488.173mil,-96.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.118mil < 10mil) Between Track (-485.74mil,-246.756mil)(-485.74mil,-112.898mil) on Top Overlay And Pad R9-2(-488.173mil,-96.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-444.102mil,242.244mil)(-444.102mil,270.244mil) on Top Overlay And Pad R7-1(-430.102mil,259.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-416.102mil,242.244mil)(-416.102mil,270.244mil) on Top Overlay And Pad R7-1(-430.102mil,259.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (-444.102mil,242.244mil)(-416.102mil,242.244mil) on Top Overlay And Pad R7-1(-430.102mil,259.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-416.102mil,287.244mil)(-416.102mil,315.244mil) on Top Overlay And Pad R7-2(-430.102mil,298.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (-444.102mil,287.244mil)(-444.102mil,315.244mil) on Top Overlay And Pad R7-2(-430.102mil,298.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.63mil < 10mil) Between Track (-444.102mil,315.244mil)(-416.102mil,315.244mil) on Top Overlay And Pad R7-2(-430.102mil,298.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.421mil < 10mil) Between Track (-587.779mil,183.456mil)(-587.779mil,201.173mil) on Top Overlay And Pad U3-1(-588.102mil,173.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.787mil < 10mil) Between Text "C9" (-524.543mil,202.173mil) on Top Overlay And Pad U3-1(-588.102mil,173.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.421mil < 10mil) Between Track (-587.779mil,59.638mil)(-587.779mil,85.032mil) on Top Overlay And Pad U3-5(-588.102mil,94.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.421mil < 10mil) Between Track (-587.779mil,59.638mil)(-562.385mil,59.638mil) on Top Overlay And Pad U3-6(-552.543mil,59.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.422mil < 10mil) Between Track (-463.96mil,59.638mil)(-438.567mil,59.638mil) on Top Overlay And Pad U3-10(-473.803mil,59.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.421mil < 10mil) Between Track (-438.567mil,59.638mil)(-438.567mil,85.032mil) on Top Overlay And Pad U3-11(-438.244mil,94.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.421mil < 10mil) Between Track (-438.567mil,183.456mil)(-438.567mil,208.85mil) on Top Overlay And Pad U3-15(-438.244mil,173.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.422mil < 10mil) Between Track (-463.96mil,208.85mil)(-438.567mil,208.85mil) on Top Overlay And Pad U3-16(-473.803mil,208.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.422mil]
Rule Violations :380

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (8.897mil < 10mil) Between Text "Q2" (-1029mil,-437mil) on Top Overlay And Arc (-1043.039mil,-433.961mil) on Top Overlay Silk Text to Silk Clearance [8.897mil]
Rule Violations :1

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01