general scheme nois toler logic design base probabilist dcvs approach xinghua yang fei qiao wei huazhong yang institut circuit system dept electron engin tsinghua univers tsinghua nation laboratori scienc technolog email qiaofei abstract perform logic function nois dimens cmos devic scale nanomet pertin research nois toler logic gate receiv grow attent consid random natur probabilist base approach prove better nois immun three design scheme techniqu markov random field mrf propos paper general circuit scheme nois toler logic design base mrf theori differenti cascod voltag switch dcvs techniqu propos extens work dcvs block transistor insert origin circuit scheme extens simul base hspice propos design oper correct input signal snr kullback leibler distanc kld evalu paramet kld design decreas averag superior nois immun work introduct numer perform improv achiev scale cmos devic decad problem caus nois creat fatal error circuit oper decreas suppli voltag deterior nois immun circuit nois decreas proport suppli voltag explain guardband voltag util order output correct extens pertin research nois toler circuit design receiv grow attent tradit point view tripl major redund tmr cascad tmr ctmr direct idea origin comput block duplic tripl time vote base major voter contamin nois inappropri design nois immun circuit techniqu razor propos demonstr big power reduct conserv dynam voltag scale protect mechan error rate monitor recoveri solut focus sequenti logic level effect basic logic gate invert nand approxim comput achiev perform energi effici improv output precis loss appli fault toler design multimedia recognit data mine process error introduc intent circuit design inher nois creat serious erron output upper bit calcul protect nois impact consid random natur afor mention method hard achiev effici circuit immu niti approach propos base probabilist theori probabilist cmos pcmos illustr earli attempt exploit random natur cmos devic design space part comput correct nois immun logic gate avoid work probabilist base approach propos nois immun circuit construct markov random field mrf theori mrf theori develop adopt solv problem nois impact logic gate design point energi nois signal reduc maxim joint probabl input output pair cost redund hardwar work optim part gate origin circuit scheme remov mrf approach combin techniqu differenti cascod voltag switch dcvs method propos improv invert design xor nxor gate paper general circuit scheme nois toler logic design base mrf theori dcvs techniqu propos simpl dcvs block transistor insert cost effect nois toler circuit base markov random field cent mrf extens simul plement hspice propos design oper correct input signal snr kullback leibler distanc kld evalu paramet kld design decreas averag superior nois immun present remaind paper organ review critic work describ propos circuit scheme simul will illustr final conclus drawn fig mrf graph logic circuit exampl mrf graph aposs correspond logic circuit preliminari work work will scribe origin mrf theori will illustr process map theori logic circuit will explain method design cost effect mrf circuit structur work will introduc mrf theori correspond logic circuit defin network set variabl connect mode fig variabl valu specif set exampl digit logic design neighborhood call set variabl connect set variabl call cliqu definit call mrf mrf theori joint probabl maxim cliqu lowest energi depend variabl cliqu point combin logic circuit map mrf graph fig nois immun achiev valid minterm feedback loop logic gate network equip mrf properti final correct logic state lower energi incorrect state correct output will highest probabl exampl fig convent nand gate map mrf logic network valid minterm generat feed input signal scheme prove excel nois immun final node will tend converg correct logic state mrf properti structur inappropri practic design redund gate need direct map method scheme simplifi master slave fig mrf nand gate mrf nand gate cost effect mrf nand gate cfunction inv fig cent mrf cent mrf nand gate general scheme cent mrf master slave cost effect mrf design propos fig principl simplif follow mrf nand gate fig energi function cliqu summat valid minterm appli boolean differ written base valid minterm merg term fig term generat gate gate master feedback loop connect output master call slave methodolog larg amount hardwar redund will remov transistor reduc nois immun circuit scheme worsen close describ cent mrf mrf circuit dcvs master slave scheme nois toler design simplifi written nand nand master fig reconstruct nand gate invert fig base law energi function basic combin logic gate express general form cfunction cfunction general scheme cost effect nois toler circuit base mrf cent mrf propos fig transistor need scheme nois immun worsen simplif nois immun worsen origin design numer transistor remov compens lose muniti dcvs techniqu method focus invert appli xor nxor design fail build general scheme propos scheme will describ fig differenti cascod voltag switch block iii propos circuit scheme dcvs block transistor insert circuit fig general circuit scheme base mrf dcvs techniqu will describ insert dcvs block mrf base circuit dcvs scheme fig nois immun differenti oper order compens lose immun insert dcvs block circuit fig improv nois toler scheme fig output convent nand gate push dcvs block invert signal differenti output connect feedback loop mix circuit scheme base mrf graph dcvs techniqu circuit structur nois immun will enhanc fig convent nand gate cent mrf nand gate propos dcvs mrf nand gate simul white gaussian nois snr input signal output convent nand gate fill serious disturb logic comput output cent mrf nand gate better propos best well prove combin dcvs mpf approach produc enhanc nois immun provid suffici compens previous design general scheme dcvs mrf logic circuit aforement analysi general scheme cent mrf circuit fig modifi insert dcvs block fig output convent logic gate cfunction invert inv push dcv block origin input signal feedbackloop connect dcv block construct complet mrf graph nand_gat dcvs_block feedback_loop fig improv nand gate mrf dcvs scheme time convent nand gate time cent_mrf nand gate time propos dcvs_mrf nand gate fig simul nois toler circuit scheme logic design replac cfunction methodolog invert combin mrf dcvs techniqu appli xor nxor logic gate design propos design scheme cfunction fig replac basic logic gate bigger logic block point nois immun will weaken cfunction big circuit scheme dcv block feedbackloop elimin influenc circuit nois simul correspond introduct evalu paramet simul setup evalu prove effici propos cir cuit scheme kullback leibler distanc kld adopt quantifi nois immun convent logic gate cent mrf logic gate propos nois toler circuit design kld quantifi differ signal base describ output signal nois input output signal noisi input probabl output logic nois case paramet receiv correspond mean subscript differ signal will shrink kld smaller nois immun stronger smaller kld kld cfunction inv dcvs_block fig general scheme propos dcvs mrf circuit design snr convent gate cent_mrf gate propos gate fig kld circuit scheme inv gate snr convent gate cent_mrf gate propos gate fig kld circuit scheme nand gate simul nois immun evalu order evalu nois immun inv nand xor gate base convent cent mrf propos methodolog simul hspice technolog suppli voltag temper atur input signal coupl level white gaussian nois output signal push matlab kld simul will calcul simul fig fig simul find propos logic gate oper correct snr realiz sum kld valu circuit scheme convent cent mrf propos comput averag kld result kld design decreas averag superior nois immun present transistor number power consumpt tabl transistor number power consumpt cent mrf gate propos inv snr convent gate cent_mrf gate propos gate fig kld circuit scheme xor gate tabl transistor number power consumpt transistor num power cent mrf inv propos inv cent mrf nand propos nand cent mrf xor propos xor nand xor list compar gate propos nois toler gate transistor power consumpt close reason sacrific perform effici nois immun origin purpos compens lose immun achiev overhead conclus paper general circuit scheme nois toler logic design base mrf theori differenti cascod voltag switch dcvs techniqu propos simula tion kld design decreas averag superior nois immun overhead refer nepal bahar mundi patterson zaslavski design nanoscal logic circuit base markov random field journal electron test wey chen chen design implement cost effect probabilist base nois toler vlsi circuit circuit system regular paper ieee transact liu cai navin navin petit general cost effect design structur probabilist base nois toler logic function nanomet cmos technolog eurocon ieee ieee liu design nano scale nois toler cmos logic circuit base probabilist markov random field approach nanosci nanotechnolog letter kullback theori statist courier dover publica tion bhaduri shukla graham gokhal reliabl analysi larg circuit scalabl techniqu tool circuit system regular paper ieee transact lyon vanderkulk tripl modular redund improv comput reliabl ibm journal devel opment abraham siewiorek algorithm accur liabil evalu tripl modular redund network comput ieee transact blumer ehrenfeucht haussler warmuth razor process letter gupta mohapatra park raghunathan roy impact imprecis adder low power approxim comput proceed ieee acm intern symposium low power electron design ieee press yang qiao liu wei yang design multi stage latenc adder detect sequenc depend success calcul circuit system isca ieee intern symposium ieee palem korkmaz kong probabilist cmos pcmos logic nanoscal circuit design intern solid state circuit confer advanc solid state circuit forum markov random field model comput vision springer verlag york 