{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696812114106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696812114106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 08 19:41:54 2023 " "Processing started: Sun Oct 08 19:41:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696812114106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696812114106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696812114106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696812114307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696812114307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab2-behavorial " "Found design unit 1: Lab2-behavorial" {  } { { "Lab2.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/Lab2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696812119226 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Found entity 1: Lab2" {  } { { "Lab2.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/Lab2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696812119226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696812119226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "Timer.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/Timer.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696812119227 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/Timer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696812119227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696812119227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM2-behavorial " "Found design unit 1: FSM2-behavorial" {  } { { "FSM2.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/FSM2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696812119229 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM2 " "Found entity 1: FSM2" {  } { { "FSM2.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/FSM2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696812119229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696812119229 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2 " "Elaborating entity \"Lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696812119245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM2 FSM2:f1 " "Elaborating entity \"FSM2\" for hierarchy \"FSM2:f1\"" {  } { { "Lab2.vhd" "f1" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/Lab2.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696812119246 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done FSM2.vhd(21) " "VHDL Process Statement warning at FSM2.vhd(21): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM2.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/FSM2.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696812119246 "|Lab2|FSM2:f1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done FSM2.vhd(32) " "VHDL Process Statement warning at FSM2.vhd(32): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM2.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/FSM2.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696812119246 "|Lab2|FSM2:f1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done FSM2.vhd(43) " "VHDL Process Statement warning at FSM2.vhd(43): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM2.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/FSM2.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696812119246 "|Lab2|FSM2:f1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ns FSM2.vhd(14) " "VHDL Process Statement warning at FSM2.vhd(14): inferring latch(es) for signal or variable \"ns\", which holds its previous value in one or more paths through the process" {  } { { "FSM2.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/FSM2.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1696812119246 "|Lab2|FSM2:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.c FSM2.vhd(14) " "Inferred latch for \"ns.c\" at FSM2.vhd(14)" {  } { { "FSM2.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/FSM2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696812119246 "|Lab2|FSM2:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.b FSM2.vhd(14) " "Inferred latch for \"ns.b\" at FSM2.vhd(14)" {  } { { "FSM2.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/FSM2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696812119246 "|Lab2|FSM2:f1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.a FSM2.vhd(14) " "Inferred latch for \"ns.a\" at FSM2.vhd(14)" {  } { { "FSM2.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/FSM2.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696812119246 "|Lab2|FSM2:f1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:t1 " "Elaborating entity \"Timer\" for hierarchy \"Timer:t1\"" {  } { { "Lab2.vhd" "t1" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/Lab2.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696812119247 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tick Timer.vhd(32) " "VHDL Process Statement warning at Timer.vhd(32): signal \"tick\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/Timer.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696812119248 "|Lab2|Timer:t1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM2:f1\|ns.a_115 " "Latch FSM2:f1\|ns.a_115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Lab2.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/Lab2.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696812120303 ""}  } { { "FSM2.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/FSM2.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696812120303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM2:f1\|ns.b_98 " "Latch FSM2:f1\|ns.b_98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Lab2.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/Lab2.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696812120303 ""}  } { { "FSM2.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/FSM2.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696812120303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM2:f1\|ns.c_81 " "Latch FSM2:f1\|ns.c_81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Lab2.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/Lab2.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696812120303 ""}  } { { "FSM2.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/FSM2.vhd" 14 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696812120303 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696812120356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696812121670 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696812121670 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "Lab2.vhd" "" { Text "A:/OneDrive/School/College/Junior/Fa23/Digi 2/lab2/Lab2.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696812123081 "|Lab2|start"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696812123081 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696812123081 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696812123081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696812123081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696812123081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696812123089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 08 19:42:03 2023 " "Processing ended: Sun Oct 08 19:42:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696812123089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696812123089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696812123089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696812123089 ""}
