

================================================================
== Vitis HLS Report for 'compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15'
================================================================
* Date:           Wed Dec 14 18:56:28 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        krnl_helm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.44 ns|  2.757 ns|     1.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1343|     1343|  5.968 us|  5.968 us|  1343|  1343|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15  |     1341|     1341|        12|          1|          1|  1331|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      166|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       34|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       99|    -|
|Register             |        -|     -|      335|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      335|      331|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+----+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |mul_4ns_5ns_7_1_1_U90  |mul_4ns_5ns_7_1_1  |        0|   0|  0|  17|    0|
    |mul_4ns_5ns_7_1_1_U91  |mul_4ns_5ns_7_1_1  |        0|   0|  0|  17|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |Total                  |                   |        0|   0|  0|  34|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_4ns_7ns_7ns_11_4_1_U92  |mac_muladd_4ns_7ns_7ns_11_4_1  |  i0 + i1 * i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln34_1_fu_182_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln34_fu_161_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln35_1_fu_238_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln35_fu_299_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln36_fu_232_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln38_1_fu_332_p2     |         +|   0|  0|  14|           7|           7|
    |and_ln34_fu_212_p2       |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n        |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n        |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n        |       and|   0|  0|   2|           2|           2|
    |icmp_ln34_fu_155_p2      |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln35_fu_176_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln36_fu_206_p2      |      icmp|   0|  0|   9|           4|           4|
    |or_ln36_fu_218_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln34_1_fu_188_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln34_2_fu_292_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln34_fu_285_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln35_1_fu_244_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln35_fu_322_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln36_1_fu_315_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln36_fu_224_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln34_fu_200_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 166|          78|          65|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c1_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_c3_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten150_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten169_load  |   9|          2|   11|         22|
    |c1_fu_76                                 |   9|          2|    4|          8|
    |c2_3_fu_68                               |   9|          2|    4|          8|
    |c3_fu_64                                 |   9|          2|    4|          8|
    |indvar_flatten150_fu_72                  |   9|          2|    8|         16|
    |indvar_flatten169_fu_80                  |   9|          2|   11|         22|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  99|         22|   60|        120|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |D_buf_load_reg_446                 |  64|   0|   64|          0|
    |add_ln38_1_reg_421                 |   7|   0|    7|          0|
    |and_ln34_reg_410                   |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |c1_fu_76                           |   4|   0|    4|          0|
    |c2_3_fu_68                         |   4|   0|    4|          0|
    |c3_fu_64                           |   4|   0|    4|          0|
    |icmp_ln34_reg_395                  |   1|   0|    1|          0|
    |icmp_ln35_reg_399                  |   1|   0|    1|          0|
    |indvar_flatten150_fu_72            |   8|   0|    8|          0|
    |indvar_flatten169_fu_80            |  11|   0|   11|          0|
    |mul200_i_reg_456                   |  64|   0|   64|          0|
    |select_ln36_reg_416                |   4|   0|    4|          0|
    |t_load_reg_451                     |  64|   0|   64|          0|
    |zext_ln38_reg_431                  |  11|   0|   64|         53|
    |zext_ln38_reg_431                  |  64|  32|   64|         53|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 335|  32|  388|        106|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15|  return value|
|ap_ext_blocking_n   |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15|  return value|
|ap_str_blocking_n   |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15|  return value|
|ap_int_blocking_n   |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15|  return value|
|grp_fu_174_p_din0   |  out|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15|  return value|
|grp_fu_174_p_din1   |  out|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15|  return value|
|grp_fu_174_p_dout0  |   in|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15|  return value|
|grp_fu_174_p_ce     |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15|  return value|
|D_buf_address0      |  out|   11|   ap_memory|                                                                  D_buf|         array|
|D_buf_ce0           |  out|    1|   ap_memory|                                                                  D_buf|         array|
|D_buf_q0            |   in|   64|   ap_memory|                                                                  D_buf|         array|
|t_address0          |  out|   11|   ap_memory|                                                                      t|         array|
|t_ce0               |  out|    1|   ap_memory|                                                                      t|         array|
|t_q0                |   in|   64|   ap_memory|                                                                      t|         array|
|r_address0          |  out|   11|   ap_memory|                                                                      r|         array|
|r_ce0               |  out|    1|   ap_memory|                                                                      r|         array|
|r_we0               |  out|    1|   ap_memory|                                                                      r|         array|
|r_d0                |  out|   64|   ap_memory|                                                                      r|         array|
+--------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

