Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d8f9a90ca5a94e3d9165f2f764a0909e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Register_Module_behav xil_defaultlib.tb_Register_Module -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 32 [D:/My Files/LTTS/FPGA Training/Projects/AXI_SPI/AXI_SPI.srcs/sources_1/new/Register_Module.vhd:70]
ERROR: [VRFC 10-3353] formal port 'i_rx_empty' has no actual or default value [D:/My Files/LTTS/FPGA Training/Projects/AXI_SPI/AXI_SPI.srcs/sources_1/new/Register_Module.vhd:17]
ERROR: [VRFC 10-3353] formal port 'i_rx_full' has no actual or default value [D:/My Files/LTTS/FPGA Training/Projects/AXI_SPI/AXI_SPI.srcs/sources_1/new/Register_Module.vhd:18]
ERROR: [VRFC 10-3353] formal port 'i_tx_empty' has no actual or default value [D:/My Files/LTTS/FPGA Training/Projects/AXI_SPI/AXI_SPI.srcs/sources_1/new/Register_Module.vhd:19]
ERROR: [VRFC 10-3353] formal port 'i_tx_full' has no actual or default value [D:/My Files/LTTS/FPGA Training/Projects/AXI_SPI/AXI_SPI.srcs/sources_1/new/Register_Module.vhd:20]
ERROR: [VRFC 10-3353] formal port 'i_modf' has no actual or default value [D:/My Files/LTTS/FPGA Training/Projects/AXI_SPI/AXI_SPI.srcs/sources_1/new/Register_Module.vhd:21]
ERROR: [VRFC 10-3353] formal port 'i_slave_mode_select' has no actual or default value [D:/My Files/LTTS/FPGA Training/Projects/AXI_SPI/AXI_SPI.srcs/sources_1/new/Register_Module.vhd:22]
ERROR: [VRFC 10-3353] formal port 'i_rx_fifo' has no actual or default value [D:/My Files/LTTS/FPGA Training/Projects/AXI_SPI/AXI_SPI.srcs/sources_1/new/Register_Module.vhd:25]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_register_module in library work failed.
