

================================================================
== Vitis HLS Report for 'write_ddr_1_Pipeline_2'
================================================================
* Date:           Wed Dec 21 16:46:15 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         2|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      9|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     17|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      14|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      14|     71|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------------+---------+----+---+----+-----+
    |     Instance     |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+--------------+---------+----+---+----+-----+
    |mux_42_8_1_1_U36  |mux_42_8_1_1  |        0|   0|  0|  17|    0|
    +------------------+--------------+---------+----+---+----+-----+
    |Total             |              |        0|   0|  0|  17|    0|
    +------------------+--------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_56_fu_118_p2         |         +|   0|  0|   4|           3|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   1|           1|           1|
    |exitcond4_fu_112_p2        |      icmp|   0|  0|   2|           3|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|   9|           8|           8|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_i_load  |   9|          2|    3|          6|
    |loop_index_i_fu_56                  |   9|          2|    3|          6|
    |ps_ddr_blk_n_W                      |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  45|         10|    9|         18|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |loop_index_i_fu_56       |  3|   0|    3|          0|
    |tmp_s_reg_162            |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 14|   0|   14|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  write_ddr.1_Pipeline_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  write_ddr.1_Pipeline_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  write_ddr.1_Pipeline_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  write_ddr.1_Pipeline_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  write_ddr.1_Pipeline_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  write_ddr.1_Pipeline_2|  return value|
|m_axi_ps_ddr_AWVALID   |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY   |   in|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR    |  out|   32|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWID      |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN     |  out|   32|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE    |  out|    3|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST   |  out|    2|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK    |  out|    2|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE   |  out|    4|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT    |  out|    3|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS     |  out|    4|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION  |  out|    4|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER    |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID    |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY    |   in|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA     |  out|    8|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB     |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST     |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_WID       |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER     |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID   |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY   |   in|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR    |  out|   32|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARID      |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN     |  out|   32|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE    |  out|    3|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST   |  out|    2|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK    |  out|    2|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE   |  out|    4|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT    |  out|    3|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS     |  out|    4|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION  |  out|    4|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER    |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID    |   in|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY    |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA     |   in|    8|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST     |   in|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_RID       |   in|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_RFIFONUM  |   in|   11|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER     |   in|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP     |   in|    2|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID    |   in|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY    |  out|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP     |   in|    2|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_BID       |   in|    1|       m_axi|                  ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER     |   in|    1|       m_axi|                  ps_ddr|       pointer|
|add_ln17               |   in|   32|     ap_none|                add_ln17|        scalar|
|write_index_array_0    |   in|    8|     ap_none|     write_index_array_0|        scalar|
|write_index_array_1    |   in|    8|     ap_none|     write_index_array_1|        scalar|
|write_index_array_2    |   in|    8|     ap_none|     write_index_array_2|        scalar|
|write_index_array_3    |   in|    8|     ap_none|     write_index_array_3|        scalar|
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.27>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%loop_index_i = alloca i32 1"   --->   Operation 5 'alloca' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 10, void @empty_2, void @empty, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%write_index_array_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %write_index_array_3"   --->   Operation 7 'read' 'write_index_array_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%write_index_array_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %write_index_array_2"   --->   Operation 8 'read' 'write_index_array_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%write_index_array_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %write_index_array_1"   --->   Operation 9 'read' 'write_index_array_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%write_index_array_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %write_index_array_0"   --->   Operation 10 'read' 'write_index_array_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln17"   --->   Operation 11 'read' 'add_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln0 = store i3 0, i3 %loop_index_i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index_i_load = load i3 %loop_index_i"   --->   Operation 14 'load' 'loop_index_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ps_ddr_addr = getelementptr i8 %ps_ddr, i32 %add_ln17_read" [clu.c:17]   --->   Operation 15 'getelementptr' 'ps_ddr_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.98ns)   --->   "%exitcond4 = icmp_eq  i3 %loop_index_i_load, i3 4"   --->   Operation 17 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%empty_56 = add i3 %loop_index_i_load, i3 1"   --->   Operation 19 'add' 'empty_56' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond4, void %load-store-loop.i.split, void %update_write_index.exit.exitStub"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_57 = trunc i3 %loop_index_i_load"   --->   Operation 21 'trunc' 'empty_57' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.35ns)   --->   "%tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %write_index_array_0_read, i8 %write_index_array_1_read, i8 %write_index_array_2_read, i8 %write_index_array_3_read, i2 %empty_57"   --->   Operation 22 'mux' 'tmp_s' <Predicate = (!exitcond4)> <Delay = 1.35> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln0 = store i3 %empty_56, i3 %loop_index_i"   --->   Operation 23 'store' 'store_ln0' <Predicate = (!exitcond4)> <Delay = 1.29>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (exitcond4)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 24 [1/1] (7.30ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.m_axi.p1i8, i32 %ps_ddr_addr, i8 %tmp_s, i1 1" [clu.c:17]   --->   Operation 24 'write' 'write_ln17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ps_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ add_ln17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ write_index_array_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ write_index_array_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ write_index_array_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ write_index_array_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index_i             (alloca           ) [ 010]
specinterface_ln0        (specinterface    ) [ 000]
write_index_array_3_read (read             ) [ 000]
write_index_array_2_read (read             ) [ 000]
write_index_array_1_read (read             ) [ 000]
write_index_array_0_read (read             ) [ 000]
add_ln17_read            (read             ) [ 000]
store_ln0                (store            ) [ 000]
br_ln0                   (br               ) [ 000]
loop_index_i_load        (load             ) [ 000]
ps_ddr_addr              (getelementptr    ) [ 011]
specpipeline_ln0         (specpipeline     ) [ 000]
exitcond4                (icmp             ) [ 010]
empty                    (speclooptripcount) [ 000]
empty_56                 (add              ) [ 000]
br_ln0                   (br               ) [ 000]
empty_57                 (trunc            ) [ 000]
tmp_s                    (mux              ) [ 011]
store_ln0                (store            ) [ 000]
write_ln17               (write            ) [ 000]
br_ln0                   (br               ) [ 000]
ret_ln0                  (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ps_ddr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps_ddr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln17">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln17"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="write_index_array_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_index_array_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="write_index_array_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_index_array_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="write_index_array_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_index_array_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="write_index_array_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_index_array_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="loop_index_i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index_i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_index_array_3_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="write_index_array_3_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_index_array_2_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="write_index_array_2_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_index_array_1_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="write_index_array_1_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_index_array_0_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="write_index_array_0_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add_ln17_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln17_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln17_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="1"/>
<pin id="93" dir="0" index="2" bw="8" slack="1"/>
<pin id="94" dir="0" index="3" bw="1" slack="0"/>
<pin id="95" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="3" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="loop_index_i_load_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_i_load/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="ps_ddr_addr_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ps_ddr_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="exitcond4_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="3" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="empty_56_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_56/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="empty_57_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_57/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_s_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="0" index="3" bw="8" slack="0"/>
<pin id="133" dir="0" index="4" bw="8" slack="0"/>
<pin id="134" dir="0" index="5" bw="2" slack="0"/>
<pin id="135" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1005" name="loop_index_i_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="loop_index_i "/>
</bind>
</comp>

<comp id="154" class="1005" name="ps_ddr_addr_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="1"/>
<pin id="156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ps_ddr_addr "/>
</bind>
</comp>

<comp id="162" class="1005" name="tmp_s_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="1"/>
<pin id="164" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="52" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="54" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="84" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="103" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="103" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="78" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="72" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="139"><net_src comp="66" pin="2"/><net_sink comp="128" pin=3"/></net>

<net id="140"><net_src comp="60" pin="2"/><net_sink comp="128" pin=4"/></net>

<net id="141"><net_src comp="124" pin="1"/><net_sink comp="128" pin=5"/></net>

<net id="146"><net_src comp="118" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="56" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="157"><net_src comp="106" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="165"><net_src comp="128" pin="6"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ps_ddr | {2 }
 - Input state : 
	Port: write_ddr.1_Pipeline_2 : ps_ddr | {}
	Port: write_ddr.1_Pipeline_2 : add_ln17 | {1 }
	Port: write_ddr.1_Pipeline_2 : write_index_array_0 | {1 }
	Port: write_ddr.1_Pipeline_2 : write_index_array_1 | {1 }
	Port: write_ddr.1_Pipeline_2 : write_index_array_2 | {1 }
	Port: write_ddr.1_Pipeline_2 : write_index_array_3 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index_i_load : 1
		exitcond4 : 2
		empty_56 : 2
		br_ln0 : 3
		empty_57 : 2
		tmp_s : 3
		store_ln0 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|    mux   |             tmp_s_fu_128            |    0    |    17   |
|----------|-------------------------------------|---------|---------|
|    add   |           empty_56_fu_118           |    0    |    4    |
|----------|-------------------------------------|---------|---------|
|   icmp   |           exitcond4_fu_112          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|          | write_index_array_3_read_read_fu_60 |    0    |    0    |
|          | write_index_array_2_read_read_fu_66 |    0    |    0    |
|   read   | write_index_array_1_read_read_fu_72 |    0    |    0    |
|          | write_index_array_0_read_read_fu_78 |    0    |    0    |
|          |       add_ln17_read_read_fu_84      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |        write_ln17_write_fu_90       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |           empty_57_fu_124           |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    23   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|loop_index_i_reg_147|    3   |
| ps_ddr_addr_reg_154|    8   |
|    tmp_s_reg_162   |    8   |
+--------------------+--------+
|        Total       |   19   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   23   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   19   |    -   |
+-----------+--------+--------+
|   Total   |   19   |   23   |
+-----------+--------+--------+
