# Vitis_hls_Kernel
This project demonstrates a complete Vitis flow for scalar multiplication using a custom HLS kernel, targeting the Xilinx Alveo U200 FPGA. It includes HLS design, xclbin integration, and a C++ host application for execution and testing.
