<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: MachineScheduler.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_1fe169d12ebec5ce69c0b717cdfc5656.html">include</a></li><li class="navelem"><a class="el" href="dir_4e9e743569d9ca400a757fd615b95d89.html">llvm</a></li><li class="navelem"><a class="el" href="dir_49ae8f211f05f6092ba1709b475f836f.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">MachineScheduler.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="MachinePassRegistry_8h_source.html">llvm/CodeGen/MachinePassRegistry.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="RegisterPressure_8h_source.html">llvm/CodeGen/RegisterPressure.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="ScheduleDAGInstrs_8h_source.html">llvm/CodeGen/ScheduleDAGInstrs.h</a>&quot;</code><br/>
<code>#include &lt;memory&gt;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for MachineScheduler.h:</div>
<div class="dyncontent">
<div class="center"><img src="MachineScheduler_8h__incl.png" border="0" usemap="#MachineScheduler_8h" alt=""/></div>
<map name="MachineScheduler_8h" id="MachineScheduler_8h">
<area shape="rect" id="node2" href="MachinePassRegistry_8h.html" title="llvm/CodeGen/MachinePass\lRegistry.h" alt="" coords="192,229,389,271"/><area shape="rect" id="node21" href="RegisterPressure_8h.html" title="llvm/CodeGen/RegisterPressure.h" alt="" coords="2741,80,2976,107"/><area shape="rect" id="node42" href="ScheduleDAGInstrs_8h.html" title="llvm/CodeGen/ScheduleDAGInstrs.h" alt="" coords="2575,155,2825,181"/><area shape="rect" id="node3" href="CodeGen_2Passes_8h.html" title="llvm/CodeGen/Passes.h" alt="" coords="45,415,216,442"/><area shape="rect" id="node10" href="CommandLine_8h.html" title="llvm/Support/CommandLine.h" alt="" coords="577,326,789,353"/><area shape="rect" id="node4" href="Pass_8h.html" title="llvm/Pass.h" alt="" coords="135,572,228,599"/><area shape="rect" id="node8" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="166,497,365,524"/><area shape="rect" id="node5" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="981,647,1155,673"/><area shape="rect" id="node11" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="2192,572,2363,599"/><area shape="rect" id="node13" href="StringMap_8h.html" title="llvm/ADT/StringMap.h" alt="" coords="662,415,821,442"/><area shape="rect" id="node17" href="Twine_8h.html" title="llvm/ADT/Twine.h" alt="" coords="1154,497,1281,524"/><area shape="rect" id="node14" href="Allocator_8h.html" title="llvm/Support/Allocator.h" alt="" coords="1825,497,1999,524"/><area shape="rect" id="node22" href="SparseSet_8h.html" title="llvm/ADT/SparseSet.h" alt="" coords="3010,497,3171,524"/><area shape="rect" id="node26" href="SlotIndexes_8h.html" title="llvm/CodeGen/SlotIndexes.h" alt="" coords="2166,155,2367,181"/><area shape="rect" id="node38" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="2770,229,2955,271"/><area shape="rect" id="node23" href="STLExtras_8h.html" title="llvm/ADT/STLExtras.h" alt="" coords="2547,572,2704,599"/><area shape="rect" id="node27" href="DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="795,572,957,599"/><area shape="rect" id="node28" href="IntervalMap_8h.html" title="llvm/ADT/IntervalMap.h" alt="" coords="2175,415,2343,442"/><area shape="rect" id="node29" href="PointerIntPair_8h.html" title="llvm/ADT/PointerIntPair.h" alt="" coords="2809,497,2986,524"/><area shape="rect" id="node30" href="ilist_8h.html" title="llvm/ADT/ilist.h" alt="" coords="2125,497,2240,524"/><area shape="rect" id="node31" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="2073,237,2306,263"/><area shape="rect" id="node36" href="MachineFunctionPass_8h.html" title="llvm/CodeGen/MachineFunction\lPass.h" alt="" coords="168,319,389,360"/><area shape="rect" id="node37" href="MachineInstrBundle_8h.html" title="llvm/CodeGen/MachineInstr\lBundle.h" alt="" coords="2495,229,2691,271"/><area shape="rect" id="node32" href="MachineBasicBlock_8h.html" title="llvm/CodeGen/MachineBasic\lBlock.h" alt="" coords="2540,319,2743,360"/><area shape="rect" id="node33" href="GraphTraits_8h.html" title="llvm/ADT/GraphTraits.h" alt="" coords="2418,415,2585,442"/><area shape="rect" id="node34" href="MachineInstr_8h.html" title="llvm/CodeGen/MachineInstr.h" alt="" coords="2661,415,2867,442"/><area shape="rect" id="node35" href="ArrayRef_8h.html" title="llvm/ADT/ArrayRef.h" alt="" coords="2536,497,2683,524"/><area shape="rect" id="node39" href="MachineValueType_8h.html" title="llvm/CodeGen/MachineValue\lType.h" alt="" coords="2868,319,3071,360"/><area shape="rect" id="node40" href="CallingConv_8h.html" title="llvm/IR/CallingConv.h" alt="" coords="1305,497,1457,524"/><area shape="rect" id="node41" href="MCRegisterInfo_8h.html" title="llvm/MC/MCRegisterInfo.h" alt="" coords="947,497,1130,524"/><area shape="rect" id="node43" href="SparseMultiSet_8h.html" title="llvm/ADT/SparseMultiSet.h" alt="" coords="3031,237,3222,263"/><area shape="rect" id="node44" href="ScheduleDAG_8h.html" title="llvm/CodeGen/ScheduleDAG.h" alt="" coords="2301,326,2515,353"/><area shape="rect" id="node47" href="TargetSchedule_8h.html" title="llvm/CodeGen/TargetSchedule.h" alt="" coords="1622,326,1847,353"/><area shape="rect" id="node45" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="993,572,1143,599"/><area shape="rect" id="node46" href="TargetLowering_8h.html" title="llvm/Target/TargetLowering.h" alt="" coords="1119,415,1321,442"/><area shape="rect" id="node48" href="MCInstrItineraries_8h.html" title="llvm/MC/MCInstrItineraries.h" alt="" coords="1649,415,1847,442"/><area shape="rect" id="node49" href="MCSchedule_8h.html" title="llvm/MC/MCSchedule.h" alt="" coords="1634,497,1801,524"/><area shape="rect" id="node50" href="TargetSubtargetInfo_8h.html" title="llvm/Target/TargetSubtarget\lInfo.h" alt="" coords="895,408,1094,449"/></map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="MachineScheduler_8h__dep__incl.png" border="0" usemap="#MachineScheduler_8hdep" alt=""/></div>
<map name="MachineScheduler_8hdep" id="MachineScheduler_8hdep">
<area shape="rect" id="node2" href="MachineScheduler_8cpp.html" title="MachineScheduler.cpp" alt="" coords="5,80,171,107"/><area shape="rect" id="node3" href="AArch64Subtarget_8cpp.html" title="AArch64Subtarget.cpp" alt="" coords="195,80,362,107"/><area shape="rect" id="node4" href="HexagonMachineScheduler_8h.html" title="HexagonMachineScheduler.h" alt="" coords="386,80,593,107"/><area shape="rect" id="node7" href="PPCSubtarget_8cpp.html" title="PPCSubtarget.cpp" alt="" coords="617,80,756,107"/><area shape="rect" id="node8" href="R600MachineScheduler_8h.html" title="R600 Machine Scheduler interface. " alt="" coords="871,80,1054,107"/><area shape="rect" id="node9" href="AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="688,155,859,181"/><area shape="rect" id="node5" href="HexagonMachineScheduler_8cpp.html" title="HexagonMachineScheduler.cpp" alt="" coords="181,155,403,181"/><area shape="rect" id="node6" href="HexagonTargetMachine_8cpp.html" title="HexagonTargetMachine.cpp" alt="" coords="427,155,626,181"/><area shape="rect" id="node10" href="AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="883,155,1082,181"/><area shape="rect" id="node11" href="R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="1107,155,1304,181"/></map>
</div>
</div>
<p><a href="MachineScheduler_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1MachineSchedContext.html">llvm::MachineSchedContext</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedRegistry.html">llvm::MachineSchedRegistry</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1MachineSchedPolicy.html">llvm::MachineSchedPolicy</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html">llvm::MachineSchedStrategy</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMutation.html">llvm::ScheduleDAGMutation</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mutate the DAG as a postpass after normal DAG building.  <a href="classllvm_1_1ScheduleDAGMutation.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ReadyQueue.html">llvm::ReadyQueue</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SchedRemainder.html">llvm::SchedRemainder</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Summarize the unscheduled region.  <a href="structllvm_1_1SchedRemainder.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1SchedBoundary.html">llvm::SchedBoundary</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html">llvm::GenericSchedulerBase</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">llvm::GenericSchedulerBase::CandPolicy</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Policy for scheduling the next instruction in the candidate's zone.  <a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">llvm::GenericSchedulerBase::SchedResourceDelta</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status of an instruction's critical resource consumption.  <a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">llvm::GenericSchedulerBase::SchedCandidate</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericScheduler.html">llvm::GenericScheduler</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1PostGenericScheduler.html">llvm::PostGenericScheduler</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of target independent CodeGen pass IDs. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a0081c790ccede18428a2821d166ef6c7"><td class="memItemLeft" align="right" valign="top">cl::opt&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">llvm::ForceTopDown</a></td></tr>
<tr class="separator:a0081c790ccede18428a2821d166ef6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5638cb35554a0468f4c7a860e9c1ab47"><td class="memItemLeft" align="right" valign="top">cl::opt&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">llvm::ForceBottomUp</a></td></tr>
<tr class="separator:a5638cb35554a0468f4c7a860e9c1ab47"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:51 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
