INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhir/Documents/Code-local/comp-arch-labs/Lab-1/Lab-1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1
INFO: [VRFC 10-311] analyzing module MUX4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhir/Documents/Code-local/comp-arch-labs/Lab-1/Lab-1.srcs/sim_1/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
