MESSAGE "Loading State Diagram data..."
MESSAGE "Generating c:\My_Designs\POCP\POCP-5\compile\Task4.vhd from c:\My_Designs\POCP\POCP-5\src\Task4.asf"
MESSAGE "Synthesis attributes will be generated for Synopsys FPGA Express"
FSM2VHDL_WARNING FSM2HDL_4028 "Attribute ENUM_ENCODING is not supported for Symbolic encoding." "c:\My_Designs\POCP\POCP-5\src\Task4.asf" 5
FSM2VHDL_WARNING FSM2HDL_3027 "There is no exit from state S1" "c:\My_Designs\POCP\POCP-5\src\Task4.asf" 13
MESSAGE "Generating interface file..."
MESSAGE "HDL code generation completed. 0 error(s), 2 warning(s)"
MESSAGE "Double-click on error/warning line to see the source of error/warning."
