Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/altera/13.1/PBL1MicroArquitetura/ --output-directory=C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/ --report-file=bsf:C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys.qsys
Progress: Loading PBL1MicroArquitetura/PB1Qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding Buttons [altera_avalon_pio 13.1]
Progress: Parameterizing module Buttons
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding switch [altera_avalon_pio 13.1]
Progress: Parameterizing module switch
Progress: Adding IniciarLCD_0 [IniciarLCD 1.0]
Progress: Parameterizing module IniciarLCD_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: PB1Qsys.Buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: PB1Qsys.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: PB1Qsys.IniciarLCD_0: IniciarLCD_0.conduit_end must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/altera/13.1/PBL1MicroArquitetura/ --output-directory=C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys.html --report-file=sopcinfo:C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys.sopcinfo --report-file=cmp:C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys.cmp --report-file=qip:C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/PB1Qsys.qip --report-file=svd --report-file=regmap:C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/PB1Qsys.regmap --report-file=debuginfo:C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/PB1Qsys.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys.qsys --language=VERILOG
Progress: Loading PBL1MicroArquitetura/PB1Qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding Buttons [altera_avalon_pio 13.1]
Progress: Parameterizing module Buttons
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding switch [altera_avalon_pio 13.1]
Progress: Parameterizing module switch
Progress: Adding IniciarLCD_0 [IniciarLCD 1.0]
Progress: Parameterizing module IniciarLCD_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: PB1Qsys.Buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: PB1Qsys.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: PB1Qsys.IniciarLCD_0: IniciarLCD_0.conduit_end must be exported, or connected to a matching conduit.
Info: PB1Qsys: Generating PB1Qsys "PB1Qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 22 connections
Info: merlin_custom_instruction_transform: After transform: 10 modules, 25 connections
Info: merlin_initial_interconnect_transform: After transform: 6 modules, 20 connections
Info: merlin_translator_transform: After transform: 13 modules, 41 connections
Info: merlin_domain_transform: After transform: 26 modules, 105 connections
Info: merlin_router_transform: After transform: 33 modules, 126 connections
Info: merlin_network_to_switch_transform: After transform: 46 modules, 160 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 48 modules, 207 connections
Info: merlin_hierarchy_transform: After transform: 11 modules, 24 connections
Info: merlin_mm_transform: After transform: 11 modules, 24 connections
Info: merlin_interrupt_mapper_transform: After transform: 12 modules, 27 connections
Info: reset_adaptation_transform: After transform: 14 modules, 35 connections
Warning: PB1Qsys: "No matching role found for nios2_qsys_0_custom_instruction_master_translator:ci_slave:ci_slave_ipending (ipending)"
Warning: PB1Qsys: "No matching role found for nios2_qsys_0_custom_instruction_master_translator:ci_slave:ci_slave_estatus (estatus)"
Warning: PB1Qsys: "No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: PB1Qsys: "No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: nios2_qsys_0: Starting RTL generation for module 'PB1Qsys_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=PB1Qsys_nios2_qsys_0 {--dir=C:/Users/Alexandre R. C/AppData/Local/Temp/alt8248_4380224776835517022.dir/0001_nios2_qsys_0_gen/} --quartus_dir=C:/altera/13.1/quartus --verilog {--config=C:/Users/Alexandre R. C/AppData/Local/Temp/alt8248_4380224776835517022.dir/0001_nios2_qsys_0_gen//PB1Qsys_nios2_qsys_0_processor_configuration.pl}  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2019.12.18 09:37:31 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2019.12.18 09:37:31 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2019.12.18 09:37:31 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2019.12.18 09:37:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2019.12.18 09:37:31 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2019.12.18 09:37:31 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2019.12.18 09:37:31 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2019.12.18 09:37:31 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2019.12.18 09:37:33 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2019.12.18 09:37:33 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2019.12.18 09:37:35 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'PB1Qsys_nios2_qsys_0'
Info: nios2_qsys_0: "PB1Qsys" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'PB1Qsys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=PB1Qsys_onchip_memory2_0 {--dir=C:/Users/Alexandre R. C/AppData/Local/Temp/alt8248_4380224776835517022.dir/0002_onchip_memory2_0_gen/} --quartus_dir=C:/altera/13.1/quartus --verilog {--config=C:/Users/Alexandre R. C/AppData/Local/Temp/alt8248_4380224776835517022.dir/0002_onchip_memory2_0_gen//PB1Qsys_onchip_memory2_0_component_configuration.pl}  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'PB1Qsys_onchip_memory2_0'
Info: onchip_memory2_0: "PB1Qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: Buttons: Starting RTL generation for module 'PB1Qsys_Buttons'
Info: Buttons:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=PB1Qsys_Buttons {--dir=C:/Users/Alexandre R. C/AppData/Local/Temp/alt8248_4380224776835517022.dir/0003_Buttons_gen/} --quartus_dir=C:/altera/13.1/quartus --verilog {--config=C:/Users/Alexandre R. C/AppData/Local/Temp/alt8248_4380224776835517022.dir/0003_Buttons_gen//PB1Qsys_Buttons_component_configuration.pl}  --do_build_sim=0  ]
Info: Buttons: Done RTL generation for module 'PB1Qsys_Buttons'
Info: Buttons: "PB1Qsys" instantiated altera_avalon_pio "Buttons"
Info: jtag_uart_0: Starting RTL generation for module 'PB1Qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=PB1Qsys_jtag_uart_0 {--dir=C:/Users/Alexandre R. C/AppData/Local/Temp/alt8248_4380224776835517022.dir/0004_jtag_uart_0_gen/} --quartus_dir=C:/altera/13.1/quartus --verilog {--config=C:/Users/Alexandre R. C/AppData/Local/Temp/alt8248_4380224776835517022.dir/0004_jtag_uart_0_gen//PB1Qsys_jtag_uart_0_component_configuration.pl}  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'PB1Qsys_jtag_uart_0'
Info: jtag_uart_0: "PB1Qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: switch: Starting RTL generation for module 'PB1Qsys_switch'
Info: switch:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=PB1Qsys_switch {--dir=C:/Users/Alexandre R. C/AppData/Local/Temp/alt8248_4380224776835517022.dir/0005_switch_gen/} --quartus_dir=C:/altera/13.1/quartus --verilog {--config=C:/Users/Alexandre R. C/AppData/Local/Temp/alt8248_4380224776835517022.dir/0005_switch_gen//PB1Qsys_switch_component_configuration.pl}  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'PB1Qsys_switch'
Info: switch: "PB1Qsys" instantiated altera_avalon_pio "switch"
Info: IniciarLCD_0: "PB1Qsys" instantiated IniciarLCD "IniciarLCD_0"
Info: nios2_qsys_0_custom_instruction_master_translator: "PB1Qsys" instantiated altera_customins_master_translator "nios2_qsys_0_custom_instruction_master_translator"
Info: nios2_qsys_0_custom_instruction_master_multi_xconnect: "PB1Qsys" instantiated altera_customins_xconnect "nios2_qsys_0_custom_instruction_master_multi_xconnect"
Info: nios2_qsys_0_custom_instruction_master_multi_slave_translator0: "PB1Qsys" instantiated altera_customins_slave_translator "nios2_qsys_0_custom_instruction_master_multi_slave_translator0"
Info: pipeline_bridge_swap_transform: After transform: 42 modules, 144 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 42 modules, 144 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 42 modules, 144 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 42 modules, 144 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 42 modules, 144 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 42 modules, 144 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 42 modules, 144 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 42 modules, 144 connections
Info: mm_interconnect_0: "PB1Qsys" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "PB1Qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "PB1Qsys" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: PB1Qsys: Done "PB1Qsys" with 24 modules, 37 files, 830931 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
