#ifndef __CMUCAL_SFR_H__
#define __CMUCAL_SFR_H__

#include "../cmucal.h"

/*=================CMUCAL version: S5E9110================================*/

/*====================The section of SFR Block===================*/
enum sfr_block_id {
	APM = SFR_BLOCK_TYPE,
	CHUB,
	CMGP,
	TOP,
	CORE,
	CPUCL0,
	DISPAUD,
	FSYS,
	G3D,
	IS,
	MFCMSCL,
	MIF,
	MODEM,
	PERI,
	VTS,
	end_of_sfr_block,
	num_of_sfr_block = end_of_sfr_block - SFR_BLOCK_TYPE,
};

/*====================The section of SFR===================*/
enum sfr_id {
	PLL_CON0_MUX_CLKCMU_APM_BUS_USER = SFR_TYPE,
	PLL_CON2_MUX_CLKCMU_APM_BUS_USER,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK,
	CLK_CON_DIV_DIV_CLK_APM_BUS,
	CLK_CON_MUX_MUX_CLK_APM_BUS,
	PLL_CON0_MUX_DLL_USER,
	PLL_CON2_MUX_DLL_USER,
	CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS,
	CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS,
	CLK_CON_GAT_CLKCMU_CMGP_BUS,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_GNSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_WLBT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_INTR_GEN_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_WLBT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_WLBT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK,
	CLK_CON_MUX_MUX_CLKCMU_VTS_BUS,
	CLK_CON_GAT_GATE_CLKCMU_VTS_BUS,
	CLK_CON_DIV_CLKCMU_VTS_BUS,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_CMGPALV_IPCLKPORT_PCLK,
	CLK_CON_DIV_CLKCMU_CHUB_BUS,
	PLL_CON0_MUX_CLK_RCO_APM_USER,
	PLL_CON2_MUX_CLK_RCO_APM_USER,
	QCH_CON_APBIF_GPIO_ALIVE_QCH,
	QCH_CON_APBIF_GPIO_CMGPALV_QCH,
	QCH_CON_APBIF_PMU_ALIVE_QCH,
	QCH_CON_APBIF_PMU_INTR_GEN_QCH,
	QCH_CON_APBIF_RTC_QCH,
	QCH_CON_APBIF_TOP_RTC_QCH,
	QCH_CON_APM_CMU_APM_QCH,
	QCH_CON_DTZPC_APM_QCH,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE,
	QCH_CON_GREBEINTEGRATION_QCH_DBG,
	QCH_CON_INTMEM_QCH,
	QCH_CON_LHM_AXI_C_CHUB_QCH,
	QCH_CON_LHM_AXI_C_GNSS_QCH,
	QCH_CON_LHM_AXI_C_MODEM_QCH,
	QCH_CON_LHM_AXI_C_VTS_QCH,
	QCH_CON_LHM_AXI_C_WLBT_QCH,
	QCH_CON_LHM_AXI_P_APM_QCH,
	QCH_CON_LHS_AXI_D_APM_QCH,
	QCH_CON_LHS_AXI_LP_CHUB_QCH,
	QCH_CON_LHS_AXI_LP_VTS_QCH,
	QCH_CON_MAILBOX_APM_AP_QCH,
	QCH_CON_MAILBOX_APM_CHUB_QCH,
	QCH_CON_MAILBOX_APM_CP_QCH,
	QCH_CON_MAILBOX_APM_GNSS_QCH,
	QCH_CON_MAILBOX_APM_VTS_QCH,
	QCH_CON_MAILBOX_APM_WLBT_QCH,
	QCH_CON_MAILBOX_AP_CHUB_QCH,
	QCH_CON_MAILBOX_AP_CP_QCH,
	QCH_CON_MAILBOX_AP_CP_S_QCH,
	QCH_CON_MAILBOX_AP_GNSS_QCH,
	QCH_CON_MAILBOX_AP_WLBT_QCH,
	QCH_CON_MAILBOX_CP_CHUB_QCH,
	QCH_CON_MAILBOX_CP_GNSS_QCH,
	QCH_CON_MAILBOX_CP_WLBT_QCH,
	QCH_CON_MAILBOX_GNSS_CHUB_QCH,
	QCH_CON_MAILBOX_GNSS_WLBT_QCH,
	QCH_CON_MAILBOX_WLBT_ABOX_QCH,
	QCH_CON_MAILBOX_WLBT_CHUB_QCH,
	QCH_CON_PEM_QCH,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH,
	QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH,
	QCH_CON_SPEEDY_APM_QCH,
	QCH_CON_SYSREG_APM_QCH,
	QCH_CON_WDT_APM_QCH,
	PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER,
	PLL_CON2_MUX_CLKCMU_CHUB_BUS_USER,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_P_APM_CHUB_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_LP_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_P_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_D_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_C_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_P_APM_CHUB_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK,
	CLK_CON_DIV_DIV_CLK_CHUB_BUS,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_MUX_MUX_CLK_CHUB_BUS,
	PLL_CON0_MUX_CLK_RCO_CHUB_USER,
	PLL_CON2_MUX_CLK_RCO_CHUB_USER,
	CLK_CON_MUX_CLK_CHUB_TIMER_FCLK,
	CLK_CON_MUX_MUX_CLK_CHUB_USI0,
	CLK_CON_DIV_DIV_CLK_CHUB_USI0,
	CLK_CON_MUX_MUX_CLK_CHUB_I2C0,
	CLK_CON_DIV_DIV_CLK_CHUB_I2C0,
	CLK_CON_MUX_MUX_CLK_CHUB_I2C1,
	CLK_CON_DIV_DIV_CLK_CHUB_I2C1,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_CHUB_RTC_APBIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_GPIO_CMGPALV_CHUB_APBIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK,
	QCH_CON_BAAW_D_CHUB_QCH,
	QCH_CON_BAAW_P_APM_CHUB_QCH,
	QCH_CON_CHUB_CMU_CHUB_QCH,
	QCH_CON_CHUB_RTC_APBIF_QCH,
	QCH_CON_CM4_CHUB_QCH,
	QCH_CON_D_TZPC_CHUB_QCH,
	QCH_CON_GPIO_CMGPALV_CHUB_APBIF_QCH,
	QCH_CON_I2C_CHUB00_QCH,
	QCH_CON_I2C_CHUB01_QCH,
	QCH_CON_LHM_AXI_LP_CHUB_QCH,
	QCH_CON_LHM_AXI_P_CHUB_QCH,
	QCH_CON_LHS_AXI_C_CHUB_QCH,
	QCH_CON_LHS_AXI_D_CHUB_QCH,
	QCH_CON_PDMA_CHUB_QCH,
	QCH_CON_PWM_CHUB_QCH,
	QCH_CON_SWEEPER_D_CHUB_QCH,
	QCH_CON_SWEEPER_P_APM_CHUB_QCH,
	QCH_CON_SYSREG_CHUB_QCH,
	QCH_CON_TIMER_CHUB_QCH,
	QCH_CON_USI_CHUB00_QCH,
	QCH_CON_WDT_CHUB_QCH,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK,
	CLK_CON_MUX_MUX_CLK_CMGP_ADC,
	CLK_CON_DIV_DIV_CLK_CMGP_ADC,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_DTZPC_CMGP_IPCLKPORT_PCLK,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C0,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C0,
	CLK_CON_MUX_MUX_CLK_CMGP_USI0,
	CLK_CON_DIV_DIV_CLK_CMGP_USI0,
	CLK_CON_MUX_MUX_CLK_CMGP_USI1,
	CLK_CON_DIV_DIV_CLK_CMGP_USI1,
	CLK_CON_MUX_MUX_CLK_CMGP_USI2,
	CLK_CON_DIV_DIV_CLK_CMGP_USI2,
	CLK_CON_MUX_MUX_CLK_CMGP_USI3,
	CLK_CON_DIV_DIV_CLK_CMGP_USI3,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C1,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C1,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C2,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C2,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C3,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C3,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK,
	QCH_CON_ADC_CMGP_QCH_S0,
	QCH_CON_ADC_CMGP_QCH_S1,
	DMYQCH_CON_ADC_CMGP_QCH_ADC,
	QCH_CON_CMGP_CMU_CMGP_QCH,
	QCH_CON_DTZPC_CMGP_QCH,
	QCH_CON_GPIO_CMGP_QCH,
	QCH_CON_I2C_CMGP0_QCH,
	QCH_CON_I2C_CMGP1_QCH,
	QCH_CON_I2C_CMGP2_QCH,
	QCH_CON_I2C_CMGP3_QCH,
	QCH_CON_I2C_CMGP4_QCH,
	QCH_CON_I2C_CMGP5_QCH,
	QCH_CON_I2C_CMGP6_QCH,
	QCH_CON_SYSREG_CMGP_QCH,
	QCH_CON_SYSREG_CMGP2CHUB_QCH,
	QCH_CON_SYSREG_CMGP2CP_QCH,
	QCH_CON_SYSREG_CMGP2GNSS_QCH,
	QCH_CON_SYSREG_CMGP2PMU_AP_QCH,
	QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH,
	QCH_CON_SYSREG_CMGP2WLBT_QCH,
	QCH_CON_USI_CMGP0_QCH,
	QCH_CON_USI_CMGP1_QCH,
	QCH_CON_USI_CMGP2_QCH,
	QCH_CON_USI_CMGP3_QCH,
	CLK_CON_MUX_MUX_CLKCMU_DISPAUD_DISP,
	CLK_CON_GAT_GATE_CLKCMU_DISPAUD_DISP,
	CLK_CON_DIV_CLKCMU_DISPAUD_DISP,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS,
	CLK_CON_DIV_CLKCMU_FSYS_BUS,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0,
	CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK,
	CLK_CON_MUX_MUX_CLKCMU_PERI_BUS,
	CLK_CON_GAT_GATE_CLKCMU_PERI_BUS,
	CLK_CON_DIV_CLKCMU_PERI_BUS,
	CLK_CON_MUX_MUX_CLKCMU_PERI_IP,
	CLK_CON_GAT_GATE_CLKCMU_PERI_IP,
	CLK_CON_DIV_CLKCMU_PERI_IP,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS,
	CLK_CON_DIV_CLKCMU_APM_BUS,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD,
	CLK_CON_DIV_CLKCMU_CIS_CLK0,
	CLK_CON_DIV_CLKCMU_CIS_CLK1,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1,
	CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK,
	CLK_CON_MUX_MUX_CMU_CMUREF,
	CLK_CON_MUX_MUX_CLK_CMU_CMUREF,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS,
	PLL_CON0_PLL_SHARED0,
	PLL_LOCKTIME_PLL_SHARED0,
	PLL_CON0_PLL_SHARED1,
	PLL_LOCKTIME_PLL_SHARED1,
	CLK_CON_DIV_PLL_SHARED0_DIV3,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG,
	CLK_CON_DIV_PLL_SHARED0_DIV2,
	CLK_CON_DIV_PLL_SHARED0_DIV4,
	CLK_CON_DIV_PLL_SHARED1_DIV2,
	CLK_CON_DIV_PLL_SHARED1_DIV4,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP,
	CLK_CON_DIV_CLKCMU_MIF_BUSP,
	CLK_CON_DIV_PLL_SHARED1_DIV3,
	PLL_CON0_PLL_MMC,
	PLL_CON3_PLL_MMC,
	PLL_LOCKTIME_PLL_MMC,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD,
	CLK_CON_DIV_CLKCMU_FSYS_USB20DRD,
	CLK_CON_DIV_CLKCMU_IS_BUS,
	CLK_CON_MUX_MUX_CLKCMU_IS_BUS,
	CLK_CON_GAT_GATE_CLKCMU_IS_BUS,
	CLK_CON_DIV_CLKCMU_IS_VRA,
	CLK_CON_MUX_MUX_CLKCMU_IS_VRA,
	CLK_CON_GAT_GATE_CLKCMU_IS_VRA,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_G3D_BUS,
	CLK_CON_DIV_CLKCMU_G3D_BUS,
	CLK_CON_MUX_MUX_CLKCMU_G3D_BUS,
	CLK_CON_GAT_GATE_CLKCMU_DISPAUD_CPU,
	CLK_CON_DIV_CLKCMU_DISPAUD_CPU,
	CLK_CON_MUX_MUX_CLKCMU_DISPAUD_CPU,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MSCL,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MFC,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MSCL,
	CLK_CON_DIV_CLKCMU_PERI_UART,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART,
	CLK_CON_DIV_CLKCMU_OTP,
	CLK_CON_GAT_CLK_BLK_CMU_UID_OTP_IPCLKPORT_CLK,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS,
	CLK_CON_DIV_CLKCMU_CORE_BUS,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2,
	CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK,
	CLK_CON_MUX_MUX_CLKCMU_CORE_SSS,
	CLK_CON_GAT_GATE_CLKCMU_CORE_SSS,
	CLK_CON_DIV_CLKCMU_CORE_SSS,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH,
	DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS0,
	DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS1,
	DMYQCH_CON_OTP_QCH,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER,
	PLL_CON2_MUX_CLKCMU_CORE_BUS_USER,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP,
	CLK_CON_MUX_MUX_CLK_CORE_GIC,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_DIT_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_DIT_IPCLKPORT_ICLKL2A,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_IS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_FSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_MODEM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_MODEM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_ABOX_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CHUB_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_DISPAUD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_FSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GNSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_IS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MODEM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_WLBT_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_OCC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_P_CORE,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK,
	PLL_CON0_MUX_CLKCMU_CORE_SSS_USER,
	PLL_CON2_MUX_CLKCMU_CORE_SSS_USER,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_SSS_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_MCLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_MCLK_P_CORE,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_MCLK,
	QCH_CON_ADM_AHB_SSS_QCH,
	QCH_CON_BAAW_P_CHUB_QCH,
	QCH_CON_BAAW_P_GNSS_QCH,
	QCH_CON_BAAW_P_MODEM_QCH,
	QCH_CON_BAAW_P_VTS_QCH,
	QCH_CON_BAAW_P_WLBT_QCH,
	QCH_CON_CORE_CMU_CORE_QCH,
	QCH_CON_DIT_QCH,
	QCH_CON_D_TZPC_CORE_QCH,
	QCH_CON_GIC400_AIHWACG_QCH,
	QCH_CON_LHM_AXI_D0_MODEM_QCH,
	QCH_CON_LHM_AXI_D1_MODEM_QCH,
	QCH_CON_LHM_AXI_D_ABOX_QCH,
	QCH_CON_LHM_AXI_D_APM_QCH,
	QCH_CON_LHM_AXI_D_CHUB_QCH,
	QCH_CON_LHM_AXI_D_CPUCL0_QCH,
	QCH_CON_LHM_AXI_D_CSSYS_QCH,
	QCH_CON_LHM_AXI_D_DPU_QCH,
	QCH_CON_LHM_AXI_D_FSYS_QCH,
	QCH_CON_LHM_AXI_D_G3D_QCH,
	QCH_CON_LHM_AXI_D_GNSS_QCH,
	QCH_CON_LHM_AXI_D_IS_QCH,
	QCH_CON_LHM_AXI_D_MFCMSCL_QCH,
	QCH_CON_LHM_AXI_D_VTS_QCH,
	QCH_CON_LHM_AXI_D_WLBT_QCH,
	QCH_CON_LHS_AXI_P_APM_QCH,
	QCH_CON_LHS_AXI_P_CHUB_QCH,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH,
	QCH_CON_LHS_AXI_P_DISPAUD_QCH,
	QCH_CON_LHS_AXI_P_FSYS_QCH,
	QCH_CON_LHS_AXI_P_G3D_QCH,
	QCH_CON_LHS_AXI_P_GNSS_QCH,
	QCH_CON_LHS_AXI_P_IS_QCH,
	QCH_CON_LHS_AXI_P_MFCMSCL_QCH,
	QCH_CON_LHS_AXI_P_MODEM_QCH,
	QCH_CON_LHS_AXI_P_PERI_QCH,
	QCH_CON_LHS_AXI_P_VTS_QCH,
	QCH_CON_LHS_AXI_P_WLBT_QCH,
	QCH_CON_PDMA_CORE_QCH,
	DMYQCH_CON_RSTNSYNC_CLK_CORE_BUSP_OCC_QCH,
	QCH_CON_RTIC_QCH,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH,
	QCH_CON_SIREX_QCH,
	QCH_CON_SPDMA_CORE_QCH,
	QCH_CON_SSS_QCH,
	QCH_CON_SYSREG_CORE_QCH,
	QCH_CON_TREX_D_CORE_QCH,
	QCH_CON_TREX_D_NRT_QCH,
	QCH_CON_TREX_P_CORE_QCH,
	PLL_CON0_PLL_CPUCL0,
	PLL_LOCKTIME_PLL_CPUCL0,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	PLL_CON2_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER,
	PLL_CON2_MUX_CLKCMU_CPUCL0_DBG_USER,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GATE_CLK_CLUSTER0_CPU,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CSSYS_MIF_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_AHB_G_CSSYS_SSS_IPCLKPORT_HCLKS,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_ACLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_CNTCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLKDBG,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLKDBG_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS,
	DMYQCH_CON_CLUSTER0_QCH_CPU,
	DMYQCH_CON_CLUSTER0_QCH_DBG,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH,
	DMYQCH_CON_CSSYS_DBG_QCH,
	QCH_CON_DUMP_PC_CPUCL0_QCH,
	QCH_CON_D_TZPC_CPUCL0_QCH,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH,
	QCH_CON_LHS_AXI_D_CPUCL0_QCH,
	QCH_CON_LHS_AXI_D_CSSYS_QCH,
	QCH_CON_SECJTAG_QCH,
	QCH_CON_SYSREG_CPUCL0_QCH,
	CLK_CON_DIV_DIV_CLK_AUD_CPU,
	CLK_CON_MUX_MUX_CLK_AUD_CPU,
	PLL_CON0_MUX_CLKCMU_DISPAUD_CPU_USER,
	PLL_CON2_MUX_CLKCMU_DISPAUD_CPU_USER,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_ASB,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_AUD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_WDT_AUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DFTMUX_DISPAUD_IPCLKPORT_AUD_CODEC_MCLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_ABOX_IPCLKPORT_CLK,
	PLL_CON0_MUX_CLKCMU_DISPAUD_DISP_USER,
	PLL_CON2_MUX_CLKCMU_DISPAUD_DISP_USER,
	CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP,
	PLL_CON0_PLL_AUD,
	PLL_CON3_PLL_AUD,
	PLL_LOCKTIME_PLL_AUD,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_DISP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SYSREG_DISPAUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHM_AXI_P_DISPAUD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_DISPAUD_CMU_DISPAUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_ABOX_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_DPU_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_DBG,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DECON,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DPP,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DMA,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_CA7,
	CLK_CON_DIV_DIV_CLK_AUD_BUS,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_GPIO_DISPAUD_IPCLKPORT_PCLK,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK,
	CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY,
	CLK_CON_MUX_MUX_CLK_AUD_FM,
	CLK_CON_DIV_DIV_CLK_AUD_FM,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_D_TZPC_DISPAUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_SPDY,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_ABOX_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS,
	CLK_CON_DIV_DIV_CLK_AUD_DMIC,
	CLK_CON_DIV_DIV_CLK_AUD_MCLK,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DMIC_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_IRQ,
	PLL_CON0_MUX_TICK_USB_USER,
	PLL_CON2_MUX_TICK_USB_USER,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_OSC_SPDY,
	DMYQCH_CON_ABOX_QCH_CPU,
	QCH_CON_ABOX_QCH_S_ACLK,
	QCH_CON_ABOX_QCH_S_BCLK0,
	QCH_CON_ABOX_QCH_S_BCLK1,
	QCH_CON_ABOX_QCH_S_BCLK2,
	DMYQCH_CON_ABOX_QCH_FM,
	DMYQCH_CON_ABOX_QCH_S_IRQ,
	QCH_CON_DISPAUD_CMU_DISPAUD_QCH,
	DMYQCH_CON_DMIC_QCH,
	QCH_CON_DPU_QCH_S_DPP,
	QCH_CON_DPU_QCH_S_DMA,
	QCH_CON_DPU_QCH_S_DECON,
	QCH_CON_D_TZPC_DISPAUD_QCH,
	QCH_CON_GPIO_DISPAUD_QCH,
	QCH_CON_LHM_AXI_P_DISPAUD_QCH,
	QCH_CON_LHS_AXI_D_ABOX_QCH,
	QCH_CON_LHS_AXI_D_DPU_QCH,
	QCH_CON_PPMU_ABOX_QCH,
	QCH_CON_PPMU_DPU_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH,
	QCH_CON_SMMU_ABOX_QCH,
	QCH_CON_SMMU_DPU_QCH,
	QCH_CON_SYSREG_DISPAUD_QCH,
	QCH_CON_WDT_AUD_QCH,
	PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER,
	PLL_CON2_MUX_CLKCMU_FSYS_BUS_USER,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER,
	PLL_CON2_MUX_CLKCMU_FSYS_MMC_CARD_USER,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER,
	PLL_CON2_MUX_CLKCMU_FSYS_MMC_EMBD_USER,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHM_AXI_P_FSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHS_AXI_D_FSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK,
	PLL_CON0_MUX_CLKCMU_FSYS_USB20DRD_USER,
	PLL_CON2_MUX_CLKCMU_FSYS_USB20DRD_USER,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26,
	QCH_CON_D_TZPC_FSYS_QCH,
	QCH_CON_FSYS_CMU_FSYS_QCH,
	QCH_CON_GPIO_FSYS_QCH,
	QCH_CON_LHM_AXI_P_FSYS_QCH,
	QCH_CON_LHS_AXI_D_FSYS_QCH,
	QCH_CON_MMC_CARD_QCH,
	QCH_CON_MMC_EMBD_QCH,
	QCH_CON_PPMU_FSYS_QCH,
	QCH_CON_SYSREG_FSYS_QCH,
	QCH_CON_USB20DRD_TOP_QCH_LINK,
	QCH_CON_USB20DRD_TOP_QCH_20CTRL,
	DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK,
	PLL_CON0_MUX_CLKCMU_G3D_BUS_USER,
	PLL_CON2_MUX_CLKCMU_G3D_BUS_USER,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKM,
	QCH_CON_D_TZPC_G3D_QCH,
	DMYQCH_CON_G3D_QCH,
	QCH_CON_G3D_CMU_G3D_QCH,
	QCH_CON_LHM_AXI_P_G3D_QCH,
	QCH_CON_LHS_AXI_D_G3D_QCH,
	QCH_CON_SYSREG_G3D_QCH,
	PLL_CON0_MUX_CLKCMU_IS_BUS_USER,
	PLL_CON2_MUX_CLKCMU_IS_BUS_USER,
	CLK_CON_DIV_DIV_CLK_IS_BUSP,
	PLL_CON0_MUX_CLKCMU_IS_VRA_USER,
	PLL_CON2_MUX_CLKCMU_IS_VRA_USER,
	CLK_CON_GAT_CLK_BLK_IS_UID_IS_CMU_IS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_VRA_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_SYSREG_IS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHM_AXI_P_IS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHS_AXI_D_IS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCM_VRA,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCS_VRA,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_PPMU_IS,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_PCLK_PPMU_IS,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_SMMU_IS,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_ISP,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_VRA,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_D_IS,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_MCSC,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_D_TZPC_IS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKS,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKS,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKS,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKS,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKS,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKS,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_P_IS,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS0,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS1,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_CLK_CSIS0,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKS,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS_DMA,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKM,
	QCH_CON_D_TZPC_IS_QCH,
	QCH_CON_IS_CMU_IS_QCH,
	QCH_CON_LHM_AXI_P_IS_QCH,
	QCH_CON_LHS_AXI_D_IS_QCH,
	QCH_CON_SYSREG_IS_QCH,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_ISP,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_VRA,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_SMMU_IS,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_MCSC,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_PPMU_IS,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_DMA,
	CLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_MSCL_USER,
	PLL_CON2_MUX_CLKCMU_MFCMSCL_MSCL_USER,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER,
	PLL_CON2_MUX_CLKCMU_MFCMSCL_MFC_USER,
	CLK_CON_GAT_CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_M2M_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MSCL_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_D_TZPC_MFCMSCL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_JPEG_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_NS_MFCMSCL_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_S_MFCMSCL_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSMMU_MFCMSCL_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MCSC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_M2M_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKS,
	QCH_CON_D_TZPC_MFCMSCL_QCH,
	QCH_CON_JPEG_QCH,
	QCH_CON_LHM_AXI_P_MFCMSCL_QCH,
	QCH_CON_LHS_AXI_D_MFCMSCL_QCH,
	QCH_CON_M2M_QCH,
	QCH_CON_MCSC_QCH,
	QCH_CON_MFC_QCH,
	QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH,
	QCH_CON_PPMU_MFCMSCL_QCH,
	QCH_CON_SYSMMU_MFCMSCL_QCH,
	QCH_CON_SYSREG_MFCMSCL_QCH,
	CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X,
	CLK_CON_MUX_MUX_MIF_CMUREF,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_DIV_CLK_MIF_BUSD,
	PLL_CON0_PLL_MIF,
	PLL_LOCKTIME_PLL_MIF,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER,
	PLL_CON2_MUX_CLKCMU_MIF_BUSP_USER,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH,
	QCH_CON_DMC_QCH,
	QCH_CON_D_TZPC_MIF_QCH,
	QCH_CON_MIF_CMU_MIF_QCH,
	QCH_CON_PPMU_DMC_CPU_QCH,
	QCH_CON_QE_DMC_CPU_QCH,
	QCH_CON_SYSREG_MIF_QCH,
	CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK,
	QCH_CON_MODEM_CMU_MODEM_QCH,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK,
	PLL_CON0_MUX_CLKCMU_PERI_BUS_USER,
	PLL_CON2_MUX_CLKCMU_PERI_BUS_USER,
	PLL_CON0_MUX_CLKCMU_PERI_IP_USER,
	PLL_CON2_MUX_CLKCMU_PERI_IP_USER,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_CLUSTER0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK,
	CLK_CON_GAT_GATE_CLK_PERI_HSI2C,
	CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C,
	CLK_CON_DIV_DIV_CLK_PERI_HSI2C,
	CLK_CON_DIV_DIV_CLK_PERI_SPI,
	CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C,
	CLK_CON_DIV_DIV_CLK_PERI_USI00_USI,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK,
	PLL_CON0_MUX_CLKCMU_PERI_UART_USER,
	PLL_CON2_MUX_CLKCMU_PERI_UART_USER,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK,
	CLK_CON_MUX_MUX_CLK_PERI_USI00_USI,
	CLK_CON_MUX_MUX_CLK_PERI_SPI,
	CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
	QCH_CON_BUSIF_TMU_QCH,
	QCH_CON_D_TZPC_PERI_QCH,
	QCH_CON_GPIO_PERI_QCH,
	QCH_CON_I2C_0_QCH,
	QCH_CON_I2C_1_QCH,
	QCH_CON_I2C_2_QCH,
	QCH_CON_LHM_AXI_P_PERI_QCH,
	QCH_CON_MCT_QCH,
	QCH_CON_OTP_CON_TOP_QCH,
	QCH_CON_PERI_CMU_PERI_QCH,
	QCH_CON_PWM_MOTOR_QCH,
	QCH_CON_SYSREG_PERI_QCH,
	QCH_CON_USI00_I2C_QCH,
	QCH_CON_USI00_USI_QCH,
	QCH_CON_USI_I2C_0_QCH,
	QCH_CON_USI_SPI_QCH,
	QCH_CON_USI_UART_QCH,
	QCH_CON_WDT_CLUSTER0_QCH,
	PLL_CON0_MUX_CLKCMU_VTS_BUS_USER,
	PLL_CON2_MUX_CLKCMU_VTS_BUS_USER,
	CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_DIV2,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_P_VTS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_LP_VTS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK,
	CLK_CON_MUX_MUX_CLK_VTS_BUS,
	CLK_CON_DIV_DIV_CLK_VTS_BUS,
	PLL_CON0_MUX_CLK_RCO_VTS_USER,
	PLL_CON2_MUX_CLK_RCO_VTS_USER,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK,
	QCH_CON_BAAW_C_VTS_QCH,
	QCH_CON_BAAW_D_VTS_QCH,
	QCH_CON_CORTEXM4INTEGRATION_QCH,
	QCH_CON_DMIC_AHB0_QCH,
	QCH_CON_DMIC_AHB1_QCH,
	QCH_CON_DMIC_IF_QCH_PCLK,
	DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK,
	QCH_CON_D_TZPC_VTS_QCH,
	QCH_CON_GPIO_VTS_QCH,
	QCH_CON_HWACG_SYS_DMIC0_QCH,
	QCH_CON_HWACG_SYS_DMIC1_QCH,
	QCH_CON_LHM_AXI_LP_VTS_QCH,
	QCH_CON_LHM_AXI_P_VTS_QCH,
	QCH_CON_LHS_AXI_C_VTS_QCH,
	QCH_CON_LHS_AXI_D_VTS_QCH,
	QCH_CON_MAILBOX_ABOX_VTS_QCH,
	QCH_CON_MAILBOX_AP_VTS_QCH,
	QCH_CON_SWEEPER_C_VTS_QCH,
	QCH_CON_SWEEPER_D_VTS_QCH,
	QCH_CON_SYSREG_VTS_QCH,
	QCH_CON_TIMER_QCH,
	QCH_CON_VTS_CMU_VTS_QCH,
	QCH_CON_WDT_VTS_QCH,
	DMYQCH_CON_U_DMIC_CLK_MUX_QCH,
/*====================The section of controller option SFR===================*/
	APM_CMU_APM_CONTROLLER_OPTION,
	CHUB_CMU_CHUB_CONTROLLER_OPTION,
	CMGP_CMU_CMGP_CONTROLLER_OPTION,
	CMU_CMU_TOP_CONTROLLER_OPTION,
	CORE_CMU_CORE_CONTROLLER_OPTION,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION,
	DISPAUD_CMU_DISPAUD_CONTROLLER_OPTION,
	FSYS_CMU_FSYS_CONTROLLER_OPTION,
	G3D_CMU_G3D_CONTROLLER_OPTION,
	IS_CMU_IS_CONTROLLER_OPTION,
	MFCMSCL_CMU_MFCMSCL_CONTROLLER_OPTION,
	MIF_CMU_MIF_CONTROLLER_OPTION,
	MODEM_CMU_MODEM_CONTROLLER_OPTION,
	PERI_CMU_PERI_CONTROLLER_OPTION,
	VTS_CMU_VTS_CONTROLLER_OPTION,
	end_of_sfr,
	num_of_sfr = end_of_sfr - SFR_TYPE,
};

/*====================The section of SFR access===================*/
enum sfr_access_id {
	PLL_CON0_MUX_CLKCMU_APM_BUS_USER_BUSY = SFR_ACCESS_TYPE,
	PLL_CON0_MUX_CLKCMU_APM_BUS_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_APM_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_BUS_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_BUS_DIVRATIO,
	CLK_CON_MUX_MUX_CLK_APM_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_APM_BUS_SELECT,
	PLL_CON0_MUX_DLL_USER_BUSY,
	PLL_CON0_MUX_DLL_USER_MUX_SEL,
	PLL_CON2_MUX_DLL_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_CMGP_BUS_CG_VAL,
	CLK_CON_GAT_CLKCMU_CMGP_BUS_MANUAL,
	CLK_CON_GAT_CLKCMU_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_GNSS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_GNSS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_GNSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_WLBT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_WLBT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_WLBT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_WLBT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_WLBT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_WLBT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_WLBT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_VTS_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_VTS_BUS_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_CMGPALV_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_CMGPALV_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_CMGPALV_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CHUB_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CHUB_BUS_DIVRATIO,
	PLL_CON0_MUX_CLK_RCO_APM_USER_BUSY,
	PLL_CON0_MUX_CLK_RCO_APM_USER_MUX_SEL,
	PLL_CON2_MUX_CLK_RCO_APM_USER_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_GPIO_CMGPALV_QCH_ENABLE,
	QCH_CON_APBIF_GPIO_CMGPALV_QCH_CLOCK_REQ,
	QCH_CON_APBIF_GPIO_CMGPALV_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_GPIO_CMGPALV_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE,
	QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_PMU_INTR_GEN_QCH_ENABLE,
	QCH_CON_APBIF_PMU_INTR_GEN_QCH_CLOCK_REQ,
	QCH_CON_APBIF_PMU_INTR_GEN_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_RTC_QCH_ENABLE,
	QCH_CON_APBIF_RTC_QCH_CLOCK_REQ,
	QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_TOP_RTC_QCH_ENABLE,
	QCH_CON_APBIF_TOP_RTC_QCH_CLOCK_REQ,
	QCH_CON_APBIF_TOP_RTC_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_TOP_RTC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APM_CMU_APM_QCH_ENABLE,
	QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ,
	QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL,
	QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DTZPC_APM_QCH_ENABLE,
	QCH_CON_DTZPC_APM_QCH_CLOCK_REQ,
	QCH_CON_DTZPC_APM_QCH_EXPIRE_VAL,
	QCH_CON_DTZPC_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_ENABLE,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_CLOCK_REQ,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_EXPIRE_VAL,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_IGNORE_FORCE_PM_EN,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_ENABLE,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_CLOCK_REQ,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_EXPIRE_VAL,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_IGNORE_FORCE_PM_EN,
	QCH_CON_INTMEM_QCH_ENABLE,
	QCH_CON_INTMEM_QCH_CLOCK_REQ,
	QCH_CON_INTMEM_QCH_EXPIRE_VAL,
	QCH_CON_INTMEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_C_CHUB_QCH_ENABLE,
	QCH_CON_LHM_AXI_C_CHUB_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_C_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_C_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_C_GNSS_QCH_ENABLE,
	QCH_CON_LHM_AXI_C_GNSS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_C_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_C_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_C_MODEM_QCH_ENABLE,
	QCH_CON_LHM_AXI_C_MODEM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_C_MODEM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_C_MODEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_C_VTS_QCH_ENABLE,
	QCH_CON_LHM_AXI_C_VTS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_C_VTS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_C_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_C_WLBT_QCH_ENABLE,
	QCH_CON_LHM_AXI_C_WLBT_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_C_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_C_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_APM_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_APM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_APM_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_APM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_LP_CHUB_QCH_ENABLE,
	QCH_CON_LHS_AXI_LP_CHUB_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_LP_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_LP_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_LP_VTS_QCH_ENABLE,
	QCH_CON_LHS_AXI_LP_VTS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_LP_VTS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_LP_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_AP_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_AP_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_CHUB_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_CHUB_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_CP_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_CP_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_CP_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_CP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_GNSS_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_GNSS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_VTS_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_VTS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_VTS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_WLBT_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_WLBT_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_CHUB_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_CHUB_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_CP_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_CP_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_CP_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_CP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_CP_S_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_CP_S_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_CP_S_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_CP_S_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_GNSS_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_GNSS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_WLBT_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_WLBT_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_CP_CHUB_QCH_ENABLE,
	QCH_CON_MAILBOX_CP_CHUB_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_CP_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_CP_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_CP_GNSS_QCH_ENABLE,
	QCH_CON_MAILBOX_CP_GNSS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_CP_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_CP_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_CP_WLBT_QCH_ENABLE,
	QCH_CON_MAILBOX_CP_WLBT_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_CP_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_CP_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_GNSS_CHUB_QCH_ENABLE,
	QCH_CON_MAILBOX_GNSS_CHUB_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_GNSS_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_GNSS_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_GNSS_WLBT_QCH_ENABLE,
	QCH_CON_MAILBOX_GNSS_WLBT_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_GNSS_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_GNSS_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_WLBT_ABOX_QCH_ENABLE,
	QCH_CON_MAILBOX_WLBT_ABOX_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_WLBT_ABOX_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_WLBT_ABOX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_WLBT_CHUB_QCH_ENABLE,
	QCH_CON_MAILBOX_WLBT_CHUB_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_WLBT_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_WLBT_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PEM_QCH_ENABLE,
	QCH_CON_PEM_QCH_CLOCK_REQ,
	QCH_CON_PEM_QCH_EXPIRE_VAL,
	QCH_CON_PEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SPEEDY_APM_QCH_ENABLE,
	QCH_CON_SPEEDY_APM_QCH_CLOCK_REQ,
	QCH_CON_SPEEDY_APM_QCH_EXPIRE_VAL,
	QCH_CON_SPEEDY_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_APM_QCH_ENABLE,
	QCH_CON_SYSREG_APM_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_APM_QCH_ENABLE,
	QCH_CON_WDT_APM_QCH_CLOCK_REQ,
	QCH_CON_WDT_APM_QCH_EXPIRE_VAL,
	QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN,
	PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_CHUB_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_P_APM_CHUB_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_P_APM_CHUB_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_P_APM_CHUB_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_LP_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_LP_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_LP_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_P_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_P_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_P_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_D_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_D_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_D_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_C_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_C_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_C_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_P_APM_CHUB_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_P_APM_CHUB_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_P_APM_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CHUB_BUS_BUSY,
	CLK_CON_DIV_DIV_CLK_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CHUB_BUS_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CHUB_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CHUB_BUS_SELECT,
	PLL_CON0_MUX_CLK_RCO_CHUB_USER_BUSY,
	PLL_CON0_MUX_CLK_RCO_CHUB_USER_MUX_SEL,
	PLL_CON2_MUX_CLK_RCO_CHUB_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_CLK_CHUB_TIMER_FCLK_BUSY,
	CLK_CON_MUX_CLK_CHUB_TIMER_FCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_CLK_CHUB_TIMER_FCLK_SELECT,
	CLK_CON_MUX_MUX_CLK_CHUB_USI0_BUSY,
	CLK_CON_MUX_MUX_CLK_CHUB_USI0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CHUB_USI0_SELECT,
	CLK_CON_DIV_DIV_CLK_CHUB_USI0_BUSY,
	CLK_CON_DIV_DIV_CLK_CHUB_USI0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CHUB_USI0_DIVRATIO,
	CLK_CON_MUX_MUX_CLK_CHUB_I2C0_BUSY,
	CLK_CON_MUX_MUX_CLK_CHUB_I2C0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CHUB_I2C0_SELECT,
	CLK_CON_DIV_DIV_CLK_CHUB_I2C0_BUSY,
	CLK_CON_DIV_DIV_CLK_CHUB_I2C0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CHUB_I2C0_DIVRATIO,
	CLK_CON_MUX_MUX_CLK_CHUB_I2C1_BUSY,
	CLK_CON_MUX_MUX_CLK_CHUB_I2C1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CHUB_I2C1_SELECT,
	CLK_CON_DIV_DIV_CLK_CHUB_I2C1_BUSY,
	CLK_CON_DIV_DIV_CLK_CHUB_I2C1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CHUB_I2C1_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_CHUB_RTC_APBIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_CHUB_RTC_APBIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_CHUB_RTC_APBIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_GPIO_CMGPALV_CHUB_APBIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_GPIO_CMGPALV_CHUB_APBIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_GPIO_CMGPALV_CHUB_APBIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_BAAW_D_CHUB_QCH_ENABLE,
	QCH_CON_BAAW_D_CHUB_QCH_CLOCK_REQ,
	QCH_CON_BAAW_D_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_D_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_APM_CHUB_QCH_ENABLE,
	QCH_CON_BAAW_P_APM_CHUB_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_APM_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_APM_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CHUB_CMU_CHUB_QCH_ENABLE,
	QCH_CON_CHUB_CMU_CHUB_QCH_CLOCK_REQ,
	QCH_CON_CHUB_CMU_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_CHUB_CMU_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CHUB_RTC_APBIF_QCH_ENABLE,
	QCH_CON_CHUB_RTC_APBIF_QCH_CLOCK_REQ,
	QCH_CON_CHUB_RTC_APBIF_QCH_EXPIRE_VAL,
	QCH_CON_CHUB_RTC_APBIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CM4_CHUB_QCH_ENABLE,
	QCH_CON_CM4_CHUB_QCH_CLOCK_REQ,
	QCH_CON_CM4_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_CM4_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CHUB_QCH_ENABLE,
	QCH_CON_D_TZPC_CHUB_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_CMGPALV_CHUB_APBIF_QCH_ENABLE,
	QCH_CON_GPIO_CMGPALV_CHUB_APBIF_QCH_CLOCK_REQ,
	QCH_CON_GPIO_CMGPALV_CHUB_APBIF_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_CMGPALV_CHUB_APBIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CHUB00_QCH_ENABLE,
	QCH_CON_I2C_CHUB00_QCH_CLOCK_REQ,
	QCH_CON_I2C_CHUB00_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CHUB00_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CHUB01_QCH_ENABLE,
	QCH_CON_I2C_CHUB01_QCH_CLOCK_REQ,
	QCH_CON_I2C_CHUB01_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CHUB01_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_LP_CHUB_QCH_ENABLE,
	QCH_CON_LHM_AXI_LP_CHUB_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_LP_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_LP_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_CHUB_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_CHUB_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_C_CHUB_QCH_ENABLE,
	QCH_CON_LHS_AXI_C_CHUB_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_C_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_C_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_CHUB_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_CHUB_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PDMA_CHUB_QCH_ENABLE,
	QCH_CON_PDMA_CHUB_QCH_CLOCK_REQ,
	QCH_CON_PDMA_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_PDMA_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PWM_CHUB_QCH_ENABLE,
	QCH_CON_PWM_CHUB_QCH_CLOCK_REQ,
	QCH_CON_PWM_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_PWM_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SWEEPER_D_CHUB_QCH_ENABLE,
	QCH_CON_SWEEPER_D_CHUB_QCH_CLOCK_REQ,
	QCH_CON_SWEEPER_D_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SWEEPER_D_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SWEEPER_P_APM_CHUB_QCH_ENABLE,
	QCH_CON_SWEEPER_P_APM_CHUB_QCH_CLOCK_REQ,
	QCH_CON_SWEEPER_P_APM_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SWEEPER_P_APM_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CHUB_QCH_ENABLE,
	QCH_CON_SYSREG_CHUB_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TIMER_CHUB_QCH_ENABLE,
	QCH_CON_TIMER_CHUB_QCH_CLOCK_REQ,
	QCH_CON_TIMER_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_TIMER_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_CHUB00_QCH_ENABLE,
	QCH_CON_USI_CHUB00_QCH_CLOCK_REQ,
	QCH_CON_USI_CHUB00_QCH_EXPIRE_VAL,
	QCH_CON_USI_CHUB00_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_CHUB_QCH_ENABLE,
	QCH_CON_WDT_CHUB_QCH_CLOCK_REQ,
	QCH_CON_WDT_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_WDT_CHUB_QCH_IGNORE_FORCE_PM_EN,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_ADC_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_ADC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_ADC_SELECT,
	CLK_CON_DIV_DIV_CLK_CMGP_ADC_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_ADC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_ADC_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_DTZPC_CMGP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_DTZPC_CMGP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_DTZPC_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C0_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C0_SELECT,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C0_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C0_DIVRATIO,
	CLK_CON_MUX_MUX_CLK_CMGP_USI0_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_USI0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_USI0_SELECT,
	CLK_CON_DIV_DIV_CLK_CMGP_USI0_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_USI0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_USI0_DIVRATIO,
	CLK_CON_MUX_MUX_CLK_CMGP_USI1_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_USI1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_USI1_SELECT,
	CLK_CON_DIV_DIV_CLK_CMGP_USI1_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_USI1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_USI1_DIVRATIO,
	CLK_CON_MUX_MUX_CLK_CMGP_USI2_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_USI2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_USI2_SELECT,
	CLK_CON_DIV_DIV_CLK_CMGP_USI2_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_USI2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_USI2_DIVRATIO,
	CLK_CON_MUX_MUX_CLK_CMGP_USI3_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_USI3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_USI3_SELECT,
	CLK_CON_DIV_DIV_CLK_CMGP_USI3_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_USI3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_USI3_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C1_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C1_SELECT,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C1_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C1_DIVRATIO,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C2_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C2_SELECT,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C2_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C2_DIVRATIO,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C3_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_I2C3_SELECT,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C3_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_I2C3_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_ADC_CMGP_QCH_S0_ENABLE,
	QCH_CON_ADC_CMGP_QCH_S0_CLOCK_REQ,
	QCH_CON_ADC_CMGP_QCH_S0_EXPIRE_VAL,
	QCH_CON_ADC_CMGP_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_ADC_CMGP_QCH_S1_ENABLE,
	QCH_CON_ADC_CMGP_QCH_S1_CLOCK_REQ,
	QCH_CON_ADC_CMGP_QCH_S1_EXPIRE_VAL,
	QCH_CON_ADC_CMGP_QCH_S1_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADC_CMGP_QCH_ADC_ENABLE,
	DMYQCH_CON_ADC_CMGP_QCH_ADC_CLOCK_REQ,
	DMYQCH_CON_ADC_CMGP_QCH_ADC_IGNORE_FORCE_PM_EN,
	QCH_CON_CMGP_CMU_CMGP_QCH_ENABLE,
	QCH_CON_CMGP_CMU_CMGP_QCH_CLOCK_REQ,
	QCH_CON_CMGP_CMU_CMGP_QCH_EXPIRE_VAL,
	QCH_CON_CMGP_CMU_CMGP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DTZPC_CMGP_QCH_ENABLE,
	QCH_CON_DTZPC_CMGP_QCH_CLOCK_REQ,
	QCH_CON_DTZPC_CMGP_QCH_EXPIRE_VAL,
	QCH_CON_DTZPC_CMGP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_CMGP_QCH_ENABLE,
	QCH_CON_GPIO_CMGP_QCH_CLOCK_REQ,
	QCH_CON_GPIO_CMGP_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_CMGP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CMGP0_QCH_ENABLE,
	QCH_CON_I2C_CMGP0_QCH_CLOCK_REQ,
	QCH_CON_I2C_CMGP0_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CMGP0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CMGP1_QCH_ENABLE,
	QCH_CON_I2C_CMGP1_QCH_CLOCK_REQ,
	QCH_CON_I2C_CMGP1_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CMGP1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CMGP2_QCH_ENABLE,
	QCH_CON_I2C_CMGP2_QCH_CLOCK_REQ,
	QCH_CON_I2C_CMGP2_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CMGP2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CMGP3_QCH_ENABLE,
	QCH_CON_I2C_CMGP3_QCH_CLOCK_REQ,
	QCH_CON_I2C_CMGP3_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CMGP3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CMGP4_QCH_ENABLE,
	QCH_CON_I2C_CMGP4_QCH_CLOCK_REQ,
	QCH_CON_I2C_CMGP4_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CMGP4_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CMGP5_QCH_ENABLE,
	QCH_CON_I2C_CMGP5_QCH_CLOCK_REQ,
	QCH_CON_I2C_CMGP5_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CMGP5_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CMGP6_QCH_ENABLE,
	QCH_CON_I2C_CMGP6_QCH_CLOCK_REQ,
	QCH_CON_I2C_CMGP6_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CMGP6_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CMGP_QCH_ENABLE,
	QCH_CON_SYSREG_CMGP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CMGP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CMGP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CMGP2CHUB_QCH_ENABLE,
	QCH_CON_SYSREG_CMGP2CHUB_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CMGP2CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CMGP2CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CMGP2CP_QCH_ENABLE,
	QCH_CON_SYSREG_CMGP2CP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CMGP2CP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CMGP2CP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CMGP2GNSS_QCH_ENABLE,
	QCH_CON_SYSREG_CMGP2GNSS_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CMGP2GNSS_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CMGP2GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CMGP2PMU_AP_QCH_ENABLE,
	QCH_CON_SYSREG_CMGP2PMU_AP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CMGP2PMU_AP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CMGP2PMU_AP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH_ENABLE,
	QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CMGP2WLBT_QCH_ENABLE,
	QCH_CON_SYSREG_CMGP2WLBT_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CMGP2WLBT_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CMGP2WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_CMGP0_QCH_ENABLE,
	QCH_CON_USI_CMGP0_QCH_CLOCK_REQ,
	QCH_CON_USI_CMGP0_QCH_EXPIRE_VAL,
	QCH_CON_USI_CMGP0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_CMGP1_QCH_ENABLE,
	QCH_CON_USI_CMGP1_QCH_CLOCK_REQ,
	QCH_CON_USI_CMGP1_QCH_EXPIRE_VAL,
	QCH_CON_USI_CMGP1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_CMGP2_QCH_ENABLE,
	QCH_CON_USI_CMGP2_QCH_CLOCK_REQ,
	QCH_CON_USI_CMGP2_QCH_EXPIRE_VAL,
	QCH_CON_USI_CMGP2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_CMGP3_QCH_ENABLE,
	QCH_CON_USI_CMGP3_QCH_CLOCK_REQ,
	QCH_CON_USI_CMGP3_QCH_EXPIRE_VAL,
	QCH_CON_USI_CMGP3_QCH_IGNORE_FORCE_PM_EN,
	CLK_CON_MUX_MUX_CLKCMU_DISPAUD_DISP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DISPAUD_DISP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DISPAUD_DISP_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_DISPAUD_DISP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DISPAUD_DISP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DISPAUD_DISP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DISPAUD_DISP_BUSY,
	CLK_CON_DIV_CLKCMU_DISPAUD_DISP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DISPAUD_DISP_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_FSYS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS_BUS_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK_BUSY,
	CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_PERI_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERI_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERI_BUS_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_PERI_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_PERI_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_BUS_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_PERI_IP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERI_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERI_IP_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_PERI_IP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_IP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_IP_BUSY,
	CLK_CON_DIV_CLKCMU_PERI_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_IP_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_APM_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_APM_BUS_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD_BUSY,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK0_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK0_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK1_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK1_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_SELECT,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD_BUSY,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK_BUSY,
	CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK_DIVRATIO,
	CLK_CON_MUX_MUX_CMU_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CMU_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CLK_CMU_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMU_CMUREF_SELECT,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS_SELECT,
	PLL_CON0_PLL_SHARED0_DIV_P,
	PLL_CON0_PLL_SHARED0_DIV_M,
	PLL_CON0_PLL_SHARED0_DIV_S,
	PLL_CON0_PLL_SHARED0_ENABLE,
	PLL_CON0_PLL_SHARED0_STABLE,
	PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME,
	PLL_CON0_PLL_SHARED1_DIV_P,
	PLL_CON0_PLL_SHARED1_DIV_M,
	PLL_CON0_PLL_SHARED1_DIV_S,
	PLL_CON0_PLL_SHARED1_ENABLE,
	PLL_CON0_PLL_SHARED1_STABLE,
	PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME,
	CLK_CON_DIV_PLL_SHARED0_DIV3_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV3_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV4_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV4_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV4_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV4_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_BUSY,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV3_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV3_DIVRATIO,
	PLL_CON0_PLL_MMC_DIV_P,
	PLL_CON0_PLL_MMC_DIV_M,
	PLL_CON0_PLL_MMC_DIV_S,
	PLL_CON0_PLL_MMC_ENABLE,
	PLL_CON0_PLL_MMC_STABLE,
	PLL_CON3_PLL_MMC_DIV_K,
	PLL_LOCKTIME_PLL_MMC_PLL_LOCK_TIME,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD_SELECT,
	CLK_CON_DIV_CLKCMU_FSYS_USB20DRD_BUSY,
	CLK_CON_DIV_CLKCMU_FSYS_USB20DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_FSYS_USB20DRD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_IS_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_IS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_IS_BUS_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_IS_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_IS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_IS_BUS_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_IS_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_IS_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_IS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_IS_VRA_BUSY,
	CLK_CON_DIV_CLKCMU_IS_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_IS_VRA_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_IS_VRA_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_IS_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_IS_VRA_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_IS_VRA_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_IS_VRA_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_IS_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_G3D_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G3D_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_G3D_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G3D_BUS_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_G3D_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G3D_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G3D_BUS_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_DISPAUD_CPU_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DISPAUD_CPU_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DISPAUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DISPAUD_CPU_BUSY,
	CLK_CON_DIV_CLKCMU_DISPAUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DISPAUD_CPU_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_DISPAUD_CPU_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DISPAUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DISPAUD_CPU_SELECT,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MSCL_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MSCL_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MSCL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MFC_BUSY,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MFC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MFC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL_BUSY,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MSCL_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MSCL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MSCL_SELECT,
	CLK_CON_DIV_CLKCMU_PERI_UART_BUSY,
	CLK_CON_DIV_CLKCMU_PERI_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERI_UART_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERI_UART_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERI_UART_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMU_UID_OTP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMU_UID_OTP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMU_UID_OTP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CORE_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CORE_BUS_DIVRATIO,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK_BUSY,
	CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK_DIVRATIO,
	CLK_CON_MUX_MUX_CLKCMU_CORE_SSS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CORE_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CORE_SSS_SELECT,
	CLK_CON_GAT_GATE_CLKCMU_CORE_SSS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_SSS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CORE_SSS_BUSY,
	CLK_CON_DIV_CLKCMU_CORE_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CORE_SSS_DIVRATIO,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS0_ENABLE,
	DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS0_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS0_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS1_ENABLE,
	DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS1_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS1_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_OTP_QCH_ENABLE,
	DMYQCH_CON_OTP_QCH_CLOCK_REQ,
	DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_CORE_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_DIVRATIO,
	CLK_CON_MUX_MUX_CLK_CORE_GIC_BUSY,
	CLK_CON_MUX_MUX_CLK_CORE_GIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CORE_GIC_SELECT,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_DIT_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_DIT_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_DIT_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_DIT_IPCLKPORT_ICLKL2A_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_DIT_IPCLKPORT_ICLKL2A_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_DIT_IPCLKPORT_ICLKL2A_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_IS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_IS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_IS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_FSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_FSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_MODEM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_MODEM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_MODEM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_MODEM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_ABOX_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_ABOX_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_ABOX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CHUB_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CHUB_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_DISPAUD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_DISPAUD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_DISPAUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_FSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_FSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GNSS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GNSS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GNSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_IS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_IS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_IS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MODEM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MODEM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_WLBT_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_WLBT_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_WLBT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_OCC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_OCC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_OCC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_P_CORE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_P_CORE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_P_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CORE_SSS_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_CORE_SSS_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_CORE_SSS_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_SSS_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_SSS_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_SSS_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_MCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_MCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_MCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_MCLK_P_CORE_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_MCLK_P_CORE_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_MCLK_P_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_MCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_MCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_MCLK_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_ADM_AHB_SSS_QCH_ENABLE,
	QCH_CON_ADM_AHB_SSS_QCH_CLOCK_REQ,
	QCH_CON_ADM_AHB_SSS_QCH_EXPIRE_VAL,
	QCH_CON_ADM_AHB_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_CHUB_QCH_ENABLE,
	QCH_CON_BAAW_P_CHUB_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_GNSS_QCH_ENABLE,
	QCH_CON_BAAW_P_GNSS_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_MODEM_QCH_ENABLE,
	QCH_CON_BAAW_P_MODEM_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_MODEM_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_MODEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_VTS_QCH_ENABLE,
	QCH_CON_BAAW_P_VTS_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_VTS_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_WLBT_QCH_ENABLE,
	QCH_CON_BAAW_P_WLBT_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CORE_CMU_CORE_QCH_ENABLE,
	QCH_CON_CORE_CMU_CORE_QCH_CLOCK_REQ,
	QCH_CON_CORE_CMU_CORE_QCH_EXPIRE_VAL,
	QCH_CON_CORE_CMU_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DIT_QCH_ENABLE,
	QCH_CON_DIT_QCH_CLOCK_REQ,
	QCH_CON_DIT_QCH_EXPIRE_VAL,
	QCH_CON_DIT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CORE_QCH_ENABLE,
	QCH_CON_D_TZPC_CORE_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CORE_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GIC400_AIHWACG_QCH_ENABLE,
	QCH_CON_GIC400_AIHWACG_QCH_CLOCK_REQ,
	QCH_CON_GIC400_AIHWACG_QCH_EXPIRE_VAL,
	QCH_CON_GIC400_AIHWACG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_MODEM_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_MODEM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_MODEM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_MODEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_MODEM_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_MODEM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_MODEM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_MODEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_ABOX_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_ABOX_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_ABOX_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_ABOX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_APM_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_APM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_CHUB_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_CHUB_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_CPUCL0_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_CSSYS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_DPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_FSYS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_FSYS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_FSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_G3D_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_GNSS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_GNSS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_IS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_IS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_IS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_IS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_MFCMSCL_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_MFCMSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_VTS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_VTS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_VTS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_WLBT_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_WLBT_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_APM_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_APM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_CHUB_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_CHUB_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_CHUB_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_CHUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_DISPAUD_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_DISPAUD_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_DISPAUD_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_DISPAUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_FSYS_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_FSYS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_FSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_G3D_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_GNSS_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_GNSS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_GNSS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_GNSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_IS_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_IS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_IS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_IS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MFCMSCL_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MFCMSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MODEM_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MODEM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MODEM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MODEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_PERI_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_PERI_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_PERI_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_PERI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_VTS_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_VTS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_VTS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_WLBT_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_WLBT_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_WLBT_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_WLBT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PDMA_CORE_QCH_ENABLE,
	QCH_CON_PDMA_CORE_QCH_CLOCK_REQ,
	QCH_CON_PDMA_CORE_QCH_EXPIRE_VAL,
	QCH_CON_PDMA_CORE_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_RSTNSYNC_CLK_CORE_BUSP_OCC_QCH_ENABLE,
	DMYQCH_CON_RSTNSYNC_CLK_CORE_BUSP_OCC_QCH_CLOCK_REQ,
	DMYQCH_CON_RSTNSYNC_CLK_CORE_BUSP_OCC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RTIC_QCH_ENABLE,
	QCH_CON_RTIC_QCH_CLOCK_REQ,
	QCH_CON_RTIC_QCH_EXPIRE_VAL,
	QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_ENABLE,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_CLOCK_REQ,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_EXPIRE_VAL,
	QCH_CON_SFR_APBIF_CMU_TOPC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SIREX_QCH_ENABLE,
	QCH_CON_SIREX_QCH_CLOCK_REQ,
	QCH_CON_SIREX_QCH_EXPIRE_VAL,
	QCH_CON_SIREX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SPDMA_CORE_QCH_ENABLE,
	QCH_CON_SPDMA_CORE_QCH_CLOCK_REQ,
	QCH_CON_SPDMA_CORE_QCH_EXPIRE_VAL,
	QCH_CON_SPDMA_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSS_QCH_ENABLE,
	QCH_CON_SSS_QCH_CLOCK_REQ,
	QCH_CON_SSS_QCH_EXPIRE_VAL,
	QCH_CON_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CORE_QCH_ENABLE,
	QCH_CON_SYSREG_CORE_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CORE_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D_CORE_QCH_ENABLE,
	QCH_CON_TREX_D_CORE_QCH_CLOCK_REQ,
	QCH_CON_TREX_D_CORE_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D_NRT_QCH_ENABLE,
	QCH_CON_TREX_D_NRT_QCH_CLOCK_REQ,
	QCH_CON_TREX_D_NRT_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D_NRT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_P_CORE_QCH_ENABLE,
	QCH_CON_TREX_P_CORE_QCH_CLOCK_REQ,
	QCH_CON_TREX_P_CORE_QCH_EXPIRE_VAL,
	QCH_CON_TREX_P_CORE_QCH_IGNORE_FORCE_PM_EN,
	PLL_CON0_PLL_CPUCL0_DIV_P,
	PLL_CON0_PLL_CPUCL0_DIV_M,
	PLL_CON0_PLL_CPUCL0_DIV_S,
	PLL_CON0_PLL_CPUCL0_ENABLE,
	PLL_CON0_PLL_CPUCL0_STABLE,
	PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_CPUCL0_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_BUSY,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_SELECT,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_CPUCL0_DBG_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_CLUSTER0_CPU_CG_VAL,
	CLK_CON_GAT_GATE_CLK_CLUSTER0_CPU_MANUAL,
	CLK_CON_GAT_GATE_CLK_CLUSTER0_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CSSYS_MIF_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CSSYS_MIF_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CSSYS_MIF_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_AHB_G_CSSYS_SSS_IPCLKPORT_HCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_AHB_G_CSSYS_SSS_IPCLKPORT_HCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_AHB_G_CSSYS_SSS_IPCLKPORT_HCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_ACLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_ACLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_CNTCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_CNTCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_CNTCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLKDBG_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLKDBG_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	DMYQCH_CON_CLUSTER0_QCH_CPU_ENABLE,
	DMYQCH_CON_CLUSTER0_QCH_CPU_CLOCK_REQ,
	DMYQCH_CON_CLUSTER0_QCH_CPU_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CLUSTER0_QCH_DBG_ENABLE,
	DMYQCH_CON_CLUSTER0_QCH_DBG_CLOCK_REQ,
	DMYQCH_CON_CLUSTER0_QCH_DBG_IGNORE_FORCE_PM_EN,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CSSYS_DBG_QCH_ENABLE,
	DMYQCH_CON_CSSYS_DBG_QCH_CLOCK_REQ,
	DMYQCH_CON_CSSYS_DBG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DUMP_PC_CPUCL0_QCH_ENABLE,
	QCH_CON_DUMP_PC_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_DUMP_PC_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_DUMP_PC_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE,
	QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_CPUCL0_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_CSSYS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SECJTAG_QCH_ENABLE,
	QCH_CON_SECJTAG_QCH_CLOCK_REQ,
	QCH_CON_SECJTAG_QCH_EXPIRE_VAL,
	QCH_CON_SECJTAG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CPUCL0_QCH_ENABLE,
	QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_DIVRATIO,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_SELECT,
	PLL_CON0_MUX_CLKCMU_DISPAUD_CPU_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_DISPAUD_CPU_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_DISPAUD_CPU_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1_DIVRATIO,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1_SELECT,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_ASB_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_ASB_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_ASB_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_AUD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_AUD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_WDT_AUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_WDT_AUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_WDT_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DFTMUX_DISPAUD_IPCLKPORT_AUD_CODEC_MCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DFTMUX_DISPAUD_IPCLKPORT_AUD_CODEC_MCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DFTMUX_DISPAUD_IPCLKPORT_AUD_CODEC_MCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_ABOX_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_ABOX_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_ABOX_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DISPAUD_DISP_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_DISPAUD_DISP_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_DISPAUD_DISP_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP_DIVRATIO,
	PLL_CON0_PLL_AUD_DIV_P,
	PLL_CON0_PLL_AUD_DIV_M,
	PLL_CON0_PLL_AUD_DIV_S,
	PLL_CON0_PLL_AUD_ENABLE,
	PLL_CON0_PLL_AUD_STABLE,
	PLL_CON3_PLL_AUD_DIV_K,
	PLL_LOCKTIME_PLL_AUD_PLL_LOCK_TIME,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_DISP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_DISP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_DISP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SYSREG_DISPAUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SYSREG_DISPAUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SYSREG_DISPAUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHM_AXI_P_DISPAUD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHM_AXI_P_DISPAUD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHM_AXI_P_DISPAUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH_SELECT,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_DISPAUD_CMU_DISPAUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_DISPAUD_CMU_DISPAUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_DISPAUD_CMU_DISPAUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_ABOX_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_ABOX_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_ABOX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_DPU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_DPU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_DPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_DBG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_DBG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DECON_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DECON_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DPP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DPP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DMA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DMA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_MANUAL,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_MANUAL,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_CA7_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_CA7_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_CA7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_BUS_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_BUS_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_GPIO_DISPAUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_GPIO_DISPAUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_GPIO_DISPAUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2_DIVRATIO,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY_DIVRATIO,
	CLK_CON_MUX_MUX_CLK_AUD_FM_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_FM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_FM_SELECT,
	CLK_CON_DIV_DIV_CLK_AUD_FM_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_FM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_FM_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_D_TZPC_DISPAUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_D_TZPC_DISPAUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_D_TZPC_DISPAUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_SPDY_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_SPDY_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_SPDY_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_ABOX_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_ABOX_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_ABOX_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_DMIC_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_DMIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_DMIC_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_MCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_MCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_MCLK_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DMIC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DMIC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DMIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_MANUAL,
	CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_TICK_USB_USER_BUSY,
	PLL_CON0_MUX_TICK_USB_USER_MUX_SEL,
	PLL_CON2_MUX_TICK_USB_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_OSC_SPDY_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_OSC_SPDY_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_OSC_SPDY_ENABLE_AUTOMATIC_CLKGATING,
	DMYQCH_CON_ABOX_QCH_CPU_ENABLE,
	DMYQCH_CON_ABOX_QCH_CPU_CLOCK_REQ,
	DMYQCH_CON_ABOX_QCH_CPU_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_S_ACLK_ENABLE,
	QCH_CON_ABOX_QCH_S_ACLK_CLOCK_REQ,
	QCH_CON_ABOX_QCH_S_ACLK_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_S_ACLK_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_S_BCLK0_ENABLE,
	QCH_CON_ABOX_QCH_S_BCLK0_CLOCK_REQ,
	QCH_CON_ABOX_QCH_S_BCLK0_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_S_BCLK0_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_S_BCLK1_ENABLE,
	QCH_CON_ABOX_QCH_S_BCLK1_CLOCK_REQ,
	QCH_CON_ABOX_QCH_S_BCLK1_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_S_BCLK1_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_S_BCLK2_ENABLE,
	QCH_CON_ABOX_QCH_S_BCLK2_CLOCK_REQ,
	QCH_CON_ABOX_QCH_S_BCLK2_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_S_BCLK2_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ABOX_QCH_FM_ENABLE,
	DMYQCH_CON_ABOX_QCH_FM_CLOCK_REQ,
	DMYQCH_CON_ABOX_QCH_FM_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ABOX_QCH_S_IRQ_ENABLE,
	DMYQCH_CON_ABOX_QCH_S_IRQ_CLOCK_REQ,
	DMYQCH_CON_ABOX_QCH_S_IRQ_IGNORE_FORCE_PM_EN,
	QCH_CON_DISPAUD_CMU_DISPAUD_QCH_ENABLE,
	QCH_CON_DISPAUD_CMU_DISPAUD_QCH_CLOCK_REQ,
	QCH_CON_DISPAUD_CMU_DISPAUD_QCH_EXPIRE_VAL,
	QCH_CON_DISPAUD_CMU_DISPAUD_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DMIC_QCH_ENABLE,
	DMYQCH_CON_DMIC_QCH_CLOCK_REQ,
	DMYQCH_CON_DMIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DPU_QCH_S_DPP_ENABLE,
	QCH_CON_DPU_QCH_S_DPP_CLOCK_REQ,
	QCH_CON_DPU_QCH_S_DPP_EXPIRE_VAL,
	QCH_CON_DPU_QCH_S_DPP_IGNORE_FORCE_PM_EN,
	QCH_CON_DPU_QCH_S_DMA_ENABLE,
	QCH_CON_DPU_QCH_S_DMA_CLOCK_REQ,
	QCH_CON_DPU_QCH_S_DMA_EXPIRE_VAL,
	QCH_CON_DPU_QCH_S_DMA_IGNORE_FORCE_PM_EN,
	QCH_CON_DPU_QCH_S_DECON_ENABLE,
	QCH_CON_DPU_QCH_S_DECON_CLOCK_REQ,
	QCH_CON_DPU_QCH_S_DECON_EXPIRE_VAL,
	QCH_CON_DPU_QCH_S_DECON_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_DISPAUD_QCH_ENABLE,
	QCH_CON_D_TZPC_DISPAUD_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_DISPAUD_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_DISPAUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_DISPAUD_QCH_ENABLE,
	QCH_CON_GPIO_DISPAUD_QCH_CLOCK_REQ,
	QCH_CON_GPIO_DISPAUD_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_DISPAUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_DISPAUD_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_DISPAUD_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_DISPAUD_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_DISPAUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_ABOX_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_ABOX_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_ABOX_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_ABOX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_DPU_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_ABOX_QCH_ENABLE,
	QCH_CON_PPMU_ABOX_QCH_CLOCK_REQ,
	QCH_CON_PPMU_ABOX_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_ABOX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DPU_QCH_ENABLE,
	QCH_CON_PPMU_DPU_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DPU_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SMMU_ABOX_QCH_ENABLE,
	QCH_CON_SMMU_ABOX_QCH_CLOCK_REQ,
	QCH_CON_SMMU_ABOX_QCH_EXPIRE_VAL,
	QCH_CON_SMMU_ABOX_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SMMU_DPU_QCH_ENABLE,
	QCH_CON_SMMU_DPU_QCH_CLOCK_REQ,
	QCH_CON_SMMU_DPU_QCH_EXPIRE_VAL,
	QCH_CON_SMMU_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_DISPAUD_QCH_ENABLE,
	QCH_CON_SYSREG_DISPAUD_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_DISPAUD_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_DISPAUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_AUD_QCH_ENABLE,
	QCH_CON_WDT_AUD_QCH_CLOCK_REQ,
	QCH_CON_WDT_AUD_QCH_EXPIRE_VAL,
	QCH_CON_WDT_AUD_QCH_IGNORE_FORCE_PM_EN,
	PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_FSYS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_FSYS_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_FSYS_MMC_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHM_AXI_P_FSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHM_AXI_P_FSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHM_AXI_P_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHS_AXI_D_FSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHS_AXI_D_FSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHS_AXI_D_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_FSYS_USB20DRD_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_FSYS_USB20DRD_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_FSYS_USB20DRD_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26_CG_VAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26_MANUAL,
	CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_D_TZPC_FSYS_QCH_ENABLE,
	QCH_CON_D_TZPC_FSYS_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_FSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_FSYS_CMU_FSYS_QCH_ENABLE,
	QCH_CON_FSYS_CMU_FSYS_QCH_CLOCK_REQ,
	QCH_CON_FSYS_CMU_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_FSYS_CMU_FSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_FSYS_QCH_ENABLE,
	QCH_CON_GPIO_FSYS_QCH_CLOCK_REQ,
	QCH_CON_GPIO_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_FSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_FSYS_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_FSYS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_FSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_FSYS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_FSYS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_FSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MMC_CARD_QCH_ENABLE,
	QCH_CON_MMC_CARD_QCH_CLOCK_REQ,
	QCH_CON_MMC_CARD_QCH_EXPIRE_VAL,
	QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MMC_EMBD_QCH_ENABLE,
	QCH_CON_MMC_EMBD_QCH_CLOCK_REQ,
	QCH_CON_MMC_EMBD_QCH_EXPIRE_VAL,
	QCH_CON_MMC_EMBD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_FSYS_QCH_ENABLE,
	QCH_CON_PPMU_FSYS_QCH_CLOCK_REQ,
	QCH_CON_PPMU_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_FSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_FSYS_QCH_ENABLE,
	QCH_CON_SYSREG_FSYS_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_FSYS_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_FSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USB20DRD_TOP_QCH_LINK_ENABLE,
	QCH_CON_USB20DRD_TOP_QCH_LINK_CLOCK_REQ,
	QCH_CON_USB20DRD_TOP_QCH_LINK_EXPIRE_VAL,
	QCH_CON_USB20DRD_TOP_QCH_LINK_IGNORE_FORCE_PM_EN,
	QCH_CON_USB20DRD_TOP_QCH_20CTRL_ENABLE,
	QCH_CON_USB20DRD_TOP_QCH_20CTRL_CLOCK_REQ,
	QCH_CON_USB20DRD_TOP_QCH_20CTRL_EXPIRE_VAL,
	QCH_CON_USB20DRD_TOP_QCH_20CTRL_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_ENABLE,
	DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_CLOCK_REQ,
	DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_IGNORE_FORCE_PM_EN,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_G3D_BUS_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_G3D_BUS_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_G3D_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_D_TZPC_G3D_QCH_ENABLE,
	QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_G3D_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_G3D_QCH_ENABLE,
	DMYQCH_CON_G3D_QCH_CLOCK_REQ,
	DMYQCH_CON_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G3D_CMU_G3D_QCH_ENABLE,
	QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ,
	QCH_CON_G3D_CMU_G3D_QCH_EXPIRE_VAL,
	QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_G3D_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_G3D_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_G3D_QCH_ENABLE,
	QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_G3D_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN,
	PLL_CON0_MUX_CLKCMU_IS_BUS_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_IS_BUS_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_IS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_IS_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_IS_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_IS_BUSP_DIVRATIO,
	PLL_CON0_MUX_CLKCMU_IS_VRA_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_IS_VRA_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_IS_VRA_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_IS_UID_IS_CMU_IS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_IS_UID_IS_CMU_IS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_IS_UID_IS_CMU_IS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_VRA_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_VRA_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_VRA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_SYSREG_IS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_SYSREG_IS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_SYSREG_IS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHM_AXI_P_IS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHM_AXI_P_IS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHM_AXI_P_IS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHS_AXI_D_IS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHS_AXI_D_IS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_LHS_AXI_D_IS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCM_VRA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCM_VRA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCM_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCS_VRA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCS_VRA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCS_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_PPMU_IS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_PPMU_IS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_PPMU_IS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_PCLK_PPMU_IS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_PCLK_PPMU_IS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_PCLK_PPMU_IS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_SMMU_IS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_SMMU_IS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_SMMU_IS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_ISP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_ISP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_ISP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_VRA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_VRA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_VRA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_D_IS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_D_IS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_D_IS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_MCSC_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_MCSC_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_MCSC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_D_TZPC_IS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_D_TZPC_IS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_D_TZPC_IS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_P_IS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_P_IS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_P_IS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_CLK_CSIS0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_CLK_CSIS0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_CLK_CSIS0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS_DMA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS_DMA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS_DMA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_D_TZPC_IS_QCH_ENABLE,
	QCH_CON_D_TZPC_IS_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_IS_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_IS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_IS_CMU_IS_QCH_ENABLE,
	QCH_CON_IS_CMU_IS_QCH_CLOCK_REQ,
	QCH_CON_IS_CMU_IS_QCH_EXPIRE_VAL,
	QCH_CON_IS_CMU_IS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_IS_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_IS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_IS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_IS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_IS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_IS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_IS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_IS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_IS_QCH_ENABLE,
	QCH_CON_SYSREG_IS_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_IS_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_IS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_ISP_ENABLE,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_ISP_CLOCK_REQ,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_ISP_EXPIRE_VAL,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_ISP_IGNORE_FORCE_PM_EN,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_VRA_ENABLE,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_VRA_CLOCK_REQ,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_VRA_EXPIRE_VAL,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_VRA_IGNORE_FORCE_PM_EN,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_SMMU_IS_ENABLE,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_SMMU_IS_CLOCK_REQ,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_SMMU_IS_EXPIRE_VAL,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_SMMU_IS_IGNORE_FORCE_PM_EN,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_MCSC_ENABLE,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_MCSC_CLOCK_REQ,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_MCSC_EXPIRE_VAL,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_MCSC_IGNORE_FORCE_PM_EN,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_PPMU_IS_ENABLE,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_PPMU_IS_CLOCK_REQ,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_PPMU_IS_EXPIRE_VAL,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_PPMU_IS_IGNORE_FORCE_PM_EN,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_ENABLE,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_CLOCK_REQ,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_EXPIRE_VAL,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_IGNORE_FORCE_PM_EN,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_DMA_ENABLE,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_DMA_CLOCK_REQ,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_DMA_EXPIRE_VAL,
	QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_DMA_IGNORE_FORCE_PM_EN,
	CLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP_DIVRATIO,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_MSCL_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_MSCL_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_MFCMSCL_MSCL_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_MFCMSCL_MFC_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_M2M_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_M2M_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_M2M_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MSCL_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MSCL_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MSCL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_D_TZPC_MFCMSCL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_D_TZPC_MFCMSCL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_D_TZPC_MFCMSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MFC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MFC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MFC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_NS_MFCMSCL_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_NS_MFCMSCL_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_NS_MFCMSCL_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_S_MFCMSCL_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_S_MFCMSCL_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_S_MFCMSCL_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSMMU_MFCMSCL_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSMMU_MFCMSCL_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSMMU_MFCMSCL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MCSC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MCSC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MCSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_M2M_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_M2M_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_M2M_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_D_TZPC_MFCMSCL_QCH_ENABLE,
	QCH_CON_D_TZPC_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MFCMSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_JPEG_QCH_ENABLE,
	QCH_CON_JPEG_QCH_CLOCK_REQ,
	QCH_CON_JPEG_QCH_EXPIRE_VAL,
	QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_MFCMSCL_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_MFCMSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_MFCMSCL_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_MFCMSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_M2M_QCH_ENABLE,
	QCH_CON_M2M_QCH_CLOCK_REQ,
	QCH_CON_M2M_QCH_EXPIRE_VAL,
	QCH_CON_M2M_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MCSC_QCH_ENABLE,
	QCH_CON_MCSC_QCH_CLOCK_REQ,
	QCH_CON_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MFC_QCH_ENABLE,
	QCH_CON_MFC_QCH_CLOCK_REQ,
	QCH_CON_MFC_QCH_EXPIRE_VAL,
	QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH_ENABLE,
	QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_MFCMSCL_QCH_ENABLE,
	QCH_CON_PPMU_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_PPMU_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_MFCMSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_MFCMSCL_QCH_ENABLE,
	QCH_CON_SYSMMU_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_MFCMSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MFCMSCL_QCH_ENABLE,
	QCH_CON_SYSREG_MFCMSCL_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MFCMSCL_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MFCMSCL_QCH_IGNORE_FORCE_PM_EN,
	CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X_BUSY,
	CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X_SELECT,
	CLK_CON_MUX_MUX_MIF_CMUREF_BUSY,
	CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_MIF_CMUREF_SELECT,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_MIF_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_PLL_MIF_DIV_P,
	PLL_CON0_PLL_MIF_DIV_M,
	PLL_CON0_PLL_MIF_DIV_S,
	PLL_CON0_PLL_MIF_ENABLE,
	PLL_CON0_PLL_MIF_STABLE,
	PLL_LOCKTIME_PLL_MIF_PLL_LOCK_TIME,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_MIF_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMC_QCH_ENABLE,
	QCH_CON_DMC_QCH_CLOCK_REQ,
	QCH_CON_DMC_QCH_EXPIRE_VAL,
	QCH_CON_DMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_MIF_QCH_ENABLE,
	QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MIF_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MIF_CMU_MIF_QCH_ENABLE,
	QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ,
	QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL,
	QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DMC_CPU_QCH_ENABLE,
	QCH_CON_PPMU_DMC_CPU_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DMC_CPU_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DMC_CPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_DMC_CPU_QCH_ENABLE,
	QCH_CON_QE_DMC_CPU_QCH_CLOCK_REQ,
	QCH_CON_QE_DMC_CPU_QCH_EXPIRE_VAL,
	QCH_CON_QE_DMC_CPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MIF_QCH_ENABLE,
	QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN,
	CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_MODEM_CMU_MODEM_QCH_ENABLE,
	QCH_CON_MODEM_CMU_MODEM_QCH_CLOCK_REQ,
	QCH_CON_MODEM_CMU_MODEM_QCH_EXPIRE_VAL,
	QCH_CON_MODEM_CMU_MODEM_QCH_IGNORE_FORCE_PM_EN,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERI_BUS_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_PERI_BUS_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_PERI_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERI_IP_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_PERI_IP_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_PERI_IP_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_PERI_HSI2C_CG_VAL,
	CLK_CON_GAT_GATE_CLK_PERI_HSI2C_MANUAL,
	CLK_CON_GAT_GATE_CLK_PERI_HSI2C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C_CG_VAL,
	CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C_MANUAL,
	CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERI_HSI2C_BUSY,
	CLK_CON_DIV_DIV_CLK_PERI_HSI2C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERI_HSI2C_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERI_SPI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERI_SPI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERI_SPI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C_BUSY,
	CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERI_USI00_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERI_USI00_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERI_USI00_USI_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERI_UART_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_PERI_UART_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_PERI_UART_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERI_USI00_USI_BUSY,
	CLK_CON_MUX_MUX_CLK_PERI_USI00_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERI_USI00_USI_SELECT,
	CLK_CON_MUX_MUX_CLK_PERI_SPI_BUSY,
	CLK_CON_MUX_MUX_CLK_PERI_SPI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERI_SPI_SELECT,
	CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_BUSIF_TMU_QCH_ENABLE,
	QCH_CON_BUSIF_TMU_QCH_CLOCK_REQ,
	QCH_CON_BUSIF_TMU_QCH_EXPIRE_VAL,
	QCH_CON_BUSIF_TMU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_PERI_QCH_ENABLE,
	QCH_CON_D_TZPC_PERI_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_PERI_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_PERI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_PERI_QCH_ENABLE,
	QCH_CON_GPIO_PERI_QCH_CLOCK_REQ,
	QCH_CON_GPIO_PERI_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_PERI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_0_QCH_ENABLE,
	QCH_CON_I2C_0_QCH_CLOCK_REQ,
	QCH_CON_I2C_0_QCH_EXPIRE_VAL,
	QCH_CON_I2C_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_1_QCH_ENABLE,
	QCH_CON_I2C_1_QCH_CLOCK_REQ,
	QCH_CON_I2C_1_QCH_EXPIRE_VAL,
	QCH_CON_I2C_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_2_QCH_ENABLE,
	QCH_CON_I2C_2_QCH_CLOCK_REQ,
	QCH_CON_I2C_2_QCH_EXPIRE_VAL,
	QCH_CON_I2C_2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_PERI_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_PERI_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_PERI_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_PERI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MCT_QCH_ENABLE,
	QCH_CON_MCT_QCH_CLOCK_REQ,
	QCH_CON_MCT_QCH_EXPIRE_VAL,
	QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_OTP_CON_TOP_QCH_ENABLE,
	QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ,
	QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL,
	QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PERI_CMU_PERI_QCH_ENABLE,
	QCH_CON_PERI_CMU_PERI_QCH_CLOCK_REQ,
	QCH_CON_PERI_CMU_PERI_QCH_EXPIRE_VAL,
	QCH_CON_PERI_CMU_PERI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PWM_MOTOR_QCH_ENABLE,
	QCH_CON_PWM_MOTOR_QCH_CLOCK_REQ,
	QCH_CON_PWM_MOTOR_QCH_EXPIRE_VAL,
	QCH_CON_PWM_MOTOR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_PERI_QCH_ENABLE,
	QCH_CON_SYSREG_PERI_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_PERI_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_PERI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI00_I2C_QCH_ENABLE,
	QCH_CON_USI00_I2C_QCH_CLOCK_REQ,
	QCH_CON_USI00_I2C_QCH_EXPIRE_VAL,
	QCH_CON_USI00_I2C_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI00_USI_QCH_ENABLE,
	QCH_CON_USI00_USI_QCH_CLOCK_REQ,
	QCH_CON_USI00_USI_QCH_EXPIRE_VAL,
	QCH_CON_USI00_USI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_I2C_0_QCH_ENABLE,
	QCH_CON_USI_I2C_0_QCH_CLOCK_REQ,
	QCH_CON_USI_I2C_0_QCH_EXPIRE_VAL,
	QCH_CON_USI_I2C_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_SPI_QCH_ENABLE,
	QCH_CON_USI_SPI_QCH_CLOCK_REQ,
	QCH_CON_USI_SPI_QCH_EXPIRE_VAL,
	QCH_CON_USI_SPI_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_UART_QCH_ENABLE,
	QCH_CON_USI_UART_QCH_CLOCK_REQ,
	QCH_CON_USI_UART_QCH_EXPIRE_VAL,
	QCH_CON_USI_UART_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_CLUSTER0_QCH_ENABLE,
	QCH_CON_WDT_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_WDT_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_WDT_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	PLL_CON0_MUX_CLKCMU_VTS_BUS_USER_BUSY,
	PLL_CON0_MUX_CLKCMU_VTS_BUS_USER_MUX_SEL,
	PLL_CON2_MUX_CLKCMU_VTS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_BUSY,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_BUSY,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_BUSY,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_DIVRATIO,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_DIV2_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_DIV2_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_P_VTS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_P_VTS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_P_VTS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_LP_VTS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_LP_VTS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_LP_VTS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_VTS_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_VTS_BUS_SELECT,
	CLK_CON_DIV_DIV_CLK_VTS_BUS_BUSY,
	CLK_CON_DIV_DIV_CLK_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_VTS_BUS_DIVRATIO,
	PLL_CON0_MUX_CLK_RCO_VTS_USER_BUSY,
	PLL_CON0_MUX_CLK_RCO_VTS_USER_MUX_SEL,
	PLL_CON2_MUX_CLK_RCO_VTS_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_BAAW_C_VTS_QCH_ENABLE,
	QCH_CON_BAAW_C_VTS_QCH_CLOCK_REQ,
	QCH_CON_BAAW_C_VTS_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_C_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_D_VTS_QCH_ENABLE,
	QCH_CON_BAAW_D_VTS_QCH_CLOCK_REQ,
	QCH_CON_BAAW_D_VTS_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_D_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CORTEXM4INTEGRATION_QCH_ENABLE,
	QCH_CON_CORTEXM4INTEGRATION_QCH_CLOCK_REQ,
	QCH_CON_CORTEXM4INTEGRATION_QCH_EXPIRE_VAL,
	QCH_CON_CORTEXM4INTEGRATION_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_AHB0_QCH_ENABLE,
	QCH_CON_DMIC_AHB0_QCH_CLOCK_REQ,
	QCH_CON_DMIC_AHB0_QCH_EXPIRE_VAL,
	QCH_CON_DMIC_AHB0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_AHB1_QCH_ENABLE,
	QCH_CON_DMIC_AHB1_QCH_CLOCK_REQ,
	QCH_CON_DMIC_AHB1_QCH_EXPIRE_VAL,
	QCH_CON_DMIC_AHB1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_IF_QCH_PCLK_ENABLE,
	QCH_CON_DMIC_IF_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DMIC_IF_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DMIC_IF_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_ENABLE,
	DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_CLOCK_REQ,
	DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_VTS_QCH_ENABLE,
	QCH_CON_D_TZPC_VTS_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_VTS_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_VTS_QCH_ENABLE,
	QCH_CON_GPIO_VTS_QCH_CLOCK_REQ,
	QCH_CON_GPIO_VTS_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HWACG_SYS_DMIC0_QCH_ENABLE,
	QCH_CON_HWACG_SYS_DMIC0_QCH_CLOCK_REQ,
	QCH_CON_HWACG_SYS_DMIC0_QCH_EXPIRE_VAL,
	QCH_CON_HWACG_SYS_DMIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HWACG_SYS_DMIC1_QCH_ENABLE,
	QCH_CON_HWACG_SYS_DMIC1_QCH_CLOCK_REQ,
	QCH_CON_HWACG_SYS_DMIC1_QCH_EXPIRE_VAL,
	QCH_CON_HWACG_SYS_DMIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_LP_VTS_QCH_ENABLE,
	QCH_CON_LHM_AXI_LP_VTS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_LP_VTS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_LP_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_VTS_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_VTS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_VTS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_C_VTS_QCH_ENABLE,
	QCH_CON_LHS_AXI_C_VTS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_C_VTS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_C_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_VTS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_VTS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_VTS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_ABOX_VTS_QCH_ENABLE,
	QCH_CON_MAILBOX_ABOX_VTS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_ABOX_VTS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_ABOX_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_VTS_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_VTS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_VTS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SWEEPER_C_VTS_QCH_ENABLE,
	QCH_CON_SWEEPER_C_VTS_QCH_CLOCK_REQ,
	QCH_CON_SWEEPER_C_VTS_QCH_EXPIRE_VAL,
	QCH_CON_SWEEPER_C_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SWEEPER_D_VTS_QCH_ENABLE,
	QCH_CON_SWEEPER_D_VTS_QCH_CLOCK_REQ,
	QCH_CON_SWEEPER_D_VTS_QCH_EXPIRE_VAL,
	QCH_CON_SWEEPER_D_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_VTS_QCH_ENABLE,
	QCH_CON_SYSREG_VTS_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_VTS_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TIMER_QCH_ENABLE,
	QCH_CON_TIMER_QCH_CLOCK_REQ,
	QCH_CON_TIMER_QCH_EXPIRE_VAL,
	QCH_CON_TIMER_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VTS_CMU_VTS_QCH_ENABLE,
	QCH_CON_VTS_CMU_VTS_QCH_CLOCK_REQ,
	QCH_CON_VTS_CMU_VTS_QCH_EXPIRE_VAL,
	QCH_CON_VTS_CMU_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_VTS_QCH_ENABLE,
	QCH_CON_WDT_VTS_QCH_CLOCK_REQ,
	QCH_CON_WDT_VTS_QCH_EXPIRE_VAL,
	QCH_CON_WDT_VTS_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_U_DMIC_CLK_MUX_QCH_ENABLE,
	DMYQCH_CON_U_DMIC_CLK_MUX_QCH_CLOCK_REQ,
	DMYQCH_CON_U_DMIC_CLK_MUX_QCH_IGNORE_FORCE_PM_EN,
/*====================The section of controller option SFR access===================*/
	APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CHUB_CMU_CHUB_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CHUB_CMU_CHUB_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	DISPAUD_CMU_DISPAUD_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	DISPAUD_CMU_DISPAUD_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	FSYS_CMU_FSYS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	FSYS_CMU_FSYS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	IS_CMU_IS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	IS_CMU_IS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MFCMSCL_CMU_MFCMSCL_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MFCMSCL_CMU_MFCMSCL_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MODEM_CMU_MODEM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MODEM_CMU_MODEM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	PERI_CMU_PERI_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	PERI_CMU_PERI_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	end_of_sfr_access,
	num_of_sfr_access = end_of_sfr_access - SFR_ACCESS_TYPE,
};
#endif