

================================================================
== Vivado HLS Report for 'Loop_VConvH_proc'
================================================================
* Date:           Fri Nov  5 09:19:58 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        proj_conv
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.66 ns | 5.728 ns |   0.83 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        2|  2059814| 13.320 ns | 13.718 ms |    2|  2059814|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- VConvH_VConvW  |        0|  2059812|         3|          1|          1| 0 ~ 2059811 |    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.62>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %hconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_xlim_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.45ns)   --->   "%height_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %height)" [conv.cpp:156->conv.cpp:239]   --->   Operation 10 'read' 'height_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (1.45ns)   --->   "%vconv_xlim_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %vconv_xlim_loc)"   --->   Operation 11 'read' 'vconv_xlim_loc_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %height_out, i32 %height_read)" [conv.cpp:156->conv.cpp:239]   --->   Operation 13 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_xlim_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %vconv_xlim_loc_out, i32 %vconv_xlim_loc_read)"   --->   Operation 15 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cast = zext i32 %height_read to i64" [conv.cpp:156->conv.cpp:239]   --->   Operation 16 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %vconv_xlim_loc_read to i64"   --->   Operation 17 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.17ns)   --->   "%bound = mul i64 %cast1, %cast" [conv.cpp:156->conv.cpp:239]   --->   Operation 18 'mul' 'bound' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.60ns)   --->   "br label %0"   --->   Operation 19 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %add_ln156, %VConvW_end ]" [conv.cpp:156->conv.cpp:239]   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%col1_0_i_i_i = phi i11 [ 0, %entry ], [ %select_ln156_2, %VConvW_end ]" [conv.cpp:156->conv.cpp:239]   --->   Operation 21 'phi' 'col1_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%row2_0_i_i_i = phi i11 [ 0, %entry ], [ %row, %VConvW_end ]"   --->   Operation 22 'phi' 'row2_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i11 %row2_0_i_i_i to i32" [conv.cpp:157->conv.cpp:239]   --->   Operation 23 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.85ns)   --->   "%icmp_ln157 = icmp slt i32 %zext_ln157, %vconv_xlim_loc_read" [conv.cpp:157->conv.cpp:239]   --->   Operation 24 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.06ns)   --->   "%icmp_ln156 = icmp eq i64 %indvar_flatten, %bound" [conv.cpp:156->conv.cpp:239]   --->   Operation 25 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.84ns)   --->   "%add_ln156 = add i64 %indvar_flatten, 1" [conv.cpp:156->conv.cpp:239]   --->   Operation 26 'add' 'add_ln156' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln156, label %.exit, label %VConvW_begin" [conv.cpp:156->conv.cpp:239]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.30ns)   --->   "%select_ln156 = select i1 %icmp_ln157, i11 %row2_0_i_i_i, i11 0" [conv.cpp:156->conv.cpp:239]   --->   Operation 28 'select' 'select_ln156' <Predicate = (!icmp_ln156)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.53ns)   --->   "%add_ln156_1 = add i11 1, %col1_0_i_i_i" [conv.cpp:156->conv.cpp:239]   --->   Operation 29 'add' 'add_ln156_1' <Predicate = (!icmp_ln156)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.61ns)   --->   "%icmp_ln169 = icmp ugt i11 %add_ln156_1, 9" [conv.cpp:169->conv.cpp:239]   --->   Operation 30 'icmp' 'icmp_ln169' <Predicate = (!icmp_ln156)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.61ns)   --->   "%icmp_ln169_1 = icmp ugt i11 %col1_0_i_i_i, 9" [conv.cpp:169->conv.cpp:239]   --->   Operation 31 'icmp' 'icmp_ln169_1' <Predicate = (!icmp_ln156)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.27ns)   --->   "%select_ln156_1 = select i1 %icmp_ln157, i1 %icmp_ln169_1, i1 %icmp_ln169" [conv.cpp:156->conv.cpp:239]   --->   Operation 32 'select' 'select_ln156_1' <Predicate = (!icmp_ln156)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.30ns)   --->   "%select_ln156_2 = select i1 %icmp_ln157, i11 %col1_0_i_i_i, i11 %add_ln156_1" [conv.cpp:156->conv.cpp:239]   --->   Operation 33 'select' 'select_ln156_2' <Predicate = (!icmp_ln156)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i11 %select_ln156 to i64" [conv.cpp:164->conv.cpp:239]   --->   Operation 34 'zext' 'zext_ln164' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%linebuf_0_addr = getelementptr [1920 x i32]* @linebuf_0, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 35 'getelementptr' 'linebuf_0_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%linebuf_1_addr = getelementptr [1920 x i32]* @linebuf_1, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 36 'getelementptr' 'linebuf_1_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.15ns)   --->   "%linebuf_1_load = load i32* %linebuf_1_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 37 'load' 'linebuf_1_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%linebuf_2_addr = getelementptr [1920 x i32]* @linebuf_2, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 38 'getelementptr' 'linebuf_2_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (1.15ns)   --->   "%linebuf_2_load = load i32* %linebuf_2_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 39 'load' 'linebuf_2_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%linebuf_3_addr = getelementptr [1920 x i32]* @linebuf_3, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 40 'getelementptr' 'linebuf_3_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.15ns)   --->   "%linebuf_3_load = load i32* %linebuf_3_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 41 'load' 'linebuf_3_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%linebuf_4_addr = getelementptr [1920 x i32]* @linebuf_4, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 42 'getelementptr' 'linebuf_4_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.15ns)   --->   "%linebuf_4_load = load i32* %linebuf_4_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 43 'load' 'linebuf_4_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%linebuf_5_addr = getelementptr [1920 x i32]* @linebuf_5, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 44 'getelementptr' 'linebuf_5_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (1.15ns)   --->   "%linebuf_5_load = load i32* %linebuf_5_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 45 'load' 'linebuf_5_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%linebuf_6_addr = getelementptr [1920 x i32]* @linebuf_6, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 46 'getelementptr' 'linebuf_6_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.15ns)   --->   "%linebuf_6_load = load i32* %linebuf_6_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 47 'load' 'linebuf_6_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%linebuf_7_addr = getelementptr [1920 x i32]* @linebuf_7, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 48 'getelementptr' 'linebuf_7_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.15ns)   --->   "%linebuf_7_load = load i32* %linebuf_7_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 49 'load' 'linebuf_7_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%linebuf_8_addr = getelementptr [1920 x i32]* @linebuf_8, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 50 'getelementptr' 'linebuf_8_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.15ns)   --->   "%linebuf_8_load = load i32* %linebuf_8_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 51 'load' 'linebuf_8_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%linebuf_9_addr = getelementptr [1920 x i32]* @linebuf_9, i64 0, i64 %zext_ln164" [conv.cpp:164->conv.cpp:239]   --->   Operation 52 'getelementptr' 'linebuf_9_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.15ns)   --->   "%linebuf_9_load = load i32* %linebuf_9_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 53 'load' 'linebuf_9_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %select_ln156_1, label %1, label %VConvW_end" [conv.cpp:169->conv.cpp:239]   --->   Operation 54 'br' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.53ns)   --->   "%row = add i11 %select_ln156, 1" [conv.cpp:157->conv.cpp:239]   --->   Operation 55 'add' 'row' <Predicate = (!icmp_ln156)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 56 [1/1] (1.45ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %hconv_V)" [conv.cpp:160->conv.cpp:239]   --->   Operation 56 'read' 'tmp_1' <Predicate = (!icmp_ln156)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 57 [2/2] (1.15ns)   --->   "%linebuf_0_load = load i32* %linebuf_0_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 57 'load' 'linebuf_0_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 58 [1/2] (1.15ns)   --->   "%linebuf_1_load = load i32* %linebuf_1_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 58 'load' 'linebuf_1_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 59 [1/1] (3.17ns)   --->   "%mul_ln165 = mul i32 111, %linebuf_1_load" [conv.cpp:165->conv.cpp:239]   --->   Operation 59 'mul' 'mul_ln165' <Predicate = (!icmp_ln156)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.15ns)   --->   "store i32 %linebuf_1_load, i32* %linebuf_0_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 60 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 61 [1/2] (1.15ns)   --->   "%linebuf_2_load = load i32* %linebuf_2_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 61 'load' 'linebuf_2_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 62 [1/1] (3.17ns)   --->   "%mul_ln165_1 = mul i32 266, %linebuf_2_load" [conv.cpp:165->conv.cpp:239]   --->   Operation 62 'mul' 'mul_ln165_1' <Predicate = (!icmp_ln156)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.15ns)   --->   "store i32 %linebuf_2_load, i32* %linebuf_1_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 63 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 64 [1/2] (1.15ns)   --->   "%linebuf_3_load = load i32* %linebuf_3_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 64 'load' 'linebuf_3_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 65 [1/1] (3.17ns)   --->   "%mul_ln165_2 = mul i32 498, %linebuf_3_load" [conv.cpp:165->conv.cpp:239]   --->   Operation 65 'mul' 'mul_ln165_2' <Predicate = (!icmp_ln156)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.15ns)   --->   "store i32 %linebuf_3_load, i32* %linebuf_2_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 66 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 67 [1/2] (1.15ns)   --->   "%linebuf_4_load = load i32* %linebuf_4_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 67 'load' 'linebuf_4_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 68 [1/1] (3.17ns)   --->   "%mul_ln165_3 = mul i32 724, %linebuf_4_load" [conv.cpp:165->conv.cpp:239]   --->   Operation 68 'mul' 'mul_ln165_3' <Predicate = (!icmp_ln156)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.15ns)   --->   "store i32 %linebuf_4_load, i32* %linebuf_3_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 69 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 70 [1/2] (1.15ns)   --->   "%linebuf_5_load = load i32* %linebuf_5_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 70 'load' 'linebuf_5_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 71 [1/1] (3.17ns)   --->   "%mul_ln165_4 = mul i32 821, %linebuf_5_load" [conv.cpp:165->conv.cpp:239]   --->   Operation 71 'mul' 'mul_ln165_4' <Predicate = (!icmp_ln156)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.15ns)   --->   "store i32 %linebuf_5_load, i32* %linebuf_4_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 72 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 73 [1/2] (1.15ns)   --->   "%linebuf_6_load = load i32* %linebuf_6_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 73 'load' 'linebuf_6_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 74 [1/1] (3.17ns)   --->   "%mul_ln165_5 = mul i32 724, %linebuf_6_load" [conv.cpp:165->conv.cpp:239]   --->   Operation 74 'mul' 'mul_ln165_5' <Predicate = (!icmp_ln156)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.15ns)   --->   "store i32 %linebuf_6_load, i32* %linebuf_5_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 75 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 76 [1/2] (1.15ns)   --->   "%linebuf_7_load = load i32* %linebuf_7_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 76 'load' 'linebuf_7_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 77 [1/1] (3.17ns)   --->   "%mul_ln165_6 = mul i32 498, %linebuf_7_load" [conv.cpp:165->conv.cpp:239]   --->   Operation 77 'mul' 'mul_ln165_6' <Predicate = (!icmp_ln156)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (1.15ns)   --->   "store i32 %linebuf_7_load, i32* %linebuf_6_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 78 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 79 [1/2] (1.15ns)   --->   "%linebuf_8_load = load i32* %linebuf_8_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 79 'load' 'linebuf_8_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 80 [1/1] (3.17ns)   --->   "%mul_ln165_7 = mul i32 266, %linebuf_8_load" [conv.cpp:165->conv.cpp:239]   --->   Operation 80 'mul' 'mul_ln165_7' <Predicate = (!icmp_ln156)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.15ns)   --->   "store i32 %linebuf_8_load, i32* %linebuf_7_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 81 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 82 [1/2] (1.15ns)   --->   "%linebuf_9_load = load i32* %linebuf_9_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 82 'load' 'linebuf_9_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 83 [1/1] (3.17ns)   --->   "%mul_ln165_8 = mul i32 111, %linebuf_9_load" [conv.cpp:165->conv.cpp:239]   --->   Operation 83 'mul' 'mul_ln165_8' <Predicate = (!icmp_ln156)> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.15ns)   --->   "store i32 %linebuf_9_load, i32* %linebuf_8_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 84 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 85 [1/1] (0.66ns)   --->   "%add_ln165_5 = add i32 %mul_ln165_3, %mul_ln165_4" [conv.cpp:165->conv.cpp:239]   --->   Operation 85 'add' 'add_ln165_5' <Predicate = (!icmp_ln156)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln165_7 = add i32 %mul_ln165_5, %mul_ln165_6" [conv.cpp:165->conv.cpp:239]   --->   Operation 86 'add' 'add_ln165_7' <Predicate = (!icmp_ln156)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.66ns)   --->   "%add_ln165_8 = add i32 %mul_ln165_7, %mul_ln165_8" [conv.cpp:165->conv.cpp:239]   --->   Operation 87 'add' 'add_ln165_8' <Predicate = (!icmp_ln156)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln165_9 = add i32 %add_ln165_8, %add_ln165_7" [conv.cpp:165->conv.cpp:239]   --->   Operation 88 'add' 'add_ln165_9' <Predicate = (!icmp_ln156)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (1.15ns)   --->   "store i32 %tmp_1, i32* %linebuf_9_addr, align 4" [conv.cpp:167->conv.cpp:239]   --->   Operation 89 'store' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>

State 4 <SV = 3> <Delay = 4.07>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @VConvH_VConvW_str)"   --->   Operation 90 'specloopname' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2059811, i64 0)"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [conv.cpp:157->conv.cpp:239]   --->   Operation 92 'specloopname' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_11_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str18)" [conv.cpp:157->conv.cpp:239]   --->   Operation 93 'specregionbegin' 'tmp_11_i_i' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv.cpp:159->conv.cpp:239]   --->   Operation 94 'specpipeline' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 95 [1/2] (1.15ns)   --->   "%linebuf_0_load = load i32* %linebuf_0_addr, align 4" [conv.cpp:164->conv.cpp:239]   --->   Operation 95 'load' 'linebuf_0_load' <Predicate = (!icmp_ln156)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln165 = shl i32 %linebuf_0_load, 5" [conv.cpp:165->conv.cpp:239]   --->   Operation 96 'shl' 'shl_ln165' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln165_1 = shl i32 %linebuf_0_load, 2" [conv.cpp:165->conv.cpp:239]   --->   Operation 97 'shl' 'shl_ln165_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln165_2 = shl i32 %tmp_1, 5" [conv.cpp:165->conv.cpp:239]   --->   Operation 98 'shl' 'shl_ln165_2' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln165_3 = shl i32 %tmp_1, 2" [conv.cpp:165->conv.cpp:239]   --->   Operation 99 'shl' 'shl_ln165_3' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln165 = add i32 %shl_ln165_2, %shl_ln165" [conv.cpp:165->conv.cpp:239]   --->   Operation 100 'add' 'add_ln165' <Predicate = (!icmp_ln156)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln165_1 = add i32 %add_ln165, %shl_ln165_3" [conv.cpp:165->conv.cpp:239]   --->   Operation 101 'add' 'add_ln165_1' <Predicate = (!icmp_ln156)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln165_2 = add i32 %mul_ln165, %mul_ln165_1" [conv.cpp:165->conv.cpp:239]   --->   Operation 102 'add' 'add_ln165_2' <Predicate = (!icmp_ln156)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln165_3 = add i32 %add_ln165_2, %shl_ln165_1" [conv.cpp:165->conv.cpp:239]   --->   Operation 103 'add' 'add_ln165_3' <Predicate = (!icmp_ln156)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln165_4 = add i32 %add_ln165_3, %add_ln165_1" [conv.cpp:165->conv.cpp:239]   --->   Operation 104 'add' 'add_ln165_4' <Predicate = (!icmp_ln156)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln165_6 = add i32 %add_ln165_5, %mul_ln165_2" [conv.cpp:165->conv.cpp:239]   --->   Operation 105 'add' 'add_ln165_6' <Predicate = (!icmp_ln156)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln165_10 = add i32 %add_ln165_9, %add_ln165_6" [conv.cpp:165->conv.cpp:239]   --->   Operation 106 'add' 'add_ln165_10' <Predicate = (!icmp_ln156)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp = add i32 %add_ln165_10, %add_ln165_4" [conv.cpp:165->conv.cpp:239]   --->   Operation 107 'add' 'tmp' <Predicate = (!icmp_ln156)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 108 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %vconv_V, i32 %tmp)" [conv.cpp:170->conv.cpp:239]   --->   Operation 108 'write' <Predicate = (select_ln156_1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "br label %VConvW_end" [conv.cpp:170->conv.cpp:239]   --->   Operation 109 'br' <Predicate = (select_ln156_1)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str18, i32 %tmp_11_i_i)" [conv.cpp:171->conv.cpp:239]   --->   Operation 110 'specregionend' 'empty_14' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "br label %0" [conv.cpp:157->conv.cpp:239]   --->   Operation 111 'br' <Predicate = (!icmp_ln156)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 112 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 0.832ns.

 <State 1>: 4.63ns
The critical path consists of the following:
	fifo read on port 'height' (conv.cpp:156->conv.cpp:239) [22]  (1.46 ns)
	'mul' operation ('bound', conv.cpp:156->conv.cpp:239) [30]  (3.17 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('row') with incoming values : ('row', conv.cpp:157->conv.cpp:239) [35]  (0 ns)
	'icmp' operation ('icmp_ln157', conv.cpp:157->conv.cpp:239) [37]  (0.859 ns)
	'select' operation ('select_ln156', conv.cpp:156->conv.cpp:239) [44]  (0.301 ns)
	'getelementptr' operation ('linebuf_1_addr', conv.cpp:164->conv.cpp:239) [59]  (0 ns)
	'load' operation ('linebuf_1_load', conv.cpp:164->conv.cpp:239) on array 'linebuf_1' [60]  (1.16 ns)

 <State 3>: 5.73ns
The critical path consists of the following:
	'load' operation ('linebuf_8_load', conv.cpp:164->conv.cpp:239) on array 'linebuf_8' [88]  (1.16 ns)
	'mul' operation ('mul_ln165_7', conv.cpp:165->conv.cpp:239) [89]  (3.17 ns)
	'add' operation ('add_ln165_8', conv.cpp:165->conv.cpp:239) [105]  (0.669 ns)
	'add' operation ('add_ln165_9', conv.cpp:165->conv.cpp:239) [106]  (0.731 ns)

 <State 4>: 4.08ns
The critical path consists of the following:
	'load' operation ('linebuf_0_load', conv.cpp:164->conv.cpp:239) on array 'linebuf_0' [56]  (1.16 ns)
	'shl' operation ('shl_ln165', conv.cpp:165->conv.cpp:239) [57]  (0 ns)
	'add' operation ('add_ln165', conv.cpp:165->conv.cpp:239) [97]  (0 ns)
	'add' operation ('add_ln165_1', conv.cpp:165->conv.cpp:239) [98]  (0.731 ns)
	'add' operation ('add_ln165_4', conv.cpp:165->conv.cpp:239) [101]  (0 ns)
	'add' operation ('tmp', conv.cpp:165->conv.cpp:239) [108]  (0.731 ns)
	fifo write on port 'vconv_V' (conv.cpp:170->conv.cpp:239) [112]  (1.46 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
