/*
 * drivers/serial/tegra_hsuart.c
 *
 * High-speed serial driver for NVIDIA Tegra SoCs
 *
 * Copyright (C) 2009 NVIDIA Corporation
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License as published by the
 * Free Software Foundation; either version 2 of the License, or (at your
 * option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */

/* #define DEBUG           1 */
/* #define VERBOSE_DEBUG   1 */

#include <linux/module.h>
#include <linux/serial.h>
#include <linux/serial_core.h>
#include <linux/platform_device.h>
#include <linux/workqueue.h>
#include <asm/io.h>
#include <linux/dma-mapping.h>
#include <linux/termios.h>
#include <linux/irq.h>
#include <linux/delay.h>
#include <linux/clk.h>
#include <linux/string.h>
#include <linux/pagemap.h>
#include <linux/tegra_devices.h>

#include "nvos.h"
#include "mach/nvrm_linux.h"
#include "mach/dma.h"
#include "nvassert.h"
#include "nvrm_drf.h"
#include "ap15/aruart.h"
#include "nvrm_interrupt.h"
#include "nvrm_power.h"

#if 0
#define function_trace(i) printk(KERN_ERR "%s()%s \n",__func__, (i)?"++":"--")
#else
#define function_trace(i)
#endif
#define TX_EMPTY_STATUS (NV_DRF_DEF(UART, LSR, TMTY, EMPTY) | \
	NV_DRF_DEF(UART, LSR, THRE, EMPTY))

/* double buffering- mode 32K of single buffer size */
#define UART_RX_DMA_BUFFER_SIZE    (2 *  32 * 1024)

#define USE_DMA_TX_THRESOLD 16
static int tx_force_pio = 0;
static int rx_force_pio = 0;

#define TEGRA_TX_RUN 1
#define TEGRA_TX_PIO 2
#define TEGRA_TX_DMA 3

struct tegra_uart_port {
	struct uart_port	uport;
	char			port_name[32];

	/* Module info */
	unsigned int		modid;
	NvU32			irq;
	void __iomem		*regs;
	NvOsPhysAddr		phys;
	NvU32			size;
	struct clk		*clk;
	unsigned int		baud;

	/* Register shadow */
	unsigned char		fcr_shadow;
	unsigned char		mcr_shadow;
	unsigned char		lcr_shadow;
	unsigned char		ier_shadow;
	bool           		use_cts_control;
	bool            	rts_active;

	/* FIFO watermarks which decides when the interrupts are triggered(PIO
	 * mode).  In the case of receive it is high watermark and in the case
	 * of trasmit it is low watermark. */
	int			tx_low_watermark;

	/* Tx DMA info */
	void			*tx_dma_virt;
	dma_addr_t		tx_dma_phys;
	int			tx_dma_size;

	/* Rm DMA handles */
	int			tx_dma;

	/* DMA requests */
	struct tegra_dma_req	rx_dma_req;
	int			rx_dma;

	struct tegra_dma_req	tx_dma_req;

	/* Rx PIO buffers */
	unsigned char		*rx_pio_buffer;
	int			rx_pio_buffer_size;

	bool			use_rx_dma;
	bool			use_tx_dma;

	struct work_struct	tx_work;
	struct workqueue_struct	*tx_work_queue;

	struct work_struct	rx_work;
	struct workqueue_struct	*rx_work_queue;
	int last_read_index;
	int already_read_bytecount;
	int last_transfer_count;

	spinlock_t		reg_access_lock;

	int tx_in_progress;
	int rx_in_progress;
};

static void tegra_set_baudrate(struct tegra_uart_port *t, unsigned int baud);
static void tegra_set_mctrl(struct uart_port *u, unsigned int mctrl);
static void set_rts(struct tegra_uart_port *t, bool active);
static void set_dtr(struct tegra_uart_port *t, bool active);

static inline int tegra_uart_isbreak(struct tegra_uart_port *t)
{
	unsigned char lsr;
	unsigned char rx_char;
	bool is_break_detected = false;

	lsr = readb(t->regs + UART_LSR_0);
	if (lsr & NV_DRF_DEF(UART, LSR, BRK, BREAK)) {
		is_break_detected = true;

		/* Again read the LSR and if there is fifo error with data then
		 * reset here */
		lsr = readb(t->regs + UART_LSR_0);
		if (lsr & NV_DRF_DEF(UART, LSR, FIFOE, ERR)) {
			if (lsr & NV_DRF_DEF(UART, LSR, RDR, DATA_IN_FIFO))
				return is_break_detected;

			/* Fifo error without rx data, read fifo till rx fifo
			 * empty: hw issue to detect next break */
			do {
				lsr = readb(t->regs + UART_LSR_0);
				if (!(lsr & NV_DRF_DEF(UART, LSR, RDR, DATA_IN_FIFO)))
					break;
				rx_char = readb(t->regs + UART_THR_DLAB_0_0);
			} while(1);
		}
	}
	return is_break_detected;
}


static char do_decode_rx_error(struct uart_port *u)
{
	struct tegra_uart_port *t;
	char flag = TTY_NORMAL;
	unsigned char lsr;
	unsigned char rx_char;

	t = container_of(u, struct tegra_uart_port, uport);

	lsr = readb(t->regs + UART_LSR_0);
	if (lsr & NV_DRF_DEF(UART, LSR, OVRF, OVERRUN_ERROR)) {
		/* Overrrun error  */
		flag |= TTY_OVERRUN;
		t->uport.icount.overrun++;
		dev_err(u->dev, "Got overrun errors\n");
	} else if (lsr & NV_DRF_DEF(UART, LSR, PERR, PARITY_ERR)) {
		/* Parity error */
		flag |= TTY_PARITY;
		t->uport.icount.parity++;
		dev_err(u->dev, "Got Parity errors\n");
	} else if (lsr & NV_DRF_DEF(UART, LSR, FERR, FRAME_ERR)) {
		flag |= TTY_FRAME;
		dev_err(u->dev, "Got frame errors\n");
	} else if (lsr & NV_DRF_DEF(UART, LSR, BRK, BREAK)) {
		flag |= TTY_BREAK;
		dev_err(u->dev, "Got Break \n");

		lsr = readb(t->regs + UART_LSR_0);
		if (lsr & NV_DRF_DEF(UART, LSR, FIFOE, ERR)) {
			if (lsr & NV_DRF_DEF(UART, LSR, RDR, DATA_IN_FIFO))
				return flag;
			/* Fifo error without rx data, read fifo till rx fifo
			 * empty: hw issue to detect next break */
			do {
				lsr = readb(t->regs + UART_LSR_0);
				if (!(lsr & NV_DRF_DEF(UART, LSR, RDR, DATA_IN_FIFO)))
					break;
				rx_char = readb(t->regs + UART_THR_DLAB_0_0);
			} while(1);
		}
	}
	return flag;
}

static int do_handle_rx_pio(struct uart_port *u)
{
	struct tegra_uart_port *t;
	struct tty_struct *tty = u->info->port.tty;
	int new_read_count = 0;
	t = container_of(u, struct tegra_uart_port, uport);

	do {
		char flag = TTY_NORMAL;
		unsigned char lsr;
		unsigned char ch;

		flag =  do_decode_rx_error(u);

		lsr = readb(t->regs + UART_LSR_0);
		if (!(lsr & NV_DRF_DEF(UART, LSR, RDR, DATA_IN_FIFO)))
			break;

		ch = readb(t->regs + UART_THR_DLAB_0_0);
		dev_vdbg(u->dev, "%c\n", ch);
		if (!uart_handle_sysrq_char(u, c)) {
			tty_insert_flip_char(tty, ch, flag);
			t->uport.icount.rx++;
			new_read_count++;
		}
	} while (1);

	return new_read_count;
}

static void do_handle_rx_dma(struct uart_port *u)
{
	struct tegra_uart_port *t;
	unsigned char ier;

	t = container_of(u, struct tegra_uart_port, uport);

	/* Disable interrups */
	ier = t->ier_shadow;
	/* Sw workaround to disable the rx timeout interrupt.*/
	ier = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0, IE_RHR, ENABLE, ier);
	writeb(ier, t->regs + UART_IER_DLAB_0_0);

	ier = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0, IE_RHR, DISABLE, ier);
	ier = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0, IE_RXS, DISABLE, ier);
	ier = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0, IE_RX_TIMEOUT, DISABLE, ier);
	ier = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0, IE_EORD, DISABLE, ier);
	t->ier_shadow = ier;
	writeb(ier, t->regs + UART_IER_DLAB_0_0);

	/*Schedule the receive workqueue */
	queue_work(t->rx_work_queue, &t->rx_work);
}

static int copy_dma_buffer_to_tty_buffer(struct tegra_uart_port *t,
			int new_trans_count)
{
	int copied_count;
	unsigned char *dma_virt_buf = (char *)t->rx_dma_req.virt_addr;
	struct uart_port *u = &t->uport;
	int ret_copied;

	if (new_trans_count < t->last_transfer_count) {
		/* dma buffer roundoff */
		copied_count = UART_RX_DMA_BUFFER_SIZE - t->last_transfer_count;
		ret_copied = tty_insert_flip_string(u->info->port.tty,
					dma_virt_buf + t->last_read_index,
					copied_count);
		if (copied_count != ret_copied) {
			dev_err(u->dev, "dma_to_tty lost data(1): Trying"
					" %x got %x lost %x\n",
					copied_count,ret_copied,
					copied_count - ret_copied);
		}
		if (new_trans_count) {
			copied_count += new_trans_count;
			ret_copied = tty_insert_flip_string(u->info->port.tty, dma_virt_buf,
						new_trans_count);
			if (copied_count != ret_copied) {
				dev_err(u->dev, "dma_to_tty lost data(2): Trying"
						" %x got %x lost %x\n",
						copied_count,ret_copied,
						copied_count - ret_copied);
			}
		}
		t->uport.icount.rx += copied_count;
		t->last_read_index = new_trans_count;
		t->last_transfer_count = new_trans_count;
	} else {
		copied_count = new_trans_count - t->last_transfer_count;
		if (copied_count) {
			ret_copied = tty_insert_flip_string(u->info->port.tty,
					dma_virt_buf + t->last_read_index,
					copied_count);
			if (copied_count != ret_copied) {
				dev_err(u->dev, "Lost some data last data(3): Trying"
						" %x got %x lost %x\n",
						copied_count,ret_copied,
						copied_count - ret_copied);
			}
			t->uport.icount.rx += copied_count;
			t->last_read_index += copied_count;
			t->last_transfer_count = new_trans_count;
		}
	}
	dev_dbg(u->dev, "Received %d bytes\n", copied_count);
	return copied_count;
}

void tegra_rx_dma_threshold_callback(struct tegra_dma_req *req, int err)
{
	struct uart_port *u = req->data;
	struct tegra_uart_port *t;
	t = container_of(u, struct tegra_uart_port, uport);
	queue_work(t->rx_work_queue, &t->rx_work);
}

/* It is expected that the callers take the UART lock when this API is called.
 *
 * There are 2 contexts when this function is called:
 *
 * 1. DMA ISR - DMA ISR triggers the threshold complete calback, which calls the
 * dequue API which in-turn calls this callback. UART lock is taken during
 * the call to the threshold callback.
 *
 * 2. UART ISR - UART calls the dequue API which in-turn will call this API.
 * In this case, UART ISR takes the UART lock.
 * */
void tegra_rx_dma_complete_callback(struct tegra_dma_req *req, int err)
{
	struct uart_port *u = req->data;
	struct tegra_uart_port *t;
	int dma_read_count = 0;
	int pio_read_count = 0;

	/* If we are here, DMA is stopped */
	t = container_of(u, struct tegra_uart_port, uport);

	dma_read_count = copy_dma_buffer_to_tty_buffer(t, req->bytes_transferred);
	pio_read_count = do_handle_rx_pio(u);

	if ((dma_read_count > 0) || pio_read_count) {
		tty_flip_buffer_push(u->info->port.tty);
	}

}

static void tegra_rx_dma_workqueue(struct work_struct *w)
{
	struct tegra_uart_port *t;
	unsigned char lsr;
	bool is_dma_stopped = false;
	int dma_trans_count;
	int dma_read_count = 0;
	int pio_read_count = 0;
	int start_status;
	unsigned long irq_flags;
	bool is_break_detected = false;
	struct uart_port *u;
	unsigned char ier;

	t = container_of(w, struct tegra_uart_port, rx_work);
	u = &t->uport;

	if (!t->rx_in_progress)
		return;

	is_break_detected = tegra_uart_isbreak(t);
	lsr = readb(t->regs + UART_LSR_0);
	if (lsr & NV_DRF_DEF(UART, LSR, RDR, DATA_IN_FIFO)) {
		/* Data available in fifo */
		if (t->rts_active)
			set_rts(t, false);

		is_dma_stopped = true;
		dma_trans_count = tegra_dma_get_transfer_count(t->rx_dma,
					&t->rx_dma_req, true);
		if (dma_trans_count < 0) {
			goto end;
		}

		dma_read_count = copy_dma_buffer_to_tty_buffer(t, dma_trans_count);
		pio_read_count = do_handle_rx_pio(u);
		t->last_read_index = 0;
		t->already_read_bytecount = 0;
		t->last_transfer_count = 0;
		start_status = tegra_dma_start_dma(t->rx_dma, &t->rx_dma_req);
		if (start_status < 0) {
			goto end;
		}
		/* enable the rts now */
		if (t->rts_active)
			set_rts(t, true);
	}  else {
		is_dma_stopped = false;
		dma_trans_count = tegra_dma_get_transfer_count(t->rx_dma,
					&t->rx_dma_req, false);
		if (dma_trans_count < 0) {
			goto end;
		}
		dma_read_count = copy_dma_buffer_to_tty_buffer(t, dma_trans_count);
	}

	if (is_break_detected){
		tty_insert_flip_char(u->info->port.tty, 0, TTY_BREAK);
		t->uport.icount.rx++;
	}

	if (dma_read_count || pio_read_count) {
		tty_flip_buffer_push(u->info->port.tty);
	}

	spin_lock_irqsave(&t->reg_access_lock, irq_flags);
	/* Enable the interrupts */
	if (t->rx_in_progress) {
		ier = t->ier_shadow;
		ier = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0, IE_RXS, ENABLE, ier);
		ier = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0, IE_RX_TIMEOUT, ENABLE, ier);
		ier = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0, IE_EORD, ENABLE, ier);
		t->ier_shadow = ier;
		writeb(ier, t->regs + UART_IER_DLAB_0_0);
	}
	spin_unlock_irqrestore(&t->reg_access_lock, irq_flags);

end:
	return;
}

static void tegra_stop_rx(struct uart_port *u)
{
	struct tegra_uart_port *t;
	unsigned char ier;

	t = container_of(u, struct tegra_uart_port, uport);

	if (t->rts_active)
		set_rts(t, false);
	if (t->rx_in_progress) {
		/* Enable the interrupts */
		ier = t->ier_shadow;

		ier = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0, IE_RHR, ENABLE, ier);
		writeb(ier, t->regs + UART_IER_DLAB_0_0);

		ier = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0, IE_RHR, DISABLE, ier);
		ier = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0, IE_RXS, DISABLE, ier);
		ier = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0, IE_RX_TIMEOUT, DISABLE, ier);
		ier = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0, IE_EORD, DISABLE, ier);
		t->ier_shadow = ier;
		writeb(ier, t->regs + UART_IER_DLAB_0_0);
		t->rx_in_progress = 0;
	}

	tegra_dma_dequeue(t->rx_dma);
	return;
}

static void do_handle_tx_pio(struct uart_port *u)
{
	struct tegra_uart_port *t;
	struct circ_buf *xmit = &u->info->xmit;
	int count = 0;
	int pending;

	function_trace(1);
	t = container_of(u, struct tegra_uart_port, uport);

	if (!t->tx_in_progress) {
		/* Disable interrupts on FIFO empty and break */
		t->ier_shadow = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0,
			IE_THR, DISABLE, t->ier_shadow);
		writeb(t->ier_shadow, t->regs + UART_IER_DLAB_0_0);
		return;
	}

	/* As long as there is room in the FIFO write the buffer without
	 * polling fifo status register */
	pending = uart_circ_chars_pending(xmit);
	count = (t->tx_low_watermark > pending)? pending:t->tx_low_watermark;
	while (count) {
		writeb(xmit->buf[xmit->tail], t->regs + UART_THR_DLAB_0_0);
		xmit->tail = (xmit->tail + 1) & (UART_XMIT_SIZE - 1);
		u->icount.tx++;
		count--;
	}

	pending = uart_circ_chars_pending(xmit);
	if ((t->use_tx_dma) && (pending > USE_DMA_TX_THRESOLD)) {
		t->ier_shadow = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0,
				IE_THR, DISABLE, t->ier_shadow);
		writeb(t->ier_shadow, t->regs + UART_IER_DLAB_0_0);
		t->tx_in_progress = TEGRA_TX_RUN;
		queue_work(t->tx_work_queue, &t->tx_work);
		return;
	} else {
		if (!pending) {
			t->ier_shadow = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0,
				IE_THR, DISABLE, t->ier_shadow);
			writeb(t->ier_shadow, t->regs + UART_IER_DLAB_0_0);
			t->tx_in_progress = 0;
		}
	}

	if (pending < WAKEUP_CHARS)
		uart_write_wakeup(u);
	return;
}

void tegra_tx_dma_complete_callback(struct tegra_dma_req *req, int err)
{
	struct uart_port *u = (struct uart_port *)req->data;
	struct tegra_uart_port *t;
	struct circ_buf *xmit;

	if (err == -TEGRA_DMA_REQ_ERROR_ABORTED)
		return;

	t  = container_of(u, struct tegra_uart_port, uport);
	xmit = &u->info->xmit;

	xmit->tail += t->tx_dma_req.size;
	xmit->tail &= (UART_XMIT_SIZE - 1);
	u->icount.tx += t->tx_dma_req.size;
	t->tx_dma_req.size = 0;
	t->tx_in_progress = TEGRA_TX_RUN;
	queue_work(t->tx_work_queue, &t->tx_work);
}

static void tegra_tx_dma_workqueue(struct work_struct *w)
{
	struct uart_port *u;
	struct tegra_uart_port *t;
	struct circ_buf *xmit;
	int to_end;
	unsigned long irq_flags;
	int pending;

	t = container_of(w, struct tegra_uart_port, tx_work);
	u = &t->uport;
	xmit = &u->info->xmit;

	function_trace(1);

	if (!t->tx_in_progress) {
		return;

	}

	if (t->tx_in_progress != TEGRA_TX_RUN) {
		dev_err(u->dev, "BUG(): Why tx state is not in run state %d\n",
			t->tx_in_progress);
		BUG();
		return;
	}

	if (uart_circ_empty(xmit)) {
		uart_write_wakeup(u);
		t->tx_in_progress = 0;
		return;
	}

	pending = uart_circ_chars_pending(xmit);
	if ((t->use_tx_dma) && (pending > USE_DMA_TX_THRESOLD)) {
		int data_size_to_dma = (pending < t->tx_dma_size)?
						pending : t->tx_dma_size;
		data_size_to_dma &= ~3;
		dev_dbg(u->dev, "Tx DMA starting 0x%x size %d\n",
						xmit->tail, data_size_to_dma);

		to_end = CIRC_CNT_TO_END(xmit->head, xmit->tail,
							UART_XMIT_SIZE);
		if (to_end < data_size_to_dma) {
			char *tx_dma_virt_buff = (char *)t->tx_dma_virt;
			memcpy(tx_dma_virt_buff, xmit->buf + xmit->tail, to_end);
			memcpy(tx_dma_virt_buff + to_end, xmit->buf,
						data_size_to_dma - to_end);
		} else {
			memcpy(t->tx_dma_virt, xmit->buf + xmit->tail,
						data_size_to_dma);
		}

		t->fcr_shadow = NV_FLD_SET_DRF_DEF(UART, IIR_FCR, TX_TRIG,
			FIFO_COUNT_GREATER_4, t->fcr_shadow);
		writeb(t->fcr_shadow, t->regs + UART_IIR_FCR_0);

		t->tx_dma_req.source_addr = t->tx_dma_phys;
		t->tx_dma_req.size = data_size_to_dma;
		if (t->tx_in_progress) {
			t->tx_in_progress = TEGRA_TX_DMA;
			tegra_dma_enqueue_req(t->tx_dma, &t->tx_dma_req);
		} else {
			dev_err(u->dev, "Tx has been stopped\n");
		}
	} else {
		/* Transfer in PIO mode */
		t->fcr_shadow = NV_FLD_SET_DRF_DEF(UART, IIR_FCR, TX_TRIG,
			FIFO_COUNT_GREATER_8, t->fcr_shadow);
		writeb(t->fcr_shadow, t->regs + UART_IIR_FCR_0);

		spin_lock_irqsave(&t->reg_access_lock, irq_flags);
		t->tx_in_progress = TEGRA_TX_PIO;
		t->ier_shadow = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0,
				IE_THR, ENABLE, t->ier_shadow);
		writeb(t->ier_shadow, t->regs + UART_IER_DLAB_0_0);
		spin_unlock_irqrestore(&t->reg_access_lock, irq_flags);
	}
	return;
}

static unsigned int tegra_tx_empty(struct uart_port *u)
{
	struct tegra_uart_port *t;
	unsigned char lsr;
	unsigned int ret;

	t = container_of(u, struct tegra_uart_port, uport);
	dev_vdbg(u->dev, "+tegra_tx_empty\n");

	if (t->tx_in_progress) {
		return 0;
	}

	lsr = readb(t->regs + UART_LSR_0);
	if ((lsr & TX_EMPTY_STATUS) == TX_EMPTY_STATUS)
		ret = TIOCSER_TEMT;
	else
		ret = 0;
	dev_vdbg(u->dev, "-tegra_tx_empty\n");
	return 0;
}

static void tegra_stop_tx(struct uart_port *u)
{
	struct tegra_uart_port *t;
	t = container_of(u, struct tegra_uart_port, uport);

	if (t->tx_in_progress) {
		if (t->tx_in_progress == TEGRA_TX_PIO) {
			t->ier_shadow = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0,
					IE_THR, DISABLE, t->ier_shadow);
			writeb(t->ier_shadow, t->regs + UART_IER_DLAB_0_0);
		}
		if (t->tx_in_progress == TEGRA_TX_DMA) {
			tegra_dma_dequeue_req(t->tx_dma, &t->tx_dma_req);
			t->tx_dma_req.size = 0;
		}
		t->tx_in_progress = 0;
	}
}

static void tegra_start_tx(struct uart_port *u)
{
	struct tegra_uart_port *t;
	function_trace(1);

	t = container_of(u, struct tegra_uart_port, uport);

	dev_vdbg(t->uport.dev, "+tegra_start_tx\n");

	if (t->tx_in_progress) {
		return;
	}
	t->tx_in_progress = TEGRA_TX_RUN;

	/* Enable Tx interrupt for the non dma mode transmit other schedule
	 * tx work queue*/
	if (!t->use_tx_dma) {
		t->tx_in_progress = TEGRA_TX_PIO;
		t->ier_shadow = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0,
				IE_THR, ENABLE, t->ier_shadow);
		writeb(t->ier_shadow, t->regs + UART_IER_DLAB_0_0);
	} else {
		queue_work(t->tx_work_queue, &t->tx_work);
	}
	dev_vdbg(t->uport.dev, "-tegra_start_tx\n");
}

static void do_handle_modem_signal(struct uart_port *u, unsigned char msr)
{
	bool is_change = false;

	if (msr & (NV_DRF_DEF(UART, MSR, DCTS, ENABLE))) {
		/* status = (msr & NV_DRF_DEF(UART, MSR, CTS, ENABLE))?TIOCM_CTS:0;
		 uart_handle_cts_change(u, status);*/
		u->icount.cts++;
		is_change = true;
		dev_dbg(u->dev, "CTS changed\n");
	}
	if (msr & (NV_DRF_DEF(UART, MSR, DDSR, ENABLE))) {
		u->icount.dsr++;
		is_change = true;
		dev_dbg(u->dev, "DSR changed\n");
	}
	if (msr & (NV_DRF_DEF(UART, MSR, DCD, ENABLE))) {
		/*
		status = (msr & NV_DRF_DEF(UART, MSR, CD, ENABLE))?TIOCM_CD:0;
		uart_handle_dcd_change(u, status);
		*/
		u->icount.dcd++;
		is_change = true;
		dev_dbg(u->dev, "CD changed\n");
	}
	if (msr & (NV_DRF_DEF(UART, MSR, DRI, ENABLE))) {
		 u->icount.rng++;
		 is_change = true;
		dev_dbg(u->dev, "RI changed\n");
	}
	if (is_change)
		wake_up_interruptible(&u->info->delta_msr_wait);
	return;
}

static irqreturn_t tegra_uart_isr(int irq, void *data)
{
	struct uart_port *u = (struct uart_port *)data;
	struct tegra_uart_port *t;
	unsigned char iir_fcr;
	unsigned char msr;

	t  = container_of(u, struct tegra_uart_port, uport);
	/* FIXME why do we need to loop here? */
	while (1) {
		iir_fcr = readb(t->regs + UART_IIR_FCR_0);
		if (iir_fcr & NV_DRF_DEF(UART, IIR_FCR, IS_STA, NO_INTR_PEND)) {
			return IRQ_HANDLED;
		}

		// dev_vdbg(u->dev, "tegra_uart_isr iir = 0x%x\n", iir_fcr);
		switch ((iir_fcr >> 1 ) & 0x7) {
		case 0: /* Modem signal change interrupt */
			msr = readb(t->regs + UART_MSR_0);
			do_handle_modem_signal(u, msr);
			break;
		case 1: /* Transmit interrupt only triggered when using PIO */
			do_handle_tx_pio(u);
			break;
		case 4: /* End of data */
		case 2: /* Receive */
		case 6: /* Rx timeout */
			if (likely(t->use_rx_dma)) {
				do_handle_rx_dma(u);
			} else {
				do_handle_rx_pio(u);
				tty_flip_buffer_push(u->info->port.tty);
			}
			break;
		case 3: /* Receive error */
			/* FIXME how to handle this? Why do we get here */
			do_decode_rx_error(u);
			break;
		case 5: /* break nothing to handle */
		case 7: /* break nothing to handle */
			break;
		}
	}
}

static void tegra_uart_hw_deinit(struct tegra_uart_port *t)
{
	unsigned char fcr;
	unsigned long flag;

	spin_lock_irqsave(&t->reg_access_lock, flag);

	/* Disable interrupts */
	writeb(0, t->regs + UART_IER_DLAB_0_0);

	t->tx_in_progress = 0;
	t->rx_in_progress = 0;

	/* Reset the Rx and Tx FIFOs */
	fcr = t->fcr_shadow;
	fcr = NV_FLD_SET_DRF_DEF(UART, IIR_FCR, TX_CLR, CLEAR, fcr);
	fcr = NV_FLD_SET_DRF_DEF(UART, IIR_FCR, RX_CLR, CLEAR, fcr);
	writeb(fcr, t->regs + UART_IIR_FCR_0);

	NvRmModuleReset(s_hRmGlobal, t->modid);
	clk_disable(t->clk);
	spin_unlock_irqrestore(&t->reg_access_lock, flag);

	NvRmSetModuleTristate(s_hRmGlobal, t->modid, NV_TRUE);
	t->baud = 0;
}

static int tegra_uart_hw_init(struct tegra_uart_port *t)
{
	unsigned char fcr;
	unsigned char ier;
	NvError err;

	dev_vdbg(t->uport.dev, "+tegra_uart_hw_init\n");

	t->fcr_shadow = 0;
	t->mcr_shadow = 0;
	t->lcr_shadow = 0;
	t->ier_shadow = 0;
	t->baud = 0;

	err = NvRmSetModuleTristate(s_hRmGlobal, t->modid, NV_FALSE);
	if (err != NvSuccess) {
		dev_err(t->uport.dev, "NvRmSetModuleTristate failed\n");
		goto fail;
	}

	clk_enable(t->clk);
	NvRmModuleReset(s_hRmGlobal, t->modid);

	spin_lock(&t->reg_access_lock);

	t->tx_in_progress = 0;
	t->rx_in_progress = 0;

	/* Reset the FIFO twice with some delay to make sure that the FIFOs are
	 * really flushed. Wait is needed as the clearing needs to cross
	 * multiple clock domains.
	 * */
	t->fcr_shadow = NV_DRF_DEF(UART, IIR_FCR, FCR_EN_FIFO, ENABLE);

	fcr = t->fcr_shadow;
	fcr = NV_FLD_SET_DRF_DEF(UART, IIR_FCR, RX_CLR, CLEAR, fcr);
	fcr = NV_FLD_SET_DRF_DEF(UART, IIR_FCR, TX_CLR, CLEAR, fcr);
	writeb(fcr, t->regs + UART_IIR_FCR_0);

	udelay(100);
	writeb(fcr, t->regs + UART_IIR_FCR_0);
	udelay(100);

	/* Set the trigger level
	 *
	 * For PIO mode:
	 *
	 * For receive, this will interrupt the CPU after that many number of
	 * bytes are received, for the remaining bytes the receive timeout
	 * interrupt is received.
	 *
	 *  Rx high watermark is set to 4.
	 *
	 * For transmit, if the trasnmit interrupt is enabled, this will
	 * interrupt the CPU when the number of entries in the FIFO reaches the
	 * low watermark.
	 *
	 *  Tx low watermark is set to 8.
	 *
	 *  For DMA mode:
	 *
	 *  Set the Tx trigger to 4. This should match the DMA burst size that
	 *  programmed in the DMA registers.
	 * */
	t->fcr_shadow = NV_FLD_SET_DRF_DEF(UART, IIR_FCR, RX_TRIG,
		FIFO_COUNT_GREATER_4, t->fcr_shadow);

	if (t->use_tx_dma) {
		t->fcr_shadow = NV_FLD_SET_DRF_DEF(UART, IIR_FCR, TX_TRIG,
			FIFO_COUNT_GREATER_4, t->fcr_shadow);
	} else {
		t->fcr_shadow = NV_FLD_SET_DRF_DEF(UART, IIR_FCR, TX_TRIG,
			FIFO_COUNT_GREATER_8, t->fcr_shadow);
	}

	writeb(t->fcr_shadow, t->regs + UART_IIR_FCR_0);
	t->tx_low_watermark = 8;

	if (t->use_rx_dma) {
		/* Initialize the uart for some default configi as it is
		 * going to start dma */
		t->lcr_shadow = 3; /* no parity,1 stop nit, 8 data bit */
		tegra_set_baudrate(t, 9600);
		t->fcr_shadow = NV_FLD_SET_DRF_DEF(UART, IIR_FCR, DMA, CHANGE,
			t->fcr_shadow);
		writeb(t->fcr_shadow, t->regs + UART_IIR_FCR_0);

		t->last_read_index = 0;
		t->already_read_bytecount = 0;
		t->last_transfer_count = 0;
		if (tegra_dma_enqueue_req(t->rx_dma, &t->rx_dma_req)) {
			dev_err(t->uport.dev, "Could not enqueue Rx DMA req\n");
			tegra_dma_free_channel(t->rx_dma);
			if (t->rx_dma_req.dest_addr) {
				dma_free_coherent(t->uport.dev, t->rx_dma_req.size,
					t->rx_dma_req.virt_addr,
					t->rx_dma_req.dest_addr);
			}
			t->use_rx_dma = false;
			t->fcr_shadow = NV_FLD_SET_DRF_DEF(UART, IIR_FCR, DMA,
					NO_CHANGE, t->fcr_shadow);
			writeb(t->fcr_shadow, t->regs + UART_IIR_FCR_0);
		}
	} else {
		t->fcr_shadow = NV_FLD_SET_DRF_DEF(UART, IIR_FCR, DMA,
			NO_CHANGE, t->fcr_shadow);
		writeb(t->fcr_shadow, t->regs + UART_IIR_FCR_0);
	}

	t->rx_in_progress = 1;

	/*
	 *  Enable IE_RXS for the receive status interrupts like line errros.
	 *  Enable IE_RX_TIMEOUT to get the bytes which cannot be DMA'd.
	 *
	 *  If using DMA mode, enable EORD instead of receive interrupt which
	 *  will interrupt after the UART is done with the receive instead of
	 *  the interrupt when the FIFO "threshold" is reached.
	 *
	 *  EORD is different interrupt than RX_TIMEOUT - RX_TIMEOUT occurs when
	 *  the DATA is sitting in the FIFO and couldn't be transferred to the
	 *  DMA as the DMA size alignment(4 bytes) is not met. EORD will be
	 *  triggered when there is a pause of the incomming data stream for 4
	 *  characters long.
	 *
	 *  For pauses in the data which is not aligned to 4 bytes, we get
	 *  both the EORD as well as RX_TIMEOUT - SW sees RX_TIMEOUT first
	 *  then the EORD.
	 *
	 *  Don't get confused, believe in the magic of nvidia hw...:-)
	 */
	ier = 0;
	ier = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0, IE_RXS, ENABLE, ier);
	ier = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0, IE_RX_TIMEOUT, ENABLE, ier);
	if (t->use_rx_dma)
		ier = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0, IE_EORD, ENABLE,ier);
	else
		ier = NV_FLD_SET_DRF_DEF(UART, IER_DLAB_0, IE_RHR, ENABLE, ier);
	t->ier_shadow = ier;
	writeb(ier, t->regs + UART_IER_DLAB_0_0);

	spin_unlock(&t->reg_access_lock);

	dev_vdbg(t->uport.dev, "-tegra_uart_hw_init\n");
	return 0;

fail:
	dev_err(t->uport.dev, "HW init failed\n");
	return -ENODEV;
}

static int tegra_uart_init_rx_dma(struct tegra_uart_port *t)
{
	dma_addr_t rx_dma_phys;
	void *rx_dma_virt;

	t->rx_dma = tegra_dma_allocate_channel(
					TEGRA_DMA_MODE_CONTINUOUS_SAME_BUFFER);
	if (t->rx_dma < 0)
		return -ENODEV;

	memset(&t->rx_dma_req, 0, sizeof(t->rx_dma_req));

	t->rx_dma_req.size = UART_RX_DMA_BUFFER_SIZE;
	rx_dma_virt = dma_alloc_coherent(t->uport.dev,
		t->rx_dma_req.size, &rx_dma_phys, GFP_KERNEL);
	if (!rx_dma_virt) {
		dev_err(t->uport.dev, "DMA buffers allocate failed \n");
		goto fail;
	}
	t->rx_dma_req.dest_addr = rx_dma_phys;
	t->rx_dma_req.virt_addr = rx_dma_virt;

	t->rx_dma_req.source_addr = t->phys;
	t->rx_dma_req.source_wrap = 4;
	t->rx_dma_req.dest_wrap = 0;
	t->rx_dma_req.to_memory = 1;
	t->rx_dma_req.modid =  NvRmModuleID_Uart;
	t->rx_dma_req.instance = t->uport.line;
	t->rx_dma_req.complete = tegra_rx_dma_complete_callback;
	t->rx_dma_req.threshold = tegra_rx_dma_threshold_callback;
	t->rx_dma_req.data = &t->uport;
	INIT_LIST_HEAD(&(t->rx_dma_req.list));
	return 0;
fail:
	tegra_dma_free_channel(t->rx_dma);
	if (t->rx_dma_req.dest_addr)
		dma_free_coherent(t->uport.dev, t->rx_dma_req.size,
			t->rx_dma_req.virt_addr, t->rx_dma_req.dest_addr);
	return -ENODEV;
}

static int tegra_startup(struct uart_port *u)
{
	struct tegra_uart_port *t = container_of(u,
		struct tegra_uart_port, uport);
	int ret = 0;

	t = container_of(u, struct tegra_uart_port, uport);
	sprintf(t->port_name, "tegra_uart_%d", u->line);

	NvRmModuleGetBaseAddress(s_hRmGlobal, t->modid, &t->phys, &t->size);
	t->regs = ioremap_nocache(t->phys, t->size);
	if (!t->regs) {
		dev_err(u->dev, "Cannot map UART registers\n");
		return -ENODEV;
	}
	t->irq = NvRmGetIrqForLogicalInterrupt(s_hRmGlobal, t->modid, 0);
	BUG_ON(t->irq == (NvU32)(-1));

	t->use_tx_dma = false;
	if (!tx_force_pio) {
		t->tx_dma = tegra_dma_allocate_channel(TEGRA_DMA_MODE_ONESHOT);
		if (t->tx_dma >= 0)
			t->use_tx_dma = true;
	}
	if (t->use_tx_dma) {
		t->tx_dma_virt = dma_alloc_coherent(t->uport.dev,
			UART_XMIT_SIZE, &t->tx_dma_phys, GFP_KERNEL);
		if (t->tx_dma_virt) {
			t->tx_dma_size = UART_XMIT_SIZE;

			/* Setup the DMA Tx request structure
			 * which doesn't change */
			INIT_LIST_HEAD(&t->tx_dma_req.list);
			t->tx_dma_req.modid =  NvRmModuleID_Uart;
			t->tx_dma_req.instance = u->line;
			t->tx_dma_req.complete = tegra_tx_dma_complete_callback;
			t->tx_dma_req.to_memory = 0;

			t->tx_dma_req.dest_addr = t->phys;
			t->tx_dma_req.dest_wrap = 4;
			t->tx_dma_req.source_wrap = 0;
			t->tx_dma_req.data = u;
			t->tx_dma_req.size = 0;
		} else {
			tegra_dma_free_channel(t->tx_dma);
			t->use_tx_dma = false;
		}
	}

	t->use_rx_dma = false;
	if (!rx_force_pio) {
		if (!tegra_uart_init_rx_dma(t))
			t->use_rx_dma = true;
	}
	ret = tegra_uart_hw_init(t);
	if (ret)
		goto fail;

	ret = request_irq(t->irq, tegra_uart_isr, IRQF_SHARED, t->port_name, u);
	if (ret) {
		dev_err(u->dev, "Failed to register ISR for IRQ %d\n", t->irq);
		goto fail;
	}
	/* Set the irq flags to irq valid, which is the default linux behaviour.
	 * For irqs used by Nv* APIs, IRQF_NOAUTOEN is also set */
	set_irq_flags(t->irq, IRQF_VALID);
	dev_info(u->dev,"Started UART port %d\n", u->line);

	return 0;
fail:
	dev_err(u->dev, "Tegra UART startup failed\n");
	return ret;
}

static void tegra_shutdown(struct uart_port *u)
{
	struct tegra_uart_port *t;
	unsigned long flags;

	spin_lock_irqsave(&u->lock, flags);
	t = container_of(u, struct tegra_uart_port, uport);
	dev_vdbg(u->dev, "+tegra_shutdown\n");

	tegra_uart_hw_deinit(t);
	spin_unlock_irqrestore(&u->lock, flags);

	if (t->use_rx_dma) {
		dma_free_coherent(u->dev, t->rx_dma_req.size,
			t->rx_dma_req.virt_addr, t->rx_dma_req.dest_addr);
		tegra_dma_free_channel(t->rx_dma);
	}
	if (t->use_tx_dma) {
		dma_free_coherent(u->dev, t->tx_dma_size, t->tx_dma_virt,
			t->tx_dma_phys);
		tegra_dma_free_channel(t->tx_dma);
	}

	free_irq(t->irq, u);
	dev_vdbg(u->dev, "-tegra_shutdown\n");
}

static unsigned int tegra_get_mctrl(struct uart_port *u)
{
	int mctrl = 0;
	unsigned char msr;
	struct tegra_uart_port *t;

	t = container_of(u, struct tegra_uart_port, uport);
	msr = readb(t->regs + UART_MSR_0);
	if (msr & (NV_DRF_DEF(UART, MSR, CTS, ENABLE))) {
		mctrl |= TIOCM_CTS;
	}
	if (msr & (NV_DRF_DEF(UART, MSR, DSR, ENABLE))) {
		mctrl |= TIOCM_DSR;
	}
	if (msr & (NV_DRF_DEF(UART, MSR, CD, ENABLE))) {
		mctrl |= TIOCM_CD;
	}
	if (msr & (NV_DRF_DEF(UART, MSR, RI, ENABLE))) {
		mctrl |= TIOCM_RI;
	}
	return mctrl;
}

static void set_rts(struct tegra_uart_port *t, bool active)
{
	unsigned char mcr;
	mcr = t->mcr_shadow;
	if (active)
		mcr = NV_FLD_SET_DRF_DEF(UART, MCR, RTS, FORCE_RTS_LOW, mcr);
	else
		mcr = NV_FLD_SET_DRF_DEF(UART, MCR, RTS, FORCE_RTS_HI, mcr);
	if (mcr != t->mcr_shadow) {
		writeb(mcr, t->regs + UART_MCR_0);
		t->mcr_shadow = mcr;
	}
	return;
}

static void set_dtr(struct tegra_uart_port *t, bool active)
{
	unsigned char mcr;
	mcr = t->mcr_shadow;
	if (active)
		mcr = NV_FLD_SET_DRF_DEF(UART, MCR, DTR, FORCE_DTR_LOW, mcr);
	else
		mcr = NV_FLD_SET_DRF_DEF(UART, MCR, DTR, FORCE_DTR_HI, mcr);
	if (mcr != t->mcr_shadow) {
		writeb(mcr, t->regs + UART_MCR_0);
		t->mcr_shadow = mcr;
	}
	return;
}

static void tegra_set_mctrl(struct uart_port *u, unsigned int mctrl)
{
	unsigned char mcr;
	struct tegra_uart_port *t;

	dev_vdbg(u->dev, "tegra_set_mctrl called with %d\n", mctrl);
	t = container_of(u, struct tegra_uart_port, uport);

	mcr = t->mcr_shadow;
	if (mctrl & TIOCM_RTS) {
		t->rts_active = true;
		set_rts(t, true);
	} else {
		t->rts_active = false;
		set_rts(t, false);
	}

	if (mctrl & TIOCM_DTR)
		set_dtr(t, true);
	else
		set_dtr(t, false);
	return;
}

static void tegra_break_ctl(struct uart_port *u, int break_ctl)
{
	struct tegra_uart_port *t;
	unsigned char lcr;

	t = container_of(u, struct tegra_uart_port, uport);
	lcr = t->lcr_shadow;
	if (break_ctl)
		lcr = NV_FLD_SET_DRF_DEF(UART, LCR, SET_B, BREAK, lcr);
	else
		lcr = NV_FLD_SET_DRF_DEF(UART, LCR, SET_B, NO_BREAK, lcr);
	writeb(lcr, t->regs + UART_LCR_0);
	t->lcr_shadow = lcr;
}

static int tegra_request_port(struct uart_port *u)
{
	return 0;
}

static void tegra_release_port(struct uart_port *u)
{


}


static void tegra_enable_ms(struct uart_port *u)
{
}

#define UART_CLOCK_ACCURACY 5

static void tegra_set_baudrate(struct tegra_uart_port *t, unsigned int baud)
{
	unsigned int clock;
	unsigned long long minclock;
	unsigned long long maxclock;
	unsigned int actual_clock;
	unsigned int divisor;
	NvError err;
	unsigned char lcr;

	if (t->baud == baud)
		return;

	clock =  (baud * 16) / 1000;
	clock = clock ? clock : 1;

	minclock = (unsigned long long) baud * 16 * (100 - UART_CLOCK_ACCURACY);
	do_div(minclock, 1000 * 100);

	maxclock = (unsigned long long) baud * 16 * (100 + UART_CLOCK_ACCURACY);
	do_div(maxclock, 1000 * 100);

	err = NvRmPowerModuleClockConfig(s_hRmGlobal,
		t->modid, 0, (NvU32)minclock, (NvU32)maxclock,
		&clock, 1, &actual_clock, 0);
	if (err != NvSuccess) {
		dev_err(t->uport.dev, "Setting the UART clock failed min "
			"%lld ideal %d max %lld\n", minclock, clock, maxclock);
		return;
	}

	divisor = (actual_clock * 1000);
	do_div(divisor, 16);
	divisor += baud/2;
	do_div(divisor, baud);

	lcr = t->lcr_shadow;
	lcr = NV_FLD_SET_DRF_DEF(UART, LCR, DLAB, ENABLE, lcr);
	writeb(lcr, t->regs + UART_LCR_0);

	writel(divisor & 0xFF, t->regs + UART_THR_DLAB_0_0);
	writel(((divisor >> 8) & 0xFF), t->regs + UART_IER_DLAB_0_0);

	lcr = NV_FLD_SET_DRF_DEF(UART, LCR, DLAB, DISABLE, lcr);
	writeb(lcr, t->regs + UART_LCR_0);

	t->baud = baud;
	dev_info(t->uport.dev, "Baud %d clock freq %d and divisor of %d\n",
		baud, actual_clock, divisor);
}

void tegra_set_termios(struct uart_port *u, struct ktermios *termios,
					   struct ktermios *oldtermios)
{
	struct tegra_uart_port *t;
	unsigned int baud;
	unsigned long flags;
	unsigned int lcr;
	unsigned int c_cflag = termios->c_cflag;
	char debug_string[50];
	unsigned char mcr;

	t = container_of(u, struct tegra_uart_port, uport);
	dev_vdbg(t->uport.dev, "+tegra_set_termios\n");
	debug_string[0] = 0;
	strlcat(debug_string, "uart port setting: ", 50);

	spin_lock_irqsave(&u->lock, flags);

	/* Changing configuration, it is safe to stop any rx now */
	if (t->rts_active)
		set_rts(t, false);

	/* Baud rate */
	baud = uart_get_baud_rate(u, termios, oldtermios, 200, 4000000);
	tegra_set_baudrate(t, baud);

	/* Parity */
	lcr = t->lcr_shadow;
	lcr = NV_FLD_SET_DRF_DEF(UART, LCR, PAR, NO_PARITY, lcr);
	if (PARENB == (c_cflag & PARENB)) {
		if (CMSPAR == (c_cflag & CMSPAR)) {
			strlcat(debug_string, "space parity ", 50);
			/* FIXME What is space parity? */
			/* data |= SPACE_PARITY; */
		} else if (c_cflag & PARODD) {
			strlcat(debug_string, "ODD parity ", 50);
			lcr = NV_FLD_SET_DRF_DEF(UART, LCR, PAR, PARITY, lcr);
			lcr = NV_FLD_SET_DRF_DEF(UART, LCR, EVEN, DISABLE, lcr);
			lcr = NV_FLD_SET_DRF_DEF(UART, LCR, SET_P, NO_PARITY,
				lcr);
		} else {
			strlcat(debug_string, "Even parity ", 50);
			lcr = NV_FLD_SET_DRF_DEF(UART, LCR, PAR, PARITY, lcr);
			lcr = NV_FLD_SET_DRF_DEF(UART, LCR, EVEN, ENABLE, lcr);
			lcr = NV_FLD_SET_DRF_DEF(UART, LCR, SET_P, NO_PARITY,
				lcr);
		}
	}

	switch (c_cflag & CSIZE) {
	case CS5:
		lcr = NV_FLD_SET_DRF_DEF(UART, LCR, WD_SIZE, WORD_LENGTH_5,lcr);
		strlcat(debug_string, "5", 50);
		break;
	case CS6:
		lcr = NV_FLD_SET_DRF_DEF(UART, LCR, WD_SIZE, WORD_LENGTH_6,lcr);
		strlcat(debug_string, "6", 50);
		break;
	case CS7:
		lcr = NV_FLD_SET_DRF_DEF(UART, LCR, WD_SIZE, WORD_LENGTH_7,lcr);
		strlcat(debug_string, "7", 50);
		break;
	default:
		lcr = NV_FLD_SET_DRF_DEF(UART, LCR, WD_SIZE, WORD_LENGTH_8,lcr);
		strlcat(debug_string, "8", 50);
		break;
	}

	/* Stop bits */
	if (termios->c_cflag & CSTOPB) {
		lcr = NV_FLD_SET_DRF_DEF(UART, LCR, STOP, ENABLE, lcr);
		strlcat(debug_string, "n2", 50);
	} else {
		lcr = NV_FLD_SET_DRF_DEF(UART, LCR, STOP, DISABLE, lcr);
		strlcat(debug_string, "n1", 50);
	}

	writeb(lcr, t->regs + UART_LCR_0);
	t->lcr_shadow = lcr;

	/* Flow control */
	if (termios->c_cflag & CRTSCTS)	{
		mcr = t->mcr_shadow;
		mcr = NV_FLD_SET_DRF_DEF(UART, MCR, CTS_EN, ENABLE, mcr);
		mcr = NV_FLD_SET_DRF_DEF(UART, MCR, RTS_EN, DISABLE, mcr);
		t->mcr_shadow = mcr;
		writeb(mcr, t->regs + UART_MCR_0);
		t->use_cts_control = true;

		/* if top layer have asked to set rts to active then do here */
		if (t->rts_active)
			set_rts(t, true);
	} else {
		mcr = t->mcr_shadow;
		mcr = NV_FLD_SET_DRF_DEF(UART, MCR, CTS_EN, DISABLE, mcr);
		mcr = NV_FLD_SET_DRF_DEF(UART, MCR, RTS_EN, DISABLE, mcr);
		t->mcr_shadow = mcr;
		writeb(mcr, t->regs + UART_MCR_0);
		t->use_cts_control = false;
	}

	/* update the port timeout based on new settings */
	uart_update_timeout(u, termios->c_cflag, baud);

	spin_unlock_irqrestore(&u->lock, flags);
	dev_info(u->dev, "%s\n", debug_string);
	dev_vdbg(t->uport.dev, "-tegra_set_termios\n");
	return;
}

/*
 * Flush any TX data submitted for DMA. Called when the TX circular
 * buffer is reset.
 */
static void tegra_flush_buffer(struct uart_port *u)
{
	struct tegra_uart_port *t;
	dev_vdbg(u->dev, "tegra_flush_buffer called");

	t = container_of(u, struct tegra_uart_port, uport);

	if (t->use_tx_dma) {
		tegra_dma_dequeue_req(t->tx_dma, &t->tx_dma_req);
		t->tx_dma_req.size = 0;
	}
	return;
}


static void tegra_pm(struct uart_port *u, unsigned int state,
	unsigned int oldstate) {

}

static const char *tegra_type(struct uart_port *u) {
	return 0;
}

static struct uart_ops tegra_uart_ops = {
	.tx_empty	= tegra_tx_empty,
	.set_mctrl	= tegra_set_mctrl,
	.get_mctrl	= tegra_get_mctrl,
	.stop_tx	= tegra_stop_tx,
	.start_tx	= tegra_start_tx,
	.stop_rx	= tegra_stop_rx,
	.flush_buffer	= tegra_flush_buffer,
	.enable_ms	= tegra_enable_ms,
	.break_ctl	= tegra_break_ctl,
	.startup	= tegra_startup,
	.shutdown	= tegra_shutdown,
	.set_termios	= tegra_set_termios,
	.pm		= tegra_pm,
	.type		= tegra_type,
	.request_port	= tegra_request_port,
	.release_port	= tegra_release_port,
};

static int __init tegra_uart_probe(struct platform_device *pdev);
static int __devexit tegra_uart_remove(struct platform_device *pdev);
static int tegra_uart_suspend(struct platform_device *pdev, pm_message_t state);
static int tegra_uart_resume(struct platform_device *pdev);

static struct platform_driver tegra_uart_platform_driver = {
	.remove		= tegra_uart_remove,
	.probe		= tegra_uart_probe,
	.suspend	= tegra_uart_suspend,
	.resume		= tegra_uart_resume,
	.driver		= {
		.name	= "tegra_uart"
	}
};

static struct uart_driver tegra_uart_driver =
{
	.owner		= THIS_MODULE,
	.driver_name	= "tegra_uart",
	.dev_name	= "ttyHS",
	.cons		= 0,
};

static int tegra_uart_suspend(struct platform_device *pdev, pm_message_t state)
{
	struct tegra_uart_port *t = platform_get_drvdata(pdev);
	struct uart_port *u;

	if (pdev->id < 0 || pdev->id > tegra_uart_driver.nr) {
		pr_err("Invalid Uart instance (%d) \n", pdev->id);
	}

	u = &t->uport;
	dev_info(t->uport.dev, "tegra_uart_suspend called \n");
	uart_suspend_port(&tegra_uart_driver, u);
	return 0;
}

static int tegra_uart_resume(struct platform_device *pdev)
{
	struct tegra_uart_port *t = platform_get_drvdata(pdev);
	struct uart_port *u;

	if (pdev->id < 0 || pdev->id > tegra_uart_driver.nr) {
		pr_err("Invalid Uart instance (%d) \n", pdev->id);
	}

	u = &t->uport;
	dev_info(t->uport.dev, "tegra_uart_resume called \n");
	uart_resume_port(&tegra_uart_driver, u);
	return 0;
}



static int __devexit tegra_uart_remove(struct platform_device *pdev)
{
	struct tegra_uart_port *t = platform_get_drvdata(pdev);
	struct uart_port *u;

	if (pdev->id < 0 || pdev->id > tegra_uart_driver.nr) {
		pr_err("Invalid Uart instance (%d) \n", pdev->id);
	}

	u = &t->uport;
	uart_remove_one_port(&tegra_uart_driver, u);
	destroy_workqueue(t->tx_work_queue);
	destroy_workqueue(t->rx_work_queue);

	platform_set_drvdata(pdev, NULL);

	NvRmSetModuleTristate(s_hRmGlobal, t->modid, NV_TRUE);

	dev_err(u->dev, "Unregistered UART port %s%d\n",
		tegra_uart_driver.dev_name, u->line);
	kfree(t);
	return 0;
}

#define MAX_CLK_NAME_CHARS 48
static int __init tegra_uart_probe(struct platform_device *pdev)
{
	struct tegra_uart_port *t;
	struct uart_port *u;
	int ret;
	char clk_name[MAX_CLK_NAME_CHARS];
	char name[64];
	if (pdev->id < 0 || pdev->id > tegra_uart_driver.nr) {
		pr_err("Invalid Uart instance (%d) \n", pdev->id);
		return -ENODEV;
	}

	t = kzalloc(sizeof(struct tegra_uart_port), GFP_KERNEL);
	if (!t) {
		pr_err("%s: Failed to allocate memory\n", __func__);
		return -ENOMEM;
	}
	u = &t->uport;
	u->dev = &pdev->dev;
	platform_set_drvdata(pdev, u);
	u->line = pdev->id;
	u->ops = &tegra_uart_ops;
	u->type = ~PORT_UNKNOWN;
	u->fifosize = 32;
	t->modid = NVRM_MODULE_ID(NvRmModuleID_Uart, u->line);
	t->rts_active = false;

	snprintf(clk_name, MAX_CLK_NAME_CHARS, "mod=uart,inst=%d", pdev->id);
	t->clk = clk_get(&pdev->dev, clk_name);
	if (!t->clk) {
		dev_err(u->dev, "Couldn't get the clock bailing out\n");
		ret = -ENODEV;
		goto clk_fail;
	}

	if (NvRmSetModuleTristate(s_hRmGlobal, t->modid,
						NV_TRUE) != NvSuccess) {
		dev_err(u->dev, "No Pin Mux - not registering the port\n");
		ret = -ENODEV;
		goto clk_fail;
	}

	ret = uart_add_one_port(&tegra_uart_driver, u);
	if (ret) {
		dev_err(u->dev, "%s: Failed(%d) to add uart port %s%d\n",
			__func__, ret, tegra_uart_driver.dev_name, u->line);
		goto clk_fail;
	}

	/* create the workqueue for the Tx path */
	snprintf(name, sizeof(name), "tegra_hsuart_tx_%d", u->line);
	t->tx_work_queue = create_singlethread_workqueue(name);
	if (t->tx_work_queue == NULL) {
		dev_err(u->dev, "Failed to create work queue\n");
		ret = -ENODEV;
		goto tx_workq_fail;
	}
	INIT_WORK(&t->tx_work, tegra_tx_dma_workqueue);

	/* Create the workqueue for the Rx Path */
	snprintf(name, sizeof(name), "tegra_hsuart_rx_%d", u->line);
	t->rx_work_queue = create_singlethread_workqueue(name);
	if (t->rx_work_queue == NULL) {
		dev_err(u->dev, "Failed to create work queue\n");
		ret = -ENODEV;
		goto rx_workq_fail;
	}
	INIT_WORK(&t->rx_work, tegra_rx_dma_workqueue);

	spin_lock_init(&t->reg_access_lock);

	dev_info(u->dev, "Registered UART port %s%d\n",
					tegra_uart_driver.dev_name, u->line);

	return ret;

rx_workq_fail:
	destroy_workqueue(t->tx_work_queue);
tx_workq_fail:
	uart_remove_one_port(&tegra_uart_driver, u);
clk_fail:
	kfree(t);
	platform_set_drvdata(pdev, NULL);
	return ret;
}

static int __init tegra_uart_init(void)
{
	int ret;

	tegra_uart_driver.nr  = NvRmModuleGetNumInstances(s_hRmGlobal,
		NvRmModuleID_Uart);

	ret = uart_register_driver(&tegra_uart_driver);
	if (unlikely(ret)) {
		pr_err("Could not register %s driver\n",
			tegra_uart_driver.driver_name);
		return ret;
	}

	ret = platform_driver_register(&tegra_uart_platform_driver);
	if (unlikely(ret)) {
		pr_err("Could not register the UART platfrom "
			"driver\n");
		uart_unregister_driver(&tegra_uart_driver);
		return ret;
	}

	pr_err("Initialized tegra uart driver\n");
	return 0;
}

static void __exit tegra_uart_exit(void)
{
	pr_err("Unloading tegra uart driver\n");
	platform_driver_unregister(&tegra_uart_platform_driver);
	uart_unregister_driver(&tegra_uart_driver);
}

module_init(tegra_uart_init);
module_exit(tegra_uart_exit);
MODULE_DESCRIPTION("High speed UART driver for tegra chipset");
