xpm_memory.sv,systemverilog,xpm,../../../../../../../../DS_LAB/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../DS_LAB/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../../final_code_nexys.srcs/sources_1/bd/Bram_mem/ipshared/2985/simulation/blk_mem_gen_v8_4.v,
Bram_mem_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/Bram_mem/ip/Bram_mem_blk_mem_gen_0_0/sim/Bram_mem_blk_mem_gen_0_0.v,
Bram_mem.v,verilog,xil_defaultlib,../../../bd/Bram_mem/sim/Bram_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
