<SPAN lang=EN-US style="FONT-SIZE: 15.5pt; mso-bidi-font-size: 11.0pt"><FONT face=Calibri>A7.7.40 LDM, LDMIA, LDMFD</FONT></SPAN> 
<P><FONT class=clozed></FONT></P>
<P><SPAN lang=EN-US style="FONT-SIZE: 15.5pt; mso-bidi-font-size: 11.0pt"><FONT class=clozed face=Calibri>Load Multiple loads multiple registers from consecutive memory locations using an address from a base register. The sequential memory locations start at this address, and the address just above the last of those locations can optionally be written back to the base register.</FONT></SPAN></P>
<P><SPAN lang=EN-US style="FONT-SIZE: 15.5pt; mso-bidi-font-size: 11.0pt"><FONT face=Calibri><FONT class=clozed>The registers loaded can include the PC. If they do, the word loaded for the PC is treated as a branch address or an exception return value. Bit&lt;0&gt; complies with the ARM architecture interworking rules for branches to Thumb state execution and must be 1. If bit&lt;0&gt; is 0, a UsageFault exception occurs</FONT>.</FONT></SPAN>