// Seed: 2816660501
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  output id_1;
  assign id_1 = id_3;
  logic id_3;
  type_7(
      id_1 + 1, 1, 1, 1
  );
  logic id_4;
  logic id_5;
  assign id_1 = 1;
endmodule
