

================================================================
== Vivado HLS Report for 'pretest'
================================================================
* Date:           Sat Jun  8 21:35:54 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        mandelbrotHLS
* Solution:       AXI
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.206|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   19|   19|   19|   19|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    624|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     10|     568|     38|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    458|    -|
|Register         |        -|      -|     366|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|     934|   1120|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |calc_mul_40s_40s_cud_U2  |calc_mul_40s_40s_cud  |        0|      5|  281|  19|    0|
    |calc_mul_41s_40s_bkb_U1  |calc_mul_41s_40s_bkb  |        0|      5|  287|  19|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|     10|  568|  38|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_390_p2                 |     +    |      0|  0|  87|          80|          80|
    |grp_fu_92_p2                  |     +    |      0|  0|  87|          80|          80|
    |ret_V_5_fu_188_p2             |     +    |      0|  0|  48|          36|          41|
    |ret_V_7_fu_174_p2             |     +    |      0|  0|  48|          37|          41|
    |and_ln412_1_fu_640_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln412_fu_380_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln779_1_fu_707_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln779_fu_437_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln781_1_fu_736_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_460_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_720_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_225_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_449_p2           |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_410_p2             |    and   |      0|  0|   2|           1|           1|
    |carry_3_fu_670_p2             |    and   |      0|  0|   2|           1|           1|
    |overflow_1_fu_756_p2          |    and   |      0|  0|   2|           1|           1|
    |overflow_2_fu_219_p2          |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_480_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_126_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_2_fu_773_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_3_fu_235_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_497_p2           |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_2_fu_689_p2   |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_ones_fu_340_p2     |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_zeros_1_fu_684_p2  |   icmp   |      0|  0|   9|           4|           1|
    |Range1_all_zeros_fu_335_p2    |   icmp   |      0|  0|   9|           4|           1|
    |Range2_all_ones_1_fu_584_p2   |   icmp   |      0|  0|   9|           3|           2|
    |Range2_all_ones_fu_314_p2     |   icmp   |      0|  0|   9|           3|           2|
    |grp_fu_569_p2                 |   icmp   |      0|  0|  21|          35|           1|
    |grp_fu_852_p2                 |   icmp   |      0|  0|  50|          81|          81|
    |ap_return                     |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_513_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_508_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_144_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_778_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_784_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_789_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_240_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_246_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_502_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_1_fu_746_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_2_fu_210_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_470_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln786_1_fu_762_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_486_p2            |    or    |      0|  0|   2|           1|           1|
    |r_3_fu_628_p2                 |    or    |      0|  0|   2|           1|           1|
    |r_fu_368_p2                   |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_2_fu_712_p3      |  select  |      0|  0|   2|           1|           1|
    |deleted_ones_fu_442_p3        |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_1_fu_731_p3     |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_252_p3       |  select  |      0|  0|   2|           1|           1|
    |grp_fu_150_p3                 |  select  |      0|  0|  40|           1|          40|
    |grp_fu_455_p3                 |  select  |      0|  0|  41|           1|          41|
    |grp_fu_795_p3                 |  select  |      0|  0|  40|           1|          39|
    |grp_fu_664_p2                 |    xor   |      0|  0|   2|           1|           2|
    |xor_ln1497_fu_857_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_138_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_132_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln779_1_fu_701_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_431_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1_fu_475_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_2_fu_740_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_3_fu_751_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_4_fu_214_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_464_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_120_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_767_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_229_p2         |    xor   |      0|  0|   2|           2|           1|
    |xor_ln786_fu_491_p2           |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 624|         429|         521|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  101|         21|    1|         21|
    |grp_fu_150_p0  |   27|          5|    1|          5|
    |grp_fu_390_p0  |   21|          4|   80|        320|
    |grp_fu_390_p1  |   21|          4|   80|        320|
    |grp_fu_455_p0  |   27|          5|    1|          5|
    |grp_fu_455_p2  |   15|          3|   40|        120|
    |grp_fu_795_p0  |   27|          5|    1|          5|
    |grp_fu_795_p2  |   15|          3|   40|        120|
    |grp_fu_82_p0   |   21|          4|   41|        164|
    |grp_fu_82_p1   |   21|          4|   40|        160|
    |grp_fu_852_p0  |   15|          3|   81|        243|
    |grp_fu_852_p1  |   15|          3|   81|        243|
    |grp_fu_92_p0   |   27|          5|   80|        400|
    |grp_fu_92_p1   |   27|          5|   80|        400|
    |reg_1109       |   21|          4|   81|        324|
    |reg_904        |    9|          2|   80|        160|
    |reg_930        |   27|          5|   40|        200|
    |reg_998        |   21|          4|   81|        324|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  458|         89|  929|       3534|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |Range1_all_ones_2_reg_1072   |   1|   0|    1|          0|
    |Range1_all_ones_reg_952      |   1|   0|    1|          0|
    |Range1_all_zeros_1_reg_1066  |   1|   0|    1|          0|
    |Range1_all_zeros_reg_964     |   1|   0|    1|          0|
    |Range2_all_ones_1_reg_1038   |   1|   0|    1|          0|
    |Range2_all_ones_reg_941      |   1|   0|    1|          0|
    |and_ln786_3_reg_1083         |   1|   0|    1|          0|
    |and_ln786_reg_986            |   1|   0|    1|          0|
    |ap_CS_fsm                    |  20|   0|   20|          0|
    |carry_1_reg_981              |   1|   0|    1|          0|
    |carry_3_reg_1061             |   1|   0|    1|          0|
    |icmp_ln1497_1_reg_1077       |   1|   0|    1|          0|
    |p_Result_10_reg_898          |   1|   0|    1|          0|
    |p_Result_1_reg_915           |   4|   0|    4|          0|
    |p_Result_3_reg_975           |   1|   0|    1|          0|
    |p_Result_6_reg_1028          |   1|   0|    1|          0|
    |p_Result_8_reg_1055          |   1|   0|    1|          0|
    |p_Result_9_reg_868           |   1|   0|    1|          0|
    |p_Result_s_reg_936           |   1|   0|    1|          0|
    |p_Val2_13_reg_880            |  40|   0|   40|          0|
    |r_1_reg_957                  |   1|   0|    1|          0|
    |r_2_reg_1022                 |   1|   0|    1|          0|
    |reg_1109                     |  81|   0|   81|          0|
    |reg_904                      |  80|   0|   80|          0|
    |reg_930                      |  40|   0|   40|          0|
    |reg_998                      |  81|   0|   81|          0|
    |tmp_20_reg_892               |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 366|   0|  366|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |    pretest   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |    pretest   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |    pretest   | return value |
|ap_done    | out |    1| ap_ctrl_hs |    pretest   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |    pretest   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |    pretest   | return value |
|ap_return  | out |    1| ap_ctrl_hs |    pretest   | return value |
|x_V        |  in |   40|   ap_none  |      x_V     |    scalar    |
|y_V        |  in |   40|   ap_none  |      y_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.89>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_V_read = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %y_V)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 21 'read' 'y_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_V = sext i40 %y_V_read to i80" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 22 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [6/6] (3.89ns)   --->   "%r_V_9 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 23 'mul' 'r_V_9' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.03>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%x_V_read = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %x_V)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 24 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [5/6] (3.89ns)   --->   "%r_V_9 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 25 'mul' 'r_V_9' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%lhs_V = sext i40 %x_V_read to i41" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 26 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.88ns)   --->   "%ret_V_5 = add nsw i41 -17179869184, %lhs_V" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 27 'add' 'ret_V_5' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %ret_V_5, i32 40)" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 28 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.88ns)   --->   "%x_1_V = add i40 -17179869184, %x_V_read" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 29 'add' 'x_1_V' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %x_1_V, i32 39)" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 30 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %p_Result_5, true" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 31 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%underflow_1 = and i1 %p_Result_4, %xor_ln786_1" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 32 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%xor_ln340 = xor i1 %p_Result_4, %p_Result_5" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 33 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%xor_ln340_1 = xor i1 %p_Result_4, true" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 34 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%or_ln340_3 = or i1 %p_Result_5, %xor_ln340_1" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 35 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%select_ln340_1 = select i1 %xor_ln340, i40 549755813887, i40 %x_1_V" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 36 'select' 'select_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.07ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %underflow_1, i40 -549755813888, i40 %x_1_V" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 37 'select' 'select_ln388_1' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_Val2_13 = select i1 %or_ln340_3, i40 %select_ln340_1, i40 %select_ln388_1" [mandelbrotHLS/pretest.cpp:13]   --->   Operation 38 'select' 'p_Val2_13' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (2.88ns)   --->   "%ret_V_7 = add i41 68719476736, %lhs_V" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 39 'add' 'ret_V_7' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %ret_V_7, i32 40)" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 40 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.88ns)   --->   "%xp1_V = add i40 68719476736, %x_V_read" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 41 'add' 'xp1_V' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %xp1_V, i32 39)" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 42 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %ret_V_7, i32 40)" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 43 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 44 [4/6] (3.89ns)   --->   "%r_V_9 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 44 'mul' 'r_V_9' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln785_2 = or i1 %p_Result_10, %tmp_20" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 45 'or' 'or_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.97ns)   --->   "%xor_ln785_4 = xor i1 %p_Result_9, true" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 46 'xor' 'xor_ln785_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%overflow_2 = and i1 %or_ln785_2, %xor_ln785_4" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 47 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.97ns)   --->   "%and_ln786_5 = and i1 %tmp_20, %p_Result_10" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 48 'and' 'and_ln786_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%xor_ln786_3 = xor i1 %and_ln786_5, true" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 49 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_3 = and i1 %p_Result_9, %xor_ln786_3" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 50 'and' 'underflow_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln340_7 = or i1 %underflow_3, %overflow_2" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 51 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_8 = or i1 %and_ln786_5, %xor_ln785_4" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 52 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.07ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_7, i40 549755813887, i40 %xp1_V" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 53 'select' 'select_ln340_3' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%select_ln388_3 = select i1 %underflow_3, i40 -549755813888, i40 %xp1_V" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 54 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.07ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_8, i40 %select_ln340_3, i40 %select_ln388_3" [mandelbrotHLS/pretest.cpp:15]   --->   Operation 55 'select' 'select_ln340_7' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 56 [3/6] (3.89ns)   --->   "%r_V_9 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 56 'mul' 'r_V_9' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%r_V_2 = sext i40 %p_Val2_13 to i80" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 57 'sext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [6/6] (3.89ns)   --->   "%r_V_10 = mul nsw i80 %r_V_2, %r_V_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 58 'mul' 'r_V_10' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%r_V_7 = sext i40 %select_ln340_7 to i80" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 59 'sext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [6/6] (3.89ns)   --->   "%r_V_11 = mul nsw i80 %r_V_7, %r_V_7" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 60 'mul' 'r_V_11' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.89>
ST_5 : Operation 61 [2/6] (3.89ns)   --->   "%r_V_9 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 61 'mul' 'r_V_9' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [5/6] (3.89ns)   --->   "%r_V_10 = mul nsw i80 %r_V_2, %r_V_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 62 'mul' 'r_V_10' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [5/6] (3.89ns)   --->   "%r_V_11 = mul nsw i80 %r_V_7, %r_V_7" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 63 'mul' 'r_V_11' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.08>
ST_6 : Operation 64 [1/6] (3.89ns)   --->   "%r_V_9 = mul nsw i80 %r_V, %r_V" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 64 'mul' 'r_V_9' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_9, i32 79)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 65 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i80 %r_V_9 to i35" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 66 'trunc' 'trunc_ln718' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_s_12 = call i3 @_ssdm_op_PartSelect.i3.i80.i32.i32(i80 %r_V_9, i32 77, i32 79)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 67 'partselect' 'p_Result_s_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.18ns)   --->   "%Range2_all_ones = icmp eq i3 %p_Result_s_12, -1" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 68 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_1 = call i4 @_ssdm_op_PartSelect.i4.i80.i32.i32(i80 %r_V_9, i32 76, i32 79)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 69 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [4/6] (3.89ns)   --->   "%r_V_10 = mul nsw i80 %r_V_2, %r_V_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 70 'mul' 'r_V_10' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [4/6] (3.89ns)   --->   "%r_V_11 = mul nsw i80 %r_V_7, %r_V_7" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 71 'mul' 'r_V_11' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.89>
ST_7 : Operation 72 [1/1] (2.51ns)   --->   "%r_1 = icmp ne i35 %trunc_ln718, 0" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 72 'icmp' 'r_1' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (1.44ns)   --->   "%Range1_all_ones = icmp eq i4 %p_Result_1, -1" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 73 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (1.44ns)   --->   "%Range1_all_zeros = icmp eq i4 %p_Result_1, 0" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 74 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [3/6] (3.89ns)   --->   "%r_V_10 = mul nsw i80 %r_V_2, %r_V_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 75 'mul' 'r_V_10' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [3/6] (3.89ns)   --->   "%r_V_11 = mul nsw i80 %r_V_7, %r_V_7" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 76 'mul' 'r_V_11' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.85>
ST_8 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node y2_V_1)   --->   "%y2_V = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_9, i32 36, i32 75)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 77 'partselect' 'y2_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node y2_V_1)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_9, i32 36)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 78 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_9, i32 75)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 79 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node y2_V_1)   --->   "%r = or i1 %r_1, %tmp_3" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 80 'or' 'r' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node y2_V_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_9, i32 35)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 81 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node y2_V_1)   --->   "%and_ln412 = and i1 %tmp_5, %r" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 82 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node y2_V_1)   --->   "%zext_ln415 = zext i1 %and_ln412 to i40" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 83 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (2.88ns) (out node of the LUT)   --->   "%y2_V_1 = add nsw i40 %y2_V, %zext_ln415" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 84 'add' 'y2_V_1' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %y2_V_1, i32 39)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 85 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416 = xor i1 %tmp_6, true" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 86 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_2, %xor_ln416" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 87 'and' 'carry_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %y2_V_1, i32 39)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 88 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %r_V_9, i32 76)" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 89 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_8, true" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 90 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 91 'and' 'and_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln779, i1 %Range1_all_ones" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 92 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_3, %deleted_ones" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 93 'and' 'and_ln786' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [2/6] (3.89ns)   --->   "%r_V_10 = mul nsw i80 %r_V_2, %r_V_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 94 'mul' 'r_V_10' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [2/6] (3.89ns)   --->   "%r_V_11 = mul nsw i80 %r_V_7, %r_V_7" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 95 'mul' 'r_V_11' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.09>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 96 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %carry_1, %Range1_all_ones" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 97 'and' 'and_ln781' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %deleted_zeros, true" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 98 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %p_Result_3, %xor_ln785" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 99 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.97ns)   --->   "%xor_ln785_1 = xor i1 %p_Result_s, true" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 100 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%overflow = and i1 %or_ln785, %xor_ln785_1" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 101 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 102 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 103 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 104 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %underflow, %overflow" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 105 'or' 'or_ln340' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%or_ln340_2 = or i1 %and_ln786, %xor_ln785_1" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 106 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%or_ln340_1 = or i1 %or_ln340_2, %and_ln781" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 107 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (1.07ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i40 549755813887, i40 %y2_V_1" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 108 'select' 'select_ln340' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%select_ln388 = select i1 %underflow, i40 -549755813888, i40 %y2_V_1" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 109 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_Val2_6 = select i1 %or_ln340_1, i40 %select_ln340, i40 %select_ln388" [mandelbrotHLS/pretest.cpp:12]   --->   Operation 110 'select' 'p_Val2_6' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 111 [1/6] (3.89ns)   --->   "%r_V_10 = mul nsw i80 %r_V_2, %r_V_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 111 'mul' 'r_V_10' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln718_1 = trunc i80 %r_V_10 to i35" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 112 'trunc' 'trunc_ln718_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/6] (3.89ns)   --->   "%r_V_11 = mul nsw i80 %r_V_7, %r_V_7" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 113 'mul' 'r_V_11' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.20>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%rhs_V = call i76 @_ssdm_op_BitConcatenate.i76.i40.i36(i40 %p_Val2_6, i36 0)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 114 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i76 %rhs_V to i80" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 115 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (4.01ns)   --->   "%ret_V_6 = add i80 %sext_ln728, %r_V_10" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 116 'add' 'ret_V_6' <Predicate = true> <Delay = 4.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %ret_V_6, i32 79)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 117 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (2.51ns)   --->   "%r_2 = icmp ne i35 %trunc_ln718_1, 0" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 118 'icmp' 'r_2' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_PartSelect.i3.i80.i32.i32(i80 %ret_V_6, i32 77, i32 79)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 119 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (1.18ns)   --->   "%Range2_all_ones_1 = icmp eq i3 %tmp, -1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 120 'icmp' 'Range2_all_ones_1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i80.i32.i32(i80 %ret_V_6, i32 76, i32 79)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 121 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (4.01ns)   --->   "%ret_V_4 = add i80 %sext_ln728, %r_V_11" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 122 'add' 'ret_V_4' <Predicate = true> <Delay = 4.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.85>
ST_11 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node q_V_1)   --->   "%q_V = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %ret_V_6, i32 36, i32 75)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 123 'partselect' 'q_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node q_V_1)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %ret_V_6, i32 36)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 124 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %ret_V_6, i32 75)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 125 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node q_V_1)   --->   "%r_3 = or i1 %r_2, %tmp_12" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 126 'or' 'r_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node q_V_1)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %ret_V_6, i32 35)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 127 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node q_V_1)   --->   "%and_ln412_1 = and i1 %tmp_14, %r_3" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 128 'and' 'and_ln412_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node q_V_1)   --->   "%zext_ln415_1 = zext i1 %and_ln412_1 to i40" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 129 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (2.88ns) (out node of the LUT)   --->   "%q_V_1 = add nsw i40 %q_V, %zext_ln415_1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 130 'add' 'q_V_1' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %q_V_1, i32 39)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 131 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%xor_ln416_1 = xor i1 %tmp_15, true" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 132 'xor' 'xor_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_3 = and i1 %p_Result_7, %xor_ln416_1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 133 'and' 'carry_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %q_V_1, i32 39)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 134 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (1.44ns)   --->   "%Range1_all_ones_2 = icmp eq i4 %tmp_1, -1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 135 'icmp' 'Range1_all_ones_2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (1.44ns)   --->   "%Range1_all_zeros_1 = icmp eq i4 %tmp_1, 0" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 136 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i80.i32(i80 %ret_V_6, i32 76)" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 137 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln779_1 = xor i1 %tmp_17, true" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 138 'xor' 'xor_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%and_ln779_1 = and i1 %Range2_all_ones_1, %xor_ln779_1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 139 'and' 'and_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%deleted_ones_2 = select i1 %carry_3, i1 %and_ln779_1, i1 %Range1_all_ones_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 140 'select' 'deleted_ones_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %p_Result_8, %deleted_ones_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 141 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (2.98ns)   --->   "%icmp_ln1497_1 = icmp slt i80 %ret_V_4, 295147905179352825857" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 142 'icmp' 'icmp_ln1497_1' <Predicate = true> <Delay = 2.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.09>
ST_12 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%deleted_zeros_1 = select i1 %carry_3, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 143 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.97ns)   --->   "%and_ln781_1 = and i1 %carry_3, %Range1_all_ones_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 144 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%xor_ln785_2 = xor i1 %deleted_zeros_1, true" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 145 'xor' 'xor_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%or_ln785_1 = or i1 %p_Result_8, %xor_ln785_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 146 'or' 'or_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.97ns)   --->   "%xor_ln785_3 = xor i1 %p_Result_6, true" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 147 'xor' 'xor_ln785_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%overflow_1 = and i1 %or_ln785_1, %xor_ln785_3" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 148 'and' 'overflow_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%or_ln786_1 = or i1 %and_ln781_1, %and_ln786_3" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 149 'or' 'or_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%xor_ln786_2 = xor i1 %or_ln786_1, true" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 150 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %p_Result_6, %xor_ln786_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 151 'and' 'underflow_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_4 = or i1 %underflow_2, %overflow_1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 152 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%or_ln340_5 = or i1 %and_ln786_3, %xor_ln785_3" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 153 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%or_ln340_6 = or i1 %or_ln340_5, %and_ln781_1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 154 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (1.07ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340_4, i40 549755813887, i40 %q_V_1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 155 'select' 'select_ln340_2' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%select_ln388_2 = select i1 %underflow_2, i40 -549755813888, i40 %q_V_1" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 156 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_Val2_12 = select i1 %or_ln340_6, i40 %select_ln340_2, i40 %select_ln388_2" [mandelbrotHLS/pretest.cpp:14]   --->   Operation 157 'select' 'p_Val2_12' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.88>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i40 %p_Val2_12 to i41" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 158 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i40 %p_Val2_13 to i41" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 159 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (2.88ns)   --->   "%ret_V = add nsw i41 %lhs_V_1, %rhs_V_1" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 160 'add' 'ret_V' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.89>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%r_V_4 = sext i40 %p_Val2_12 to i81" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 161 'sext' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i41 %ret_V to i81" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 162 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [6/6] (3.89ns)   --->   "%r_V_5 = mul nsw i81 %sext_ln1118, %r_V_4" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 163 'mul' 'r_V_5' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.89>
ST_15 : Operation 164 [5/6] (3.89ns)   --->   "%r_V_5 = mul nsw i81 %sext_ln1118, %r_V_4" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 164 'mul' 'r_V_5' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.89>
ST_16 : Operation 165 [4/6] (3.89ns)   --->   "%r_V_5 = mul nsw i81 %sext_ln1118, %r_V_4" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 165 'mul' 'r_V_5' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.89>
ST_17 : Operation 166 [3/6] (3.89ns)   --->   "%r_V_5 = mul nsw i81 %sext_ln1118, %r_V_4" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 166 'mul' 'r_V_5' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.89>
ST_18 : Operation 167 [2/6] (3.89ns)   --->   "%r_V_5 = mul nsw i81 %sext_ln1118, %r_V_4" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 167 'mul' 'r_V_5' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.89>
ST_19 : Operation 168 [1/6] (3.89ns)   --->   "%r_V_5 = mul nsw i81 %sext_ln1118, %r_V_4" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 168 'mul' 'r_V_5' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.97>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%r_V_6 = call i74 @_ssdm_op_BitConcatenate.i74.i40.i34(i40 %p_Val2_6, i34 0)" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 169 'bitconcatenate' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1497 = sext i74 %r_V_6 to i81" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 170 'sext' 'sext_ln1497' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (2.99ns)   --->   "%icmp_ln1497 = icmp slt i81 %sext_ln1497, %r_V_5" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 171 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 2.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_ln1497)   --->   "%xor_ln1497 = xor i1 %icmp_ln1497, true" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 172 'xor' 'xor_ln1497' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1497 = or i1 %icmp_ln1497_1, %xor_ln1497" [mandelbrotHLS/pretest.cpp:17]   --->   Operation 173 'or' 'or_ln1497' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "ret i1 %or_ln1497" [mandelbrotHLS/pretest.cpp:26]   --->   Operation 174 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_V_read           (read          ) [ 000000000000000000000]
r_V                (sext          ) [ 001111100000000000000]
x_V_read           (read          ) [ 000000000000000000000]
lhs_V              (sext          ) [ 000000000000000000000]
ret_V_5            (add           ) [ 000000000000000000000]
p_Result_4         (bitselect     ) [ 000000000000000000000]
x_1_V              (add           ) [ 000000000000000000000]
p_Result_5         (bitselect     ) [ 000000000000000000000]
xor_ln786_1        (xor           ) [ 000000000000000000000]
underflow_1        (and           ) [ 000000000000000000000]
xor_ln340          (xor           ) [ 000000000000000000000]
xor_ln340_1        (xor           ) [ 000000000000000000000]
or_ln340_3         (or            ) [ 000000000000000000000]
select_ln340_1     (select        ) [ 000000000000000000000]
select_ln388_1     (select        ) [ 000000000000000000000]
p_Val2_13          (select        ) [ 000111111111110000000]
ret_V_7            (add           ) [ 000000000000000000000]
p_Result_9         (bitselect     ) [ 000100000000000000000]
xp1_V              (add           ) [ 000100000000000000000]
p_Result_10        (bitselect     ) [ 000100000000000000000]
tmp_20             (bitselect     ) [ 000100000000000000000]
or_ln785_2         (or            ) [ 000000000000000000000]
xor_ln785_4        (xor           ) [ 000000000000000000000]
overflow_2         (and           ) [ 000000000000000000000]
and_ln786_5        (and           ) [ 000000000000000000000]
xor_ln786_3        (xor           ) [ 000000000000000000000]
underflow_3        (and           ) [ 000000000000000000000]
or_ln340_7         (or            ) [ 000000000000000000000]
or_ln340_8         (or            ) [ 000000000000000000000]
select_ln340_3     (select        ) [ 000000000000000000000]
select_ln388_3     (select        ) [ 000000000000000000000]
select_ln340_7     (select        ) [ 000010000000000000000]
r_V_2              (sext          ) [ 000001111100000000000]
r_V_7              (sext          ) [ 000001111100000000000]
r_V_9              (mul           ) [ 000000011000000000000]
p_Result_s         (bitselect     ) [ 000000011100000000000]
trunc_ln718        (trunc         ) [ 000000010000000000000]
p_Result_s_12      (partselect    ) [ 000000000000000000000]
Range2_all_ones    (icmp          ) [ 000000011000000000000]
p_Result_1         (partselect    ) [ 000000010000000000000]
r_1                (icmp          ) [ 000000001000000000000]
Range1_all_ones    (icmp          ) [ 000000001100000000000]
Range1_all_zeros   (icmp          ) [ 000000001100000000000]
y2_V               (partselect    ) [ 000000000000000000000]
tmp_3              (bitselect     ) [ 000000000000000000000]
p_Result_2         (bitselect     ) [ 000000000000000000000]
r                  (or            ) [ 000000000000000000000]
tmp_5              (bitselect     ) [ 000000000000000000000]
and_ln412          (and           ) [ 000000000000000000000]
zext_ln415         (zext          ) [ 000000000000000000000]
y2_V_1             (add           ) [ 000000000100000000000]
tmp_6              (bitselect     ) [ 000000000000000000000]
xor_ln416          (xor           ) [ 000000000000000000000]
carry_1            (and           ) [ 000000000100000000000]
p_Result_3         (bitselect     ) [ 000000000100000000000]
tmp_8              (bitselect     ) [ 000000000000000000000]
xor_ln779          (xor           ) [ 000000000000000000000]
and_ln779          (and           ) [ 000000000000000000000]
deleted_ones       (select        ) [ 000000000000000000000]
and_ln786          (and           ) [ 000000000100000000000]
deleted_zeros      (select        ) [ 000000000000000000000]
and_ln781          (and           ) [ 000000000000000000000]
xor_ln785          (xor           ) [ 000000000000000000000]
or_ln785           (or            ) [ 000000000000000000000]
xor_ln785_1        (xor           ) [ 000000000000000000000]
overflow           (and           ) [ 000000000000000000000]
or_ln786           (or            ) [ 000000000000000000000]
xor_ln786          (xor           ) [ 000000000000000000000]
underflow          (and           ) [ 000000000000000000000]
or_ln340           (or            ) [ 000000000000000000000]
or_ln340_2         (or            ) [ 000000000000000000000]
or_ln340_1         (or            ) [ 000000000000000000000]
select_ln340       (select        ) [ 000000000000000000000]
select_ln388       (select        ) [ 000000000000000000000]
p_Val2_6           (select        ) [ 000000000011111111111]
r_V_10             (mul           ) [ 000000000010000000000]
trunc_ln718_1      (trunc         ) [ 000000000010000000000]
r_V_11             (mul           ) [ 000000000010000000000]
rhs_V              (bitconcatenate) [ 000000000000000000000]
sext_ln728         (sext          ) [ 000000000000000000000]
ret_V_6            (add           ) [ 000000000001000000000]
p_Result_6         (bitselect     ) [ 000000000001100000000]
r_2                (icmp          ) [ 000000000001000000000]
tmp                (partselect    ) [ 000000000000000000000]
Range2_all_ones_1  (icmp          ) [ 000000000001000000000]
tmp_1              (partselect    ) [ 000000000001000000000]
ret_V_4            (add           ) [ 000000000001000000000]
q_V                (partselect    ) [ 000000000000000000000]
tmp_12             (bitselect     ) [ 000000000000000000000]
p_Result_7         (bitselect     ) [ 000000000000000000000]
r_3                (or            ) [ 000000000000000000000]
tmp_14             (bitselect     ) [ 000000000000000000000]
and_ln412_1        (and           ) [ 000000000000000000000]
zext_ln415_1       (zext          ) [ 000000000000000000000]
q_V_1              (add           ) [ 000000000000100000000]
tmp_15             (bitselect     ) [ 000000000000000000000]
xor_ln416_1        (xor           ) [ 000000000000000000000]
carry_3            (and           ) [ 000000000000100000000]
p_Result_8         (bitselect     ) [ 000000000000100000000]
Range1_all_ones_2  (icmp          ) [ 000000000000100000000]
Range1_all_zeros_1 (icmp          ) [ 000000000000100000000]
tmp_17             (bitselect     ) [ 000000000000000000000]
xor_ln779_1        (xor           ) [ 000000000000000000000]
and_ln779_1        (and           ) [ 000000000000000000000]
deleted_ones_2     (select        ) [ 000000000000000000000]
and_ln786_3        (and           ) [ 000000000000100000000]
icmp_ln1497_1      (icmp          ) [ 000000000000111111111]
deleted_zeros_1    (select        ) [ 000000000000000000000]
and_ln781_1        (and           ) [ 000000000000000000000]
xor_ln785_2        (xor           ) [ 000000000000000000000]
or_ln785_1         (or            ) [ 000000000000000000000]
xor_ln785_3        (xor           ) [ 000000000000000000000]
overflow_1         (and           ) [ 000000000000000000000]
or_ln786_1         (or            ) [ 000000000000000000000]
xor_ln786_2        (xor           ) [ 000000000000000000000]
underflow_2        (and           ) [ 000000000000000000000]
or_ln340_4         (or            ) [ 000000000000000000000]
or_ln340_5         (or            ) [ 000000000000000000000]
or_ln340_6         (or            ) [ 000000000000000000000]
select_ln340_2     (select        ) [ 000000000000000000000]
select_ln388_2     (select        ) [ 000000000000000000000]
p_Val2_12          (select        ) [ 000000000000011000000]
lhs_V_1            (sext          ) [ 000000000000000000000]
rhs_V_1            (sext          ) [ 000000000000000000000]
ret_V              (add           ) [ 000000000000001000000]
r_V_4              (sext          ) [ 000000000000000111110]
sext_ln1118        (sext          ) [ 000000000000000111110]
r_V_5              (mul           ) [ 000000000000000000001]
r_V_6              (bitconcatenate) [ 000000000000000000000]
sext_ln1497        (sext          ) [ 000000000000000000000]
icmp_ln1497        (icmp          ) [ 000000000000000000000]
xor_ln1497         (xor           ) [ 000000000000000000000]
or_ln1497          (or            ) [ 000000000000000000000]
ret_ln26           (ret           ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i40"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i41.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i80.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i76.i40.i36"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i74.i40.i34"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="y_V_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="40" slack="0"/>
<pin id="68" dir="0" index="1" bw="40" slack="0"/>
<pin id="69" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_V_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="40" slack="0"/>
<pin id="74" dir="0" index="1" bw="40" slack="0"/>
<pin id="75" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="r_V_fu_78">
<pin_list>
<pin id="652426" dir="0" index="0" bw="40" slack="0"/>
<pin id="652427" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="41850" dir="0" index="0" bw="41" slack="0"/>
<pin id="41851" dir="0" index="1" bw="40" slack="0"/>
<pin id="41852" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/4 r_V_9/1 r_V_5/14 "/>
</bind>
</comp>

<comp id="88" class="1004" name="lhs_V_fu_88">
<pin_list>
<pin id="652432" dir="0" index="0" bw="40" slack="0"/>
<pin id="652433" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="45282" dir="0" index="0" bw="76" slack="0"/>
<pin id="45283" dir="0" index="1" bw="80" slack="0"/>
<pin id="45284" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xp1_V/2 q_V_1/11 y2_V_1/8 ret_V_6/10 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_Result_4_fu_98">
<pin_list>
<pin id="652548" dir="0" index="0" bw="1" slack="0"/>
<pin id="652549" dir="0" index="1" bw="41" slack="0"/>
<pin id="652550" dir="0" index="2" bw="7" slack="0"/>
<pin id="652551" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_Result_5_fu_112">
<pin_list>
<pin id="652558" dir="0" index="0" bw="1" slack="0"/>
<pin id="652559" dir="0" index="1" bw="40" slack="0"/>
<pin id="652560" dir="0" index="2" bw="7" slack="0"/>
<pin id="652561" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="xor_ln786_1_fu_120">
<pin_list>
<pin id="653122" dir="0" index="0" bw="1" slack="0"/>
<pin id="653123" dir="0" index="1" bw="1" slack="0"/>
<pin id="653124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="underflow_1_fu_126">
<pin_list>
<pin id="664936" dir="0" index="0" bw="1" slack="0"/>
<pin id="664937" dir="0" index="1" bw="1" slack="0"/>
<pin id="664938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="xor_ln340_fu_132">
<pin_list>
<pin id="653128" dir="0" index="0" bw="1" slack="0"/>
<pin id="653129" dir="0" index="1" bw="1" slack="0"/>
<pin id="653130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="xor_ln340_1_fu_138">
<pin_list>
<pin id="658447" dir="0" index="0" bw="1" slack="0"/>
<pin id="658448" dir="0" index="1" bw="1" slack="0"/>
<pin id="658449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="or_ln340_3_fu_144">
<pin_list>
<pin id="664914" dir="0" index="0" bw="1" slack="0"/>
<pin id="664915" dir="0" index="1" bw="1" slack="0"/>
<pin id="664916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="41654" dir="0" index="0" bw="1" slack="0"/>
<pin id="41655" dir="0" index="1" bw="40" slack="0"/>
<pin id="41656" dir="0" index="2" bw="40" slack="0"/>
<pin id="41657" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_13/2 select_ln340_7/3 p_Val2_6/9 p_Val2_12/12 "/>
</bind>
</comp>

<comp id="174" class="1004" name="ret_V_7_fu_174">
<pin_list>
<pin id="650216" dir="0" index="0" bw="38" slack="0"/>
<pin id="650217" dir="0" index="1" bw="40" slack="0"/>
<pin id="650218" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Result_9_fu_180">
<pin_list>
<pin id="662114" dir="0" index="0" bw="1" slack="0"/>
<pin id="662115" dir="0" index="1" bw="41" slack="0"/>
<pin id="662116" dir="0" index="2" bw="7" slack="0"/>
<pin id="662117" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="ret_V_5_fu_188">
<pin_list>
<pin id="651497" dir="0" index="0" bw="35" slack="0"/>
<pin id="651498" dir="0" index="1" bw="40" slack="0"/>
<pin id="651499" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_fu_194">
<pin_list>
<pin id="173989" dir="0" index="0" bw="1" slack="0"/>
<pin id="173990" dir="0" index="1" bw="40" slack="0"/>
<pin id="173991" dir="0" index="2" bw="7" slack="0"/>
<pin id="173992" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/8 tmp_15/11 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_20_fu_202">
<pin_list>
<pin id="662126" dir="0" index="0" bw="1" slack="0"/>
<pin id="662127" dir="0" index="1" bw="41" slack="0"/>
<pin id="662128" dir="0" index="2" bw="7" slack="0"/>
<pin id="662129" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="or_ln785_2_fu_210">
<pin_list>
<pin id="653969" dir="0" index="0" bw="1" slack="1"/>
<pin id="653970" dir="0" index="1" bw="1" slack="1"/>
<pin id="653971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_2/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="xor_ln785_4_fu_214">
<pin_list>
<pin id="654436" dir="0" index="0" bw="1" slack="1"/>
<pin id="654437" dir="0" index="1" bw="1" slack="0"/>
<pin id="654438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_4/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="overflow_2_fu_219">
<pin_list>
<pin id="654761" dir="0" index="0" bw="1" slack="0"/>
<pin id="654762" dir="0" index="1" bw="1" slack="0"/>
<pin id="654763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="and_ln786_5_fu_225">
<pin_list>
<pin id="654767" dir="0" index="0" bw="1" slack="1"/>
<pin id="654768" dir="0" index="1" bw="1" slack="1"/>
<pin id="654769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_5/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="xor_ln786_3_fu_229">
<pin_list>
<pin id="654443" dir="0" index="0" bw="1" slack="0"/>
<pin id="654444" dir="0" index="1" bw="1" slack="0"/>
<pin id="654445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="underflow_3_fu_235">
<pin_list>
<pin id="658018" dir="0" index="0" bw="1" slack="1"/>
<pin id="658019" dir="0" index="1" bw="1" slack="0"/>
<pin id="658020" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="or_ln340_7_fu_240">
<pin_list>
<pin id="658859" dir="0" index="0" bw="1" slack="0"/>
<pin id="658860" dir="0" index="1" bw="1" slack="0"/>
<pin id="658861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_7/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="or_ln340_8_fu_246">
<pin_list>
<pin id="653975" dir="0" index="0" bw="1" slack="0"/>
<pin id="653976" dir="0" index="1" bw="1" slack="0"/>
<pin id="653977" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_8/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="deleted_zeros_fu_252">
<pin_list>
<pin id="664880" dir="0" index="0" bw="1" slack="1"/>
<pin id="664881" dir="0" index="1" bw="1" slack="2"/>
<pin id="664882" dir="0" index="2" bw="1" slack="2"/>
<pin id="664883" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/9 "/>
</bind>
</comp>

<comp id="274" class="1004" name="r_V_2_fu_274">
<pin_list>
<pin id="650296" dir="0" index="0" bw="40" slack="2"/>
<pin id="650297" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_2/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="648798" dir="0" index="0" bw="40" slack="0"/>
<pin id="648799" dir="0" index="1" bw="40" slack="0"/>
<pin id="648800" dir="1" index="2" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="r_V_7_fu_283">
<pin_list>
<pin id="650344" dir="0" index="0" bw="40" slack="1"/>
<pin id="650345" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_7/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_Result_s_fu_292">
<pin_list>
<pin id="664944" dir="0" index="0" bw="1" slack="0"/>
<pin id="664945" dir="0" index="1" bw="80" slack="0"/>
<pin id="664946" dir="0" index="2" bw="8" slack="0"/>
<pin id="664947" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln718_fu_300">
<pin_list>
<pin id="654995" dir="0" index="0" bw="80" slack="0"/>
<pin id="654996" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_Result_s_12_fu_304">
<pin_list>
<pin id="655070" dir="0" index="0" bw="3" slack="0"/>
<pin id="655071" dir="0" index="1" bw="80" slack="0"/>
<pin id="655072" dir="0" index="2" bw="8" slack="0"/>
<pin id="655073" dir="0" index="3" bw="8" slack="0"/>
<pin id="655074" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_12/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="Range2_all_ones_fu_314">
<pin_list>
<pin id="665002" dir="0" index="0" bw="3" slack="0"/>
<pin id="665003" dir="0" index="1" bw="3" slack="0"/>
<pin id="665004" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_Result_1_fu_320">
<pin_list>
<pin id="655080" dir="0" index="0" bw="4" slack="0"/>
<pin id="655081" dir="0" index="1" bw="80" slack="0"/>
<pin id="655082" dir="0" index="2" bw="8" slack="0"/>
<pin id="655083" dir="0" index="3" bw="8" slack="0"/>
<pin id="655084" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="Range1_all_zeros_fu_335">
<pin_list>
<pin id="655206" dir="0" index="0" bw="4" slack="1"/>
<pin id="655207" dir="0" index="1" bw="4" slack="0"/>
<pin id="655208" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="Range1_all_ones_fu_340">
<pin_list>
<pin id="655200" dir="0" index="0" bw="4" slack="1"/>
<pin id="655201" dir="0" index="1" bw="4" slack="0"/>
<pin id="655202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="y2_V_fu_345">
<pin_list>
<pin id="650416" dir="0" index="0" bw="40" slack="0"/>
<pin id="650417" dir="0" index="1" bw="80" slack="2"/>
<pin id="650418" dir="0" index="2" bw="7" slack="0"/>
<pin id="650419" dir="0" index="3" bw="8" slack="0"/>
<pin id="650420" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y2_V/8 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_3_fu_354">
<pin_list>
<pin id="655291" dir="0" index="0" bw="1" slack="0"/>
<pin id="655292" dir="0" index="1" bw="80" slack="2"/>
<pin id="655293" dir="0" index="2" bw="7" slack="0"/>
<pin id="655294" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_Result_2_fu_361">
<pin_list>
<pin id="655299" dir="0" index="0" bw="1" slack="0"/>
<pin id="655300" dir="0" index="1" bw="80" slack="2"/>
<pin id="655301" dir="0" index="2" bw="8" slack="0"/>
<pin id="655302" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="r_fu_368">
<pin_list>
<pin id="664908" dir="0" index="0" bw="1" slack="1"/>
<pin id="664909" dir="0" index="1" bw="1" slack="0"/>
<pin id="664910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_5_fu_373">
<pin_list>
<pin id="662137" dir="0" index="0" bw="1" slack="0"/>
<pin id="662138" dir="0" index="1" bw="80" slack="2"/>
<pin id="662139" dir="0" index="2" bw="7" slack="0"/>
<pin id="662140" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="and_ln412_fu_380">
<pin_list>
<pin id="655521" dir="0" index="0" bw="1" slack="0"/>
<pin id="655522" dir="0" index="1" bw="1" slack="0"/>
<pin id="655523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln415_fu_386">
<pin_list>
<pin id="655871" dir="0" index="0" bw="1" slack="0"/>
<pin id="655872" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_fu_390">
<pin_list>
<pin id="6181" dir="0" index="0" bw="76" slack="0"/>
<pin id="6182" dir="0" index="1" bw="80" slack="0"/>
<pin id="6183" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1_V/2 ret_V/13 ret_V_4/10 "/>
</bind>
</comp>

<comp id="410" class="1004" name="carry_1_fu_410">
<pin_list>
<pin id="658029" dir="0" index="0" bw="1" slack="0"/>
<pin id="658030" dir="0" index="1" bw="1" slack="0"/>
<pin id="658031" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/8 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_fu_416">
<pin_list>
<pin id="652621" dir="0" index="0" bw="1" slack="0"/>
<pin id="652622" dir="0" index="1" bw="40" slack="0"/>
<pin id="652623" dir="0" index="2" bw="7" slack="0"/>
<pin id="652624" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/2 p_Result_8/11 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_8_fu_424">
<pin_list>
<pin id="662152" dir="0" index="0" bw="1" slack="0"/>
<pin id="662153" dir="0" index="1" bw="80" slack="2"/>
<pin id="662154" dir="0" index="2" bw="8" slack="0"/>
<pin id="662155" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="xor_ln779_fu_431">
<pin_list>
<pin id="664958" dir="0" index="0" bw="1" slack="0"/>
<pin id="664959" dir="0" index="1" bw="1" slack="0"/>
<pin id="664960" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="and_ln779_fu_437">
<pin_list>
<pin id="655527" dir="0" index="0" bw="1" slack="2"/>
<pin id="655528" dir="0" index="1" bw="1" slack="0"/>
<pin id="655529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/8 "/>
</bind>
</comp>

<comp id="442" class="1004" name="deleted_ones_fu_442">
<pin_list>
<pin id="664888" dir="0" index="0" bw="1" slack="0"/>
<pin id="664889" dir="0" index="1" bw="1" slack="0"/>
<pin id="664890" dir="0" index="2" bw="1" slack="1"/>
<pin id="664891" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="and_ln786_fu_449">
<pin_list>
<pin id="664930" dir="0" index="0" bw="1" slack="0"/>
<pin id="664931" dir="0" index="1" bw="1" slack="0"/>
<pin id="664932" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/8 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_fu_455">
<pin_list>
<pin id="42762" dir="0" index="0" bw="1" slack="0"/>
<pin id="42763" dir="0" index="1" bw="40" slack="0"/>
<pin id="42764" dir="0" index="2" bw="40" slack="0"/>
<pin id="42765" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/3 select_ln388_1/2 select_ln388_2/12 select_ln388/9 "/>
</bind>
</comp>

<comp id="460" class="1004" name="and_ln781_fu_460">
<pin_list>
<pin id="656264" dir="0" index="0" bw="1" slack="1"/>
<pin id="656265" dir="0" index="1" bw="1" slack="2"/>
<pin id="656266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/9 "/>
</bind>
</comp>

<comp id="464" class="1004" name="xor_ln785_fu_464">
<pin_list>
<pin id="656744" dir="0" index="0" bw="1" slack="0"/>
<pin id="656745" dir="0" index="1" bw="1" slack="0"/>
<pin id="656746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/9 "/>
</bind>
</comp>

<comp id="470" class="1004" name="or_ln785_fu_470">
<pin_list>
<pin id="657091" dir="0" index="0" bw="1" slack="1"/>
<pin id="657092" dir="0" index="1" bw="1" slack="0"/>
<pin id="657093" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/9 "/>
</bind>
</comp>

<comp id="475" class="1004" name="xor_ln785_1_fu_475">
<pin_list>
<pin id="656750" dir="0" index="0" bw="1" slack="3"/>
<pin id="656751" dir="0" index="1" bw="1" slack="0"/>
<pin id="656752" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_1/9 "/>
</bind>
</comp>

<comp id="480" class="1004" name="overflow_fu_480">
<pin_list>
<pin id="656271" dir="0" index="0" bw="1" slack="0"/>
<pin id="656272" dir="0" index="1" bw="1" slack="0"/>
<pin id="656273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="or_ln786_fu_486">
<pin_list>
<pin id="657097" dir="0" index="0" bw="1" slack="0"/>
<pin id="657098" dir="0" index="1" bw="1" slack="1"/>
<pin id="657099" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/9 "/>
</bind>
</comp>

<comp id="491" class="1004" name="xor_ln786_fu_491">
<pin_list>
<pin id="658466" dir="0" index="0" bw="1" slack="0"/>
<pin id="658467" dir="0" index="1" bw="1" slack="0"/>
<pin id="658468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/9 "/>
</bind>
</comp>

<comp id="497" class="1004" name="underflow_fu_497">
<pin_list>
<pin id="658049" dir="0" index="0" bw="1" slack="3"/>
<pin id="658050" dir="0" index="1" bw="1" slack="0"/>
<pin id="658051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/9 "/>
</bind>
</comp>

<comp id="502" class="1004" name="or_ln340_fu_502">
<pin_list>
<pin id="657201" dir="0" index="0" bw="1" slack="0"/>
<pin id="657202" dir="0" index="1" bw="1" slack="0"/>
<pin id="657203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/9 "/>
</bind>
</comp>

<comp id="508" class="1004" name="or_ln340_2_fu_508">
<pin_list>
<pin id="657207" dir="0" index="0" bw="1" slack="1"/>
<pin id="657208" dir="0" index="1" bw="1" slack="0"/>
<pin id="657209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/9 "/>
</bind>
</comp>

<comp id="513" class="1004" name="or_ln340_1_fu_513">
<pin_list>
<pin id="658877" dir="0" index="0" bw="1" slack="0"/>
<pin id="658878" dir="0" index="1" bw="1" slack="0"/>
<pin id="658879" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/9 "/>
</bind>
</comp>

<comp id="541" class="1004" name="trunc_ln718_1_fu_541">
<pin_list>
<pin id="654999" dir="0" index="0" bw="80" slack="0"/>
<pin id="655000" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718_1/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="rhs_V_fu_545">
<pin_list>
<pin id="657499" dir="0" index="0" bw="76" slack="0"/>
<pin id="657500" dir="0" index="1" bw="40" slack="1"/>
<pin id="657501" dir="0" index="2" bw="1" slack="0"/>
<pin id="657502" dir="1" index="3" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/10 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sext_ln728_fu_552">
<pin_list>
<pin id="652118" dir="0" index="0" bw="76" slack="0"/>
<pin id="652119" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/10 "/>
</bind>
</comp>

<comp id="561" class="1004" name="p_Result_6_fu_561">
<pin_list>
<pin id="661943" dir="0" index="0" bw="1" slack="0"/>
<pin id="661944" dir="0" index="1" bw="80" slack="0"/>
<pin id="661945" dir="0" index="2" bw="8" slack="0"/>
<pin id="661946" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/10 "/>
</bind>
</comp>

<comp id="569" class="1004" name="grp_fu_569">
<pin_list>
<pin id="23154" dir="0" index="0" bw="35" slack="1"/>
<pin id="23155" dir="0" index="1" bw="35" slack="0"/>
<pin id="23156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r_1/7 r_2/10 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_fu_574">
<pin_list>
<pin id="649476" dir="0" index="0" bw="3" slack="0"/>
<pin id="649477" dir="0" index="1" bw="80" slack="0"/>
<pin id="649478" dir="0" index="2" bw="8" slack="0"/>
<pin id="649479" dir="0" index="3" bw="8" slack="0"/>
<pin id="649480" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="584" class="1004" name="Range2_all_ones_1_fu_584">
<pin_list>
<pin id="657922" dir="0" index="0" bw="3" slack="0"/>
<pin id="657923" dir="0" index="1" bw="3" slack="0"/>
<pin id="657924" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_1/10 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_1_fu_590">
<pin_list>
<pin id="655092" dir="0" index="0" bw="4" slack="0"/>
<pin id="655093" dir="0" index="1" bw="80" slack="0"/>
<pin id="655094" dir="0" index="2" bw="8" slack="0"/>
<pin id="655095" dir="0" index="3" bw="8" slack="0"/>
<pin id="655096" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="605" class="1004" name="q_V_fu_605">
<pin_list>
<pin id="650882" dir="0" index="0" bw="40" slack="0"/>
<pin id="650883" dir="0" index="1" bw="80" slack="1"/>
<pin id="650884" dir="0" index="2" bw="7" slack="0"/>
<pin id="650885" dir="0" index="3" bw="8" slack="0"/>
<pin id="650886" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="q_V/11 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_12_fu_614">
<pin_list>
<pin id="657534" dir="0" index="0" bw="1" slack="0"/>
<pin id="657535" dir="0" index="1" bw="80" slack="1"/>
<pin id="657536" dir="0" index="2" bw="7" slack="0"/>
<pin id="657537" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="621" class="1004" name="p_Result_7_fu_621">
<pin_list>
<pin id="657542" dir="0" index="0" bw="1" slack="0"/>
<pin id="657543" dir="0" index="1" bw="80" slack="1"/>
<pin id="657544" dir="0" index="2" bw="8" slack="0"/>
<pin id="657545" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/11 "/>
</bind>
</comp>

<comp id="628" class="1004" name="r_3_fu_628">
<pin_list>
<pin id="664902" dir="0" index="0" bw="1" slack="1"/>
<pin id="664903" dir="0" index="1" bw="1" slack="0"/>
<pin id="664904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_3/11 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_14_fu_633">
<pin_list>
<pin id="662163" dir="0" index="0" bw="1" slack="0"/>
<pin id="662164" dir="0" index="1" bw="80" slack="1"/>
<pin id="662165" dir="0" index="2" bw="7" slack="0"/>
<pin id="662166" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/11 "/>
</bind>
</comp>

<comp id="640" class="1004" name="and_ln412_1_fu_640">
<pin_list>
<pin id="657741" dir="0" index="0" bw="1" slack="0"/>
<pin id="657742" dir="0" index="1" bw="1" slack="0"/>
<pin id="657743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412_1/11 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln415_1_fu_646">
<pin_list>
<pin id="655875" dir="0" index="0" bw="1" slack="0"/>
<pin id="655876" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_1/11 "/>
</bind>
</comp>

<comp id="664" class="1004" name="grp_fu_664">
<pin_list>
<pin id="198446" dir="0" index="0" bw="1" slack="0"/>
<pin id="198447" dir="0" index="1" bw="1" slack="0"/>
<pin id="198448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/8 xor_ln416_1/11 "/>
</bind>
</comp>

<comp id="670" class="1004" name="carry_3_fu_670">
<pin_list>
<pin id="658060" dir="0" index="0" bw="1" slack="0"/>
<pin id="658061" dir="0" index="1" bw="1" slack="0"/>
<pin id="658062" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_3/11 "/>
</bind>
</comp>

<comp id="676" class="1004" name="p_Result_3_fu_676">
<pin_list>
<pin id="656071" dir="0" index="0" bw="1" slack="0"/>
<pin id="656072" dir="0" index="1" bw="40" slack="0"/>
<pin id="656073" dir="0" index="2" bw="7" slack="0"/>
<pin id="656074" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/8 "/>
</bind>
</comp>

<comp id="684" class="1004" name="Range1_all_zeros_1_fu_684">
<pin_list>
<pin id="657904" dir="0" index="0" bw="4" slack="1"/>
<pin id="657905" dir="0" index="1" bw="4" slack="0"/>
<pin id="657906" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/11 "/>
</bind>
</comp>

<comp id="689" class="1004" name="Range1_all_ones_2_fu_689">
<pin_list>
<pin id="657897" dir="0" index="0" bw="4" slack="1"/>
<pin id="657898" dir="0" index="1" bw="4" slack="0"/>
<pin id="657899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_2/11 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_17_fu_694">
<pin_list>
<pin id="662178" dir="0" index="0" bw="1" slack="0"/>
<pin id="662179" dir="0" index="1" bw="80" slack="1"/>
<pin id="662180" dir="0" index="2" bw="8" slack="0"/>
<pin id="662181" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/11 "/>
</bind>
</comp>

<comp id="701" class="1004" name="xor_ln779_1_fu_701">
<pin_list>
<pin id="664952" dir="0" index="0" bw="1" slack="0"/>
<pin id="664953" dir="0" index="1" bw="1" slack="0"/>
<pin id="664954" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_1/11 "/>
</bind>
</comp>

<comp id="707" class="1004" name="and_ln779_1_fu_707">
<pin_list>
<pin id="657747" dir="0" index="0" bw="1" slack="1"/>
<pin id="657748" dir="0" index="1" bw="1" slack="0"/>
<pin id="657749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_1/11 "/>
</bind>
</comp>

<comp id="712" class="1004" name="deleted_ones_2_fu_712">
<pin_list>
<pin id="664872" dir="0" index="0" bw="1" slack="0"/>
<pin id="664873" dir="0" index="1" bw="1" slack="0"/>
<pin id="664874" dir="0" index="2" bw="1" slack="0"/>
<pin id="664875" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_2/11 "/>
</bind>
</comp>

<comp id="720" class="1004" name="and_ln786_3_fu_720">
<pin_list>
<pin id="664896" dir="0" index="0" bw="1" slack="0"/>
<pin id="664897" dir="0" index="1" bw="1" slack="0"/>
<pin id="664898" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_3/11 "/>
</bind>
</comp>

<comp id="731" class="1004" name="deleted_zeros_1_fu_731">
<pin_list>
<pin id="664864" dir="0" index="0" bw="1" slack="1"/>
<pin id="664865" dir="0" index="1" bw="1" slack="1"/>
<pin id="664866" dir="0" index="2" bw="1" slack="1"/>
<pin id="664867" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_1/12 "/>
</bind>
</comp>

<comp id="736" class="1004" name="and_ln781_1_fu_736">
<pin_list>
<pin id="657992" dir="0" index="0" bw="1" slack="1"/>
<pin id="657993" dir="0" index="1" bw="1" slack="1"/>
<pin id="657994" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_1/12 "/>
</bind>
</comp>

<comp id="740" class="1004" name="xor_ln785_2_fu_740">
<pin_list>
<pin id="658432" dir="0" index="0" bw="1" slack="0"/>
<pin id="658433" dir="0" index="1" bw="1" slack="0"/>
<pin id="658434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_2/12 "/>
</bind>
</comp>

<comp id="746" class="1004" name="or_ln785_1_fu_746">
<pin_list>
<pin id="658761" dir="0" index="0" bw="1" slack="1"/>
<pin id="658762" dir="0" index="1" bw="1" slack="0"/>
<pin id="658763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_1/12 "/>
</bind>
</comp>

<comp id="751" class="1004" name="xor_ln785_3_fu_751">
<pin_list>
<pin id="658438" dir="0" index="0" bw="1" slack="2"/>
<pin id="658439" dir="0" index="1" bw="1" slack="0"/>
<pin id="658440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_3/12 "/>
</bind>
</comp>

<comp id="756" class="1004" name="overflow_1_fu_756">
<pin_list>
<pin id="657999" dir="0" index="0" bw="1" slack="0"/>
<pin id="658000" dir="0" index="1" bw="1" slack="0"/>
<pin id="658001" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/12 "/>
</bind>
</comp>

<comp id="762" class="1004" name="or_ln786_1_fu_762">
<pin_list>
<pin id="658767" dir="0" index="0" bw="1" slack="0"/>
<pin id="658768" dir="0" index="1" bw="1" slack="1"/>
<pin id="658769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_1/12 "/>
</bind>
</comp>

<comp id="767" class="1004" name="xor_ln786_2_fu_767">
<pin_list>
<pin id="656807" dir="0" index="0" bw="1" slack="0"/>
<pin id="656808" dir="0" index="1" bw="1" slack="0"/>
<pin id="656809" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/12 "/>
</bind>
</comp>

<comp id="773" class="1004" name="underflow_2_fu_773">
<pin_list>
<pin id="657828" dir="0" index="0" bw="1" slack="2"/>
<pin id="657829" dir="0" index="1" bw="1" slack="0"/>
<pin id="657830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/12 "/>
</bind>
</comp>

<comp id="778" class="1004" name="or_ln340_4_fu_778">
<pin_list>
<pin id="658835" dir="0" index="0" bw="1" slack="0"/>
<pin id="658836" dir="0" index="1" bw="1" slack="0"/>
<pin id="658837" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/12 "/>
</bind>
</comp>

<comp id="784" class="1004" name="or_ln340_5_fu_784">
<pin_list>
<pin id="658841" dir="0" index="0" bw="1" slack="1"/>
<pin id="658842" dir="0" index="1" bw="1" slack="0"/>
<pin id="658843" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_5/12 "/>
</bind>
</comp>

<comp id="789" class="1004" name="or_ln340_6_fu_789">
<pin_list>
<pin id="658743" dir="0" index="0" bw="1" slack="0"/>
<pin id="658744" dir="0" index="1" bw="1" slack="0"/>
<pin id="658745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_6/12 "/>
</bind>
</comp>

<comp id="795" class="1004" name="grp_fu_795">
<pin_list>
<pin id="80604" dir="0" index="0" bw="1" slack="0"/>
<pin id="80605" dir="0" index="1" bw="40" slack="0"/>
<pin id="80606" dir="0" index="2" bw="40" slack="0"/>
<pin id="80607" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_3/3 select_ln340_1/2 select_ln340_2/12 select_ln340/9 "/>
</bind>
</comp>

<comp id="817" class="1004" name="lhs_V_1_fu_817">
<pin_list>
<pin id="652289" dir="0" index="0" bw="40" slack="1"/>
<pin id="652290" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/13 "/>
</bind>
</comp>

<comp id="820" class="1004" name="rhs_V_1_fu_820">
<pin_list>
<pin id="652329" dir="0" index="0" bw="40" slack="11"/>
<pin id="652330" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1/13 "/>
</bind>
</comp>

<comp id="829" class="1004" name="r_V_4_fu_829">
<pin_list>
<pin id="651307" dir="0" index="0" bw="40" slack="2"/>
<pin id="651308" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_4/14 "/>
</bind>
</comp>

<comp id="832" class="1004" name="sext_ln1118_fu_832">
<pin_list>
<pin id="651351" dir="0" index="0" bw="41" slack="1"/>
<pin id="651352" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/14 "/>
</bind>
</comp>

<comp id="841" class="1004" name="r_V_6_fu_841">
<pin_list>
<pin id="657507" dir="0" index="0" bw="74" slack="0"/>
<pin id="657508" dir="0" index="1" bw="40" slack="11"/>
<pin id="657509" dir="0" index="2" bw="1" slack="0"/>
<pin id="657510" dir="1" index="3" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_6/20 "/>
</bind>
</comp>

<comp id="848" class="1004" name="sext_ln1497_fu_848">
<pin_list>
<pin id="651402" dir="0" index="0" bw="74" slack="0"/>
<pin id="651403" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1497/20 "/>
</bind>
</comp>

<comp id="852" class="1004" name="grp_fu_852">
<pin_list>
<pin id="34558" dir="0" index="0" bw="81" slack="0"/>
<pin id="34559" dir="0" index="1" bw="81" slack="0"/>
<pin id="34560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_1/11 icmp_ln1497/20 "/>
</bind>
</comp>

<comp id="857" class="1004" name="xor_ln1497_fu_857">
<pin_list>
<pin id="664964" dir="0" index="0" bw="1" slack="0"/>
<pin id="664965" dir="0" index="1" bw="1" slack="0"/>
<pin id="664966" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1497/20 "/>
</bind>
</comp>

<comp id="863" class="1004" name="or_ln1497_fu_863">
<pin_list>
<pin id="663969" dir="0" index="0" bw="1" slack="9"/>
<pin id="663970" dir="0" index="1" bw="1" slack="0"/>
<pin id="663971" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1497/20 "/>
</bind>
</comp>

<comp id="868" class="1005" name="p_Result_9_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="1"/>
<pin id="870" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="880" class="1005" name="p_Val2_13_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="40" slack="2"/>
<pin id="882" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="892" class="1005" name="tmp_20_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="1"/>
<pin id="894" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="898" class="1005" name="p_Result_10_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="1"/>
<pin id="900" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="904" class="1005" name="reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="80" slack="1"/>
<pin id="906" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 select_ln340_7 p_Val2_6 "/>
</bind>
</comp>

<comp id="915" class="1005" name="p_Result_1_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="4" slack="1"/>
<pin id="917" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="930" class="1005" name="reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="40" slack="1"/>
<pin id="932" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln718 p_Val2_12 trunc_ln718_1 y2_V_1 q_V_1 xp1_V tmp_1 "/>
</bind>
</comp>

<comp id="936" class="1005" name="p_Result_s_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="3"/>
<pin id="938" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="941" class="1005" name="Range2_all_ones_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="2"/>
<pin id="943" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="Range2_all_ones "/>
</bind>
</comp>

<comp id="952" class="1005" name="Range1_all_ones_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="1"/>
<pin id="954" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones "/>
</bind>
</comp>

<comp id="957" class="1005" name="r_1_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="1"/>
<pin id="959" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="964" class="1005" name="Range1_all_zeros_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="2"/>
<pin id="966" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="Range1_all_zeros "/>
</bind>
</comp>

<comp id="975" class="1005" name="p_Result_3_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="1"/>
<pin id="977" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="981" class="1005" name="carry_1_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="1"/>
<pin id="983" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_1 "/>
</bind>
</comp>

<comp id="986" class="1005" name="and_ln786_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="1"/>
<pin id="988" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786 "/>
</bind>
</comp>

<comp id="998" class="1005" name="reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="81" slack="1"/>
<pin id="1000" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="r_V_11 sext_ln1118 r_V_7 ret_V_6 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="r_2_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="1"/>
<pin id="1024" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="r_2 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="p_Result_6_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="2"/>
<pin id="1030" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="Range2_all_ones_1_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="1"/>
<pin id="1040" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones_1 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="p_Result_8_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="1"/>
<pin id="1057" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="carry_3_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="1"/>
<pin id="1063" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_3 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="Range1_all_zeros_1_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="1"/>
<pin id="1068" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_1 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="Range1_all_ones_2_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="1"/>
<pin id="1074" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_2 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="icmp_ln1497_1_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="9"/>
<pin id="1079" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln1497_1 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="and_ln786_3_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="1"/>
<pin id="1085" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_3 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="81" slack="1"/>
<pin id="1111" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="r_V_10 r_V_4 r_V_9 r_V r_V_5 ret_V ret_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="23158"><net_src comp="42" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="38160"><net_src comp="60" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="81004"><net_src comp="82" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="173993"><net_src comp="14" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="173995"><net_src comp="16" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="198450"><net_src comp="18" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="224547"><net_src comp="194" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="641360"><net_src comp="930" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="649481"><net_src comp="32" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="649483"><net_src comp="34" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="649484"><net_src comp="30" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="649963"><net_src comp="277" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="650219"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="650245"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="650246"><net_src comp="72" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="650299"><net_src comp="274" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="650300"><net_src comp="274" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="650347"><net_src comp="283" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="650348"><net_src comp="283" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="650421"><net_src comp="48" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="650423"><net_src comp="50" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="650424"><net_src comp="52" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="650887"><net_src comp="48" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="650889"><net_src comp="50" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="650890"><net_src comp="52" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="651405"><net_src comp="848" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="651492"><net_src comp="12" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="651493"><net_src comp="72" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="651500"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="652428"><net_src comp="66" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="652434"><net_src comp="72" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="652435"><net_src comp="88" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="652436"><net_src comp="88" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="652552"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="652553"><net_src comp="188" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="652554"><net_src comp="10" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="652562"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="652563"><net_src comp="390" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="652564"><net_src comp="16" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="652625"><net_src comp="14" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="652627"><net_src comp="16" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="652925"><net_src comp="92" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="653125"><net_src comp="112" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="653126"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="653131"><net_src comp="98" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="653132"><net_src comp="112" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="654440"><net_src comp="18" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="654442"><net_src comp="214" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="654447"><net_src comp="18" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="654764"><net_src comp="210" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="654765"><net_src comp="214" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="654772"><net_src comp="225" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="654773"><net_src comp="225" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="655001"><net_src comp="82" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="655075"><net_src comp="32" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="655077"><net_src comp="34" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="655078"><net_src comp="30" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="655085"><net_src comp="38" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="655087"><net_src comp="40" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="655088"><net_src comp="30" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="655097"><net_src comp="38" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="655099"><net_src comp="40" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="655100"><net_src comp="30" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="655204"><net_src comp="44" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="655210"><net_src comp="46" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="655295"><net_src comp="28" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="655297"><net_src comp="50" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="655303"><net_src comp="28" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="655305"><net_src comp="52" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="655873"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="656075"><net_src comp="14" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="656077"><net_src comp="16" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="656748"><net_src comp="18" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="656754"><net_src comp="18" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="656755"><net_src comp="475" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="656811"><net_src comp="18" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="657095"><net_src comp="464" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="657096"><net_src comp="470" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="657100"><net_src comp="460" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="657205"><net_src comp="480" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="657211"><net_src comp="475" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="657503"><net_src comp="56" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="657505"><net_src comp="58" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="657506"><net_src comp="545" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="657511"><net_src comp="62" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="657513"><net_src comp="64" pin="0"/><net_sink comp="841" pin=2"/></net>

<net id="657514"><net_src comp="841" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="657538"><net_src comp="28" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="657540"><net_src comp="50" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="657546"><net_src comp="28" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="657548"><net_src comp="52" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="657746"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="657832"><net_src comp="767" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="657901"><net_src comp="44" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="657908"><net_src comp="46" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="657926"><net_src comp="36" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="658022"><net_src comp="229" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="658032"><net_src comp="361" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="658054"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="658063"><net_src comp="621" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="658436"><net_src comp="18" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="658442"><net_src comp="18" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="658443"><net_src comp="751" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="658450"><net_src comp="98" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="658451"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="658469"><net_src comp="486" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="658470"><net_src comp="18" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="658471"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="658747"><net_src comp="736" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="658765"><net_src comp="740" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="658766"><net_src comp="746" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="658770"><net_src comp="736" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="658772"><net_src comp="762" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="658838"><net_src comp="773" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="658839"><net_src comp="756" pin="2"/><net_sink comp="778" pin=1"/></net>

<net id="658845"><net_src comp="751" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="658846"><net_src comp="784" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="658862"><net_src comp="235" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="658863"><net_src comp="219" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="658880"><net_src comp="508" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="658881"><net_src comp="460" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="659097"><net_src comp="829" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="659098"><net_src comp="832" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="659357"><net_src comp="283" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="659358"><net_src comp="998" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="659359"><net_src comp="998" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="659360"><net_src comp="274" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="659361"><net_src comp="904" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="659362"><net_src comp="904" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="659582"><net_src comp="880" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="659583"><net_src comp="880" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="659588"><net_src comp="868" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="659589"><net_src comp="868" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="659594"><net_src comp="892" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="659595"><net_src comp="892" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="659599"><net_src comp="416" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="659600"><net_src comp="898" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="659601"><net_src comp="898" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="659611"><net_src comp="320" pin="4"/><net_sink comp="915" pin=0"/></net>

<net id="659612"><net_src comp="915" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="659613"><net_src comp="915" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="659616"><net_src comp="300" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="659639"><net_src comp="936" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="659640"><net_src comp="936" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="659644"><net_src comp="941" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="659649"><net_src comp="340" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="659652"><net_src comp="952" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="659655"><net_src comp="569" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="659659"><net_src comp="335" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="659663"><net_src comp="676" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="659664"><net_src comp="975" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="659668"><net_src comp="410" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="659670"><net_src comp="981" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="659675"><net_src comp="986" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="659676"><net_src comp="986" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="659699"><net_src comp="569" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="659705"><net_src comp="1028" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="659706"><net_src comp="1028" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="659710"><net_src comp="1038" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="659713"><net_src comp="416" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="659714"><net_src comp="1055" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="659718"><net_src comp="670" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="659720"><net_src comp="1061" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="659723"><net_src comp="684" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="659728"><net_src comp="689" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="659730"><net_src comp="1072" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="659733"><net_src comp="852" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="659739"><net_src comp="1083" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="659740"><net_src comp="1083" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="659753"><net_src comp="1109" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="659754"><net_src comp="1109" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="659755"><net_src comp="1109" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="659800"><net_src comp="150" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="659811"><net_src comp="904" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="660002"><net_src comp="904" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="660003"><net_src comp="904" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="660031"><net_src comp="930" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="660032"><net_src comp="930" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="661016"><net_src comp="390" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="661947"><net_src comp="28" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="661949"><net_src comp="30" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="661971"><net_src comp="664" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="662015"><net_src comp="664" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="662118"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="662119"><net_src comp="174" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="662120"><net_src comp="10" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="662121"><net_src comp="180" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="662130"><net_src comp="8" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="662131"><net_src comp="174" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="662132"><net_src comp="10" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="662133"><net_src comp="202" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="662141"><net_src comp="28" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="662142"><net_src comp="1109" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="662143"><net_src comp="54" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="662144"><net_src comp="373" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="662156"><net_src comp="28" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="662157"><net_src comp="1109" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="662158"><net_src comp="40" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="662167"><net_src comp="28" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="662169"><net_src comp="54" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="662170"><net_src comp="633" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="662182"><net_src comp="28" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="662184"><net_src comp="40" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="663972"><net_src comp="1077" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="664211"><net_src comp="150" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="664257"><net_src comp="246" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="664355"><net_src comp="513" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="664460"><net_src comp="789" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="664461"><net_src comp="150" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="664845"><net_src comp="78" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="664848"><net_src comp="541" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="664849"><net_src comp="235" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="664850"><net_src comp="22" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="664851"><net_src comp="455" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="664852"><net_src comp="240" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="664853"><net_src comp="20" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="664854"><net_src comp="795" pin="3"/><net_sink comp="150" pin=1"/></net>

<net id="664855"><net_src comp="390" pin="2"/><net_sink comp="455" pin=2"/></net>

<net id="664856"><net_src comp="132" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="664857"><net_src comp="390" pin="2"/><net_sink comp="795" pin=2"/></net>

<net id="664858"><net_src comp="773" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="664859"><net_src comp="778" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="664860"><net_src comp="497" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="664862"><net_src comp="502" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="664868"><net_src comp="1061" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="664869"><net_src comp="1072" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="664870"><net_src comp="1066" pin="1"/><net_sink comp="731" pin=2"/></net>

<net id="664871"><net_src comp="731" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="664876"><net_src comp="670" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="664877"><net_src comp="707" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="664878"><net_src comp="689" pin="2"/><net_sink comp="712" pin=2"/></net>

<net id="664884"><net_src comp="981" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="664885"><net_src comp="952" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="664886"><net_src comp="964" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="664887"><net_src comp="252" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="664892"><net_src comp="410" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="664893"><net_src comp="437" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="664894"><net_src comp="952" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="664899"><net_src comp="416" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="664900"><net_src comp="712" pin="3"/><net_sink comp="720" pin=1"/></net>

<net id="664901"><net_src comp="720" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="664905"><net_src comp="1022" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="664906"><net_src comp="614" pin="3"/><net_sink comp="628" pin=1"/></net>

<net id="664907"><net_src comp="628" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="664911"><net_src comp="957" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="664912"><net_src comp="354" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="664913"><net_src comp="368" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="664917"><net_src comp="112" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="664918"><net_src comp="138" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="664919"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="664920"><net_src comp="605" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="664921"><net_src comp="646" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="664922"><net_src comp="92" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="664923"><net_src comp="345" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="664924"><net_src comp="386" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="664925"><net_src comp="92" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="664927"><net_src comp="92" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="664928"><net_src comp="930" pin="1"/><net_sink comp="795" pin=2"/></net>

<net id="664929"><net_src comp="930" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="664933"><net_src comp="676" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="664934"><net_src comp="442" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="664935"><net_src comp="449" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="664939"><net_src comp="98" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="664940"><net_src comp="120" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="664941"><net_src comp="126" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="664943"><net_src comp="561" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="664948"><net_src comp="28" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="664950"><net_src comp="30" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="664951"><net_src comp="292" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="664955"><net_src comp="694" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="664956"><net_src comp="18" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="664957"><net_src comp="701" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="664961"><net_src comp="424" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="664962"><net_src comp="18" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="664963"><net_src comp="431" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="664967"><net_src comp="852" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="664968"><net_src comp="18" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="664969"><net_src comp="857" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="664970"><net_src comp="82" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="664971"><net_src comp="82" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="664972"><net_src comp="82" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="664973"><net_src comp="82" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="664974"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="664975"><net_src comp="78" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="664977"><net_src comp="832" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="664978"><net_src comp="829" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="664979"><net_src comp="1109" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="664980"><net_src comp="817" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="664981"><net_src comp="820" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="664983"><net_src comp="1109" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="664984"><net_src comp="552" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="664985"><net_src comp="998" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="664987"><net_src comp="552" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="664988"><net_src comp="1109" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="664989"><net_src comp="92" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="664990"><net_src comp="92" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="664991"><net_src comp="92" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="664993"><net_src comp="92" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="664994"><net_src comp="998" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="664995"><net_src comp="998" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="664996"><net_src comp="998" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="664997"><net_src comp="998" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="664998"><net_src comp="998" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="664999"><net_src comp="1109" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="665000"><net_src comp="574" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="665001"><net_src comp="584" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="665005"><net_src comp="304" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="665006"><net_src comp="36" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="665007"><net_src comp="314" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="665008"><net_src comp="590" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="665009"><net_src comp="930" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="665010"><net_src comp="930" pin="1"/><net_sink comp="684" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pretest : x_V | {2 }
	Port: pretest : y_V | {1 }
  - Chain level:
	State 1
		r_V_9 : 1
	State 2
		ret_V_5 : 1
		p_Result_4 : 2
		p_Result_5 : 1
		xor_ln786_1 : 2
		underflow_1 : 2
		xor_ln340 : 3
		xor_ln340_1 : 3
		or_ln340_3 : 3
		select_ln340_1 : 3
		select_ln388_1 : 2
		p_Val2_13 : 3
		ret_V_7 : 1
		p_Result_9 : 2
		p_Result_10 : 1
		tmp_20 : 2
	State 3
		select_ln340_7 : 1
	State 4
		r_V_10 : 1
		r_V_11 : 1
	State 5
	State 6
		p_Result_s : 1
		trunc_ln718 : 1
		p_Result_s_12 : 1
		Range2_all_ones : 2
		p_Result_1 : 1
	State 7
	State 8
		r : 1
		and_ln412 : 1
		zext_ln415 : 1
		y2_V_1 : 2
		tmp_6 : 3
		xor_ln416 : 4
		carry_1 : 4
		p_Result_3 : 3
		xor_ln779 : 1
		and_ln779 : 1
		deleted_ones : 4
		and_ln786 : 5
	State 9
		xor_ln785 : 1
		or_ln785 : 1
		overflow : 1
		p_Val2_6 : 1
		trunc_ln718_1 : 1
	State 10
		sext_ln728 : 1
		ret_V_6 : 2
		p_Result_6 : 3
		tmp : 3
		Range2_all_ones_1 : 4
		tmp_1 : 3
		ret_V_4 : 2
	State 11
		r_3 : 1
		and_ln412_1 : 1
		zext_ln415_1 : 1
		q_V_1 : 2
		tmp_15 : 3
		xor_ln416_1 : 4
		carry_3 : 4
		p_Result_8 : 3
		xor_ln779_1 : 1
		and_ln779_1 : 1
		deleted_ones_2 : 4
		and_ln786_3 : 5
	State 12
		xor_ln785_2 : 1
		or_ln785_1 : 1
		overflow_1 : 1
		p_Val2_12 : 1
	State 13
		ret_V : 1
	State 14
		r_V_5 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		sext_ln1497 : 1
		icmp_ln1497 : 2
		xor_ln1497 : 3
		or_ln1497 : 3
		ret_ln26 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|    mul   |         grp_fu_82         |    5    |   287   |    19   |
|          |         grp_fu_277        |    5    |   281   |    19   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_92         |    0    |    0    |    87   |
|    add   |       ret_V_7_fu_174      |    0    |    0    |    47   |
|          |       ret_V_5_fu_188      |    0    |    0    |    47   |
|          |         grp_fu_390        |    0    |    0    |    87   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_150        |    0    |    0    |    40   |
|          |    deleted_zeros_fu_252   |    0    |    0    |    2    |
|          |    deleted_ones_fu_442    |    0    |    0    |    2    |
|  select  |         grp_fu_455        |    0    |    0    |    40   |
|          |   deleted_ones_2_fu_712   |    0    |    0    |    2    |
|          |   deleted_zeros_1_fu_731  |    0    |    0    |    2    |
|          |         grp_fu_795        |    0    |    0    |    40   |
|----------|---------------------------|---------|---------|---------|
|          |   Range2_all_ones_fu_314  |    0    |    0    |    9    |
|          |  Range1_all_zeros_fu_335  |    0    |    0    |    9    |
|          |   Range1_all_ones_fu_340  |    0    |    0    |    9    |
|   icmp   |         grp_fu_569        |    0    |    0    |    21   |
|          |  Range2_all_ones_1_fu_584 |    0    |    0    |    9    |
|          | Range1_all_zeros_1_fu_684 |    0    |    0    |    9    |
|          |  Range1_all_ones_2_fu_689 |    0    |    0    |    9    |
|          |         grp_fu_852        |    0    |    0    |    50   |
|----------|---------------------------|---------|---------|---------|
|          |     underflow_1_fu_126    |    0    |    0    |    2    |
|          |     overflow_2_fu_219     |    0    |    0    |    2    |
|          |     and_ln786_5_fu_225    |    0    |    0    |    2    |
|          |     underflow_3_fu_235    |    0    |    0    |    2    |
|          |      and_ln412_fu_380     |    0    |    0    |    2    |
|          |       carry_1_fu_410      |    0    |    0    |    2    |
|          |      and_ln779_fu_437     |    0    |    0    |    2    |
|          |      and_ln786_fu_449     |    0    |    0    |    2    |
|    and   |      and_ln781_fu_460     |    0    |    0    |    2    |
|          |      overflow_fu_480      |    0    |    0    |    2    |
|          |      underflow_fu_497     |    0    |    0    |    2    |
|          |     and_ln412_1_fu_640    |    0    |    0    |    2    |
|          |       carry_3_fu_670      |    0    |    0    |    2    |
|          |     and_ln779_1_fu_707    |    0    |    0    |    2    |
|          |     and_ln786_3_fu_720    |    0    |    0    |    2    |
|          |     and_ln781_1_fu_736    |    0    |    0    |    2    |
|          |     overflow_1_fu_756     |    0    |    0    |    2    |
|          |     underflow_2_fu_773    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |     or_ln340_3_fu_144     |    0    |    0    |    2    |
|          |     or_ln785_2_fu_210     |    0    |    0    |    2    |
|          |     or_ln340_7_fu_240     |    0    |    0    |    2    |
|          |     or_ln340_8_fu_246     |    0    |    0    |    2    |
|          |          r_fu_368         |    0    |    0    |    2    |
|          |      or_ln785_fu_470      |    0    |    0    |    2    |
|          |      or_ln786_fu_486      |    0    |    0    |    2    |
|          |      or_ln340_fu_502      |    0    |    0    |    2    |
|    or    |     or_ln340_2_fu_508     |    0    |    0    |    2    |
|          |     or_ln340_1_fu_513     |    0    |    0    |    2    |
|          |         r_3_fu_628        |    0    |    0    |    2    |
|          |     or_ln785_1_fu_746     |    0    |    0    |    2    |
|          |     or_ln786_1_fu_762     |    0    |    0    |    2    |
|          |     or_ln340_4_fu_778     |    0    |    0    |    2    |
|          |     or_ln340_5_fu_784     |    0    |    0    |    2    |
|          |     or_ln340_6_fu_789     |    0    |    0    |    2    |
|          |      or_ln1497_fu_863     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |     xor_ln786_1_fu_120    |    0    |    0    |    2    |
|          |      xor_ln340_fu_132     |    0    |    0    |    2    |
|          |     xor_ln340_1_fu_138    |    0    |    0    |    2    |
|          |     xor_ln785_4_fu_214    |    0    |    0    |    2    |
|          |     xor_ln786_3_fu_229    |    0    |    0    |    2    |
|          |      xor_ln779_fu_431     |    0    |    0    |    2    |
|          |      xor_ln785_fu_464     |    0    |    0    |    2    |
|    xor   |     xor_ln785_1_fu_475    |    0    |    0    |    2    |
|          |      xor_ln786_fu_491     |    0    |    0    |    2    |
|          |         grp_fu_664        |    0    |    0    |    2    |
|          |     xor_ln779_1_fu_701    |    0    |    0    |    2    |
|          |     xor_ln785_2_fu_740    |    0    |    0    |    2    |
|          |     xor_ln785_3_fu_751    |    0    |    0    |    2    |
|          |     xor_ln786_2_fu_767    |    0    |    0    |    2    |
|          |     xor_ln1497_fu_857     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|   read   |    y_V_read_read_fu_66    |    0    |    0    |    0    |
|          |    x_V_read_read_fu_72    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         r_V_fu_78         |    0    |    0    |    0    |
|          |        lhs_V_fu_88        |    0    |    0    |    0    |
|          |        r_V_2_fu_274       |    0    |    0    |    0    |
|          |        r_V_7_fu_283       |    0    |    0    |    0    |
|   sext   |     sext_ln728_fu_552     |    0    |    0    |    0    |
|          |       lhs_V_1_fu_817      |    0    |    0    |    0    |
|          |       rhs_V_1_fu_820      |    0    |    0    |    0    |
|          |        r_V_4_fu_829       |    0    |    0    |    0    |
|          |     sext_ln1118_fu_832    |    0    |    0    |    0    |
|          |     sext_ln1497_fu_848    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      p_Result_4_fu_98     |    0    |    0    |    0    |
|          |     p_Result_5_fu_112     |    0    |    0    |    0    |
|          |     p_Result_9_fu_180     |    0    |    0    |    0    |
|          |         grp_fu_194        |    0    |    0    |    0    |
|          |       tmp_20_fu_202       |    0    |    0    |    0    |
|          |     p_Result_s_fu_292     |    0    |    0    |    0    |
|          |        tmp_3_fu_354       |    0    |    0    |    0    |
|          |     p_Result_2_fu_361     |    0    |    0    |    0    |
| bitselect|        tmp_5_fu_373       |    0    |    0    |    0    |
|          |         grp_fu_416        |    0    |    0    |    0    |
|          |        tmp_8_fu_424       |    0    |    0    |    0    |
|          |     p_Result_6_fu_561     |    0    |    0    |    0    |
|          |       tmp_12_fu_614       |    0    |    0    |    0    |
|          |     p_Result_7_fu_621     |    0    |    0    |    0    |
|          |       tmp_14_fu_633       |    0    |    0    |    0    |
|          |     p_Result_3_fu_676     |    0    |    0    |    0    |
|          |       tmp_17_fu_694       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln718_fu_300    |    0    |    0    |    0    |
|          |    trunc_ln718_1_fu_541   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    p_Result_s_12_fu_304   |    0    |    0    |    0    |
|          |     p_Result_1_fu_320     |    0    |    0    |    0    |
|partselect|        y2_V_fu_345        |    0    |    0    |    0    |
|          |         tmp_fu_574        |    0    |    0    |    0    |
|          |        tmp_1_fu_590       |    0    |    0    |    0    |
|          |         q_V_fu_605        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |     zext_ln415_fu_386     |    0    |    0    |    0    |
|          |    zext_ln415_1_fu_646    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|        rhs_V_fu_545       |    0    |    0    |    0    |
|          |        r_V_6_fu_841       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    10   |   568   |   659   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| Range1_all_ones_2_reg_1072|    1   |
|  Range1_all_ones_reg_952  |    1   |
|Range1_all_zeros_1_reg_1066|    1   |
|  Range1_all_zeros_reg_964 |    1   |
| Range2_all_ones_1_reg_1038|    1   |
|  Range2_all_ones_reg_941  |    1   |
|    and_ln786_3_reg_1083   |    1   |
|     and_ln786_reg_986     |    1   |
|      carry_1_reg_981      |    1   |
|      carry_3_reg_1061     |    1   |
|   icmp_ln1497_1_reg_1077  |    1   |
|    p_Result_10_reg_898    |    1   |
|     p_Result_1_reg_915    |    4   |
|     p_Result_3_reg_975    |    1   |
|    p_Result_6_reg_1028    |    1   |
|    p_Result_8_reg_1055    |    1   |
|     p_Result_9_reg_868    |    1   |
|     p_Result_s_reg_936    |    1   |
|     p_Val2_13_reg_880     |   40   |
|        r_1_reg_957        |    1   |
|        r_2_reg_1022       |    1   |
|          reg_1109         |   81   |
|          reg_904          |   80   |
|          reg_930          |   40   |
|          reg_998          |   81   |
|       tmp_20_reg_892      |    1   |
+---------------------------+--------+
|           Total           |   346  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_82 |  p0  |   4  |  41  |   164  ||    21   |
|  grp_fu_82 |  p1  |   4  |  40  |   160  ||    21   |
|  grp_fu_92 |  p0  |   4  |  76  |   304  ||    21   |
|  grp_fu_92 |  p1  |   4  |  80  |   320  ||    21   |
| grp_fu_150 |  p0  |   4  |   1  |    4   ||    21   |
| grp_fu_277 |  p0  |   2  |  40  |   80   ||    9    |
| grp_fu_277 |  p1  |   2  |  40  |   80   ||    9    |
| grp_fu_390 |  p0  |   3  |  76  |   228  ||    15   |
| grp_fu_390 |  p1  |   3  |  80  |   240  ||    15   |
| grp_fu_455 |  p0  |   4  |   1  |    4   ||    21   |
| grp_fu_455 |  p2  |   2  |  40  |   80   ||    9    |
| grp_fu_795 |  p0  |   4  |   1  |    4   ||    21   |
| grp_fu_795 |  p2  |   2  |  40  |   80   ||    9    |
| grp_fu_852 |  p0  |   2  |  81  |   162  ||    9    |
| grp_fu_852 |  p1  |   2  |  81  |   162  ||    9    |
|   reg_904  |  p0  |   2  |  80  |   160  ||    9    |
|   reg_930  |  p0  |   5  |  40  |   200  ||    27   |
|   reg_998  |  p0  |   4  |  81  |   324  ||    21   |
|  reg_1109  |  p0  |   4  |  81  |   324  ||    21   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  3080  || 32.6453 ||   309   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   568  |   659  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   32   |    -   |   309  |
|  Register |    -   |    -   |   346  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   32   |   914  |   968  |
+-----------+--------+--------+--------+--------+
