erasing as future Flash memories. The new Schottky 
barrier Flash cell utilizes the metallic source/drain 
with conventional charge-trapping Flash structure. 
The unique Schottky barrier at the source (or drain) 
junctions significantly promotes the amount of hot 
electrons (or holes) to provide high-efficiency 
programming (or erasing) at considerably low voltages 
without the presence of any gate vs. drain (or 
source) bias trade-off. 
The objectives of this two-year project are to 
design, fabricate, and model the multibit Schottky 
barrier charge-trapping Flash memory. Two-dimensional 
device simulations were performed to study the 
Schottky barrier cells. The numerical results serve 
as the original design for subsequent cell 
fabrication. The dependences of cell characteristics 
on the Schottky barrier and associated device 
parameters were examined numerically to design the 
reading, programming, and cell erasing operations. 
Also, analytically physical models are derived to 
predict the injected probability and gate current 
using Schottky barrier lowering models. 
Because of the unique Schottky source/drain barriers, 
the scaled Schottky barrier cells exhibit excellent 
short-channel effects and retain the nature of cell 
reading, source-side electron programming, and drain-
side hole erasing in the nanoscale regime. Preserving 
a compact architecture and a thorough CMOS process, 
the Schottky barrier multibit cell serves as a 
promising candidate for use in nonvolatile Flash 
memories. 
英文關鍵詞： Charge-Trapping Flash Memory, Schottky Barrier, 
Multibit Cell 
 
  2
二、緣由與目的 
近年來消費性電子產品的市場急速擴張，尤其是
快閃記憶體具有非揮發性存取的優勢，已成為電子產
品內不可或缺的半導體記憶體。傳統式快閃記憶體主
要是透過使用控制閘與汲極的高電壓，致使產生通道
熱電子(Channel Hot Electrons)效應，將電子注入浮動
閘中，伴隨著電子注入而造成臨界電壓的提高，完成
寫入的動作；抹除時，在基極或源極上加入一高電壓，
利用 Fowler-Nordheim 穿隧效應將儲存的電子拉出，使
臨界電壓降低，因此於不同的狀態下，選取適當的固
定的讀取電壓便可偵測到驅動電流的大小，去辨
別’’1’’和’’0’’的儲存位元訊號[1]。然而隨著摩爾定律
下的元件微縮，浮動閘式快閃記憶體的穿隧氧化層與
閘間內介電層，其厚度也因可靠度問題而無法下降[2, 
3]。而元件的短通道效應與各元件單元之間的電容耦
合效應[4]，也都限制了浮動閘式快閃記憶體的微縮。 
由於浮動閘式快閃記憶體的種種限制，因此提出
了利用能階缺陷(Trap)來捕捉載子當儲存機制的快閃
記憶體，即所謂的電荷捕捉式快閃記憶體 (Charge 
Trapping Flash)。因氮化矽中具有較多獨立的深層能階
缺陷作為補捉載子的材料，因此一般電荷捕捉式快閃
記憶體由閘極至基體的材料架構分別是矽-二氧化矽-
氮化矽-二氧化矽-矽(SONOS)，故亦稱 SONOS 型記憶
體(SONOS Memory)。SONOS 型記憶體，不僅提高了
通道控制力與可靠度，亦降低了元件單元間之電容耦
合效應，並有助於製程整合[5, 6]。基本上，SONOS
記憶體寫入操作方法與浮動閘式記憶體相近，可利用
通道熱電子效應作寫入機制，但抹除時，是利用能帶
至能帶熱電洞效應作注入機制，使捕捉層中的電洞電
子復合[7]。此外，由於介電質的電荷捕捉層為絕緣體
與半導體的浮動閘不同，它可以進行區域性的儲存電
荷，可將多位元儲存於單一記憶體元件上[8, 9]。這些
特性，讓電荷捕捉式快閃記憶體在非揮發性記憶體市
場上更帶有競爭力，成為三維(3D)非揮發性記憶體研
究發展之重點。 
對電荷捕捉式記憶體而言，其效能與捕捉層的電
荷分佈有極大的相關，根據近年來各方的研究，因為
溫度與偏壓以及缺陷性質而造成的捕捉層中的電荷側
向位移[10]，使得通道中的反轉電荷分佈改變，因而造
成臨界電壓飄移，或是造成多位元儲存失敗的缺點。
另外，當抹除動作進行時，由於寫入與抹除的基本機
制不相同，寫入電子與抹除電洞注入的位置並不有效
的疊合[11]，會導致無法有效抹除的結果。若要設計下
個世代更小的快閃記憶體元件時，由於可利用的通道
長度非常有限，且在多位元儲存的條件下，捕捉層電
荷的緊密分佈更是面對極大的挑戰。 
此計畫之研究改以蕭特基源/汲極結構之電荷捕
捉式快閃記憶體，來突破此一困境。此創新的多位元
蕭特基電荷捕捉式快閃記憶體，是以金屬矽化物取代
傳統使用離子佈植的摻雜法作為源極與汲極的結構，
如圖一所示。近似的結構已使用在金氧半電晶體元件
上[12, 13]。蕭特基金氧半元件，因擁有特殊蕭特基能
障接面，在源極附近將可形成極大的特殊電壓降，此
壓降可利用在加速導通載子，獲得更多可注入閘極方
向的熱載子[14, 15]，將不再需要很高的電壓。此計畫
研究重點首先致力於建構清楚的物理性數學模型，從
中可了解蕭特基能障如何產生更多的熱載子，以用於
快閃記憶體的寫入與抹除操作設計。其次，由於蕭特
基金氧半元件擁有特殊的雙向電流導通行為[13]，有別
於電晶體的工作，需要深入的探討此雙向導通行為對
電荷捕捉式快閃記憶體的讀取、寫入與抹除等操作模
式之影響，並有效設計蕭特基快閃記憶體以在低電壓
操作下達到快速的寫入與抹除速度。最後，在相同的
結構下，藉由分析元件的各種重要參數對記憶體特性
的影響，進而探討在奈米尺度下的記憶體元件效能。 
三、研究方法 
本計畫的主要執行目標可分為數個階段進行，首
先建立具有物理意義性的蕭特基元件的熱載子注入模
型，並與二維空間的半導體元件模擬器[16]的運算結果
作比對，以驗證其嚴謹度與正確性。並進行蕭特基電
荷捕捉式快閃記憶體之研製與探討，分析寫入抹除機
制、多位元儲存的特性。最後利用各種重要元件參數
對蕭特基快閃記憶體讀取特性之影響，將其微縮至奈
米尺度做相關微縮性討論。其研究方法與結果依次整
理如下： 
(A) 蕭特基源極側注入(Source-side Injection)模型 
此部份目的在於建構解析的蕭特基快閃記憶體特
有的源極側熱載子注入模型。模型發展之關鍵在於蕭
特基元件內表面通道的電場分佈模型分析，因此由蕭
特基金氧半元件的結構出發來求算電場分佈。 
蕭特基金氧半元件與傳統摻雜式金氧半元件不同
的地方在於，蕭特基元件之源極與通道間會形成蕭特
基能障，來自源極的導通電子必須依靠一正閘極偏壓
下所產生的電場才可降低等效的蕭特基能障，並且有
一極大的電位降於源極側，而於發生蕭特基能障穿隧
效應後，進而產生導通電流，如圖二所示。在此導通
狀況下，源極側的表面通道電場主要都是來自於閘極
與源極的電位差，因此在二維的帕松方程式(Poisson’s 
Equation)中，可以忽略來自空乏區電荷與移動載子的
貢獻： 
       2
2
2
2
2
2
x
x
x
xpnNq
y
y
a
si 


 

  
其中的 代表電位；q 是單位電子電荷量； si 是矽的
介電係數； aN 代表基板濃度；n 與 p 分別代表電子與
電洞濃度。由此方程式可以預期蕭特基能障所造成的
源極側通道電場應該都是來自閘極電壓(Vg)與汲極電
壓(Vds)所貢獻。 
為了要簡化解析來自閘極指向源極的電場，必須
  4
此我們必須使用電壓反向操作的方法，來做到相同區
域的熱電洞效應作抹除，利用順向與逆向操作的交替
使用方法，達到多位元儲存的功能。圖五也說明了交
替使用順向與逆向操作方法，和通道電位分佈所能達
到的注入機制。 
(C) 元件研製方法 
於蕭特基電荷捕捉式非揮發性記憶體之元件製程
發展上，採用具有良好閘極的控制力之環狀閘極的蕭
特基矽奈米線記憶體結構，圖六(a)與(b)是利用穿透式
與掃描式電子顯微鏡觀察所研製的元件剖面與頂視
圖，以及利用掃描式電子顯微鏡所觀察到的頂視圖。
製程上，完成奈米尺度(約 30~50 奈米)的通道厚度，在
此利用側壁式蝕刻法就可以避免使用極先進線寬的曝
光系統，並利用薄膜電晶體製程方法可架起矽奈米
線，而後沉積 O/N/O 薄膜為 4/6/10 奈米，接著包覆
N+型閘極，最後利用鎳化矽金屬完成蕭特基接面源/
汲極。 
四、結果與討論 
(A) 源極側注入的幸運熱電子模型 
圖七以圖解的方式呈現幸運熱電子的注入模型。
首先，先寫出幸運電子注入機率模型[26]的一般式為： 
   xPyPddxdy
I
I
yxP
ox
oxsb
d
g
inj    

),(  
其中的 Pox 是載子在垂直方向上被轉向的機率，Psb 為
蕭特基熱載子在水平方向上所能得到足夠能量的機
率，在 到  d 能量區間可寫成： 
  



),(
exp
),(
1
yxEyxE
yP
jj
sb 

  
此處的 為水平方向的平均自由徑， ),( yxE j 是在蕭
特基元件源極附近的二維電場分佈。可由三(A)中的結
果  'xE j 代入，如此， sbP 函數可得： 
    ][
'
dsBsimg
sb VV
xyP 
 
  
  

 

][
'exp
dsBsimg VV
x

  
圖八為數學模型與模擬分析驗證結果。可看出傳
統式電晶體的注入效率會對閘極電壓與汲極電壓有衝
突行為，而且若想達到高注入效率，必定需要更高的
操作電壓。但對蕭特基元件來說，閘極電壓是用來增
加源極側通道的電位降，以降低源極與通道間的蕭特
基能障，在操作於較低的閘極電壓時，藉由蕭特基能
障的降低使得導通穿隧電流發生，漸漸提高的閘極電
壓也確保了源極側通道內的高電場及熱電子的產生
率，以固定閘極電壓的條件分析圖中的結果，可知其
注入效率主要的差別是來自於特殊的蕭特基能障造成
的橫向電場。  
(B) 寫入與抹除特性 
圖九說明蕭特基與傳統電荷捕捉式快閃記憶體在
寫入模式下的模擬電性結果。從圖九(a)的閘極電流結
果可看出，蕭特基元件比傳統元件擁有更高的注入閘
極電流。意味著它具有較快的寫入速度，而且蕭特基
元件的閘極電流與寫入效率似乎與汲極電壓呈現很低
的相關性，即使操作在低汲極電壓下也能有很高的閘
極電流，並且沒有像傳統元件的閘極電壓與汲極電壓
之間的衝突行為。圖九(b)為寫入效率的模擬結果比
較，從中也可確定，由特殊的蕭特基能障形成的電場
比傳統元件更能有效的產生熱電子注入，圖九(c)是在
寫入模式下，兩種元件的能帶圖比較，它們在寫入機
制上是相同發生了熱電子效應，與傳統元件不同的
是，蕭特基能障會在源極與通道之間形成，並且具有
極大的電位落差在蕭特基能障上，由此能帶也可看出
熱電子產生的區域。 
在圖十的抹除模式的模擬電性比較結果中，蕭特
基元件必須將汲源極交換以逆向操作，才可以使電洞
注入在原本在順向寫入操作下注入源極附近的電子作
複合，圖十(a)首先呈現閘極電流的比較，蕭特基元件
的量值依然大於傳統式元件，且蕭特基元件產生熱電
洞的抹除機制與寫入模式的熱電子相同，而傳統式元
件是利用能帶至能帶穿隧效應產生熱電洞，由於它並
不是利用傳導載子得到能量的方式，因此閘極電流與
圖十(b)中呈現的抹除效率上沒有蕭特基元件的量值
大。圖十(c)中的價電能帶比較圖中，其橫向電場似乎
並無差別，但傳統元件的汲極端高電壓落差是提供能
帶至能帶的穿隧效應，其機制產生載子的機率遠低於
使用雙向雙極導通載子得到能量的蕭特基元件，也呈
現了蕭特基元件可低電壓操作的優勢。 
蕭特基元件雖擁有雙向雙極導通的特性，但一個
較小的蕭特基電子能障高度，卻具有一個較大的蕭特
基電洞能障高度，由於蕭特基能障高度決定著穿隧機
率與電流的變化，因此我們必須探討蕭特基能障高度
對寫入與抹除的影響。圖十一顯現出蕭特基電子能障
高度對閘極電流與寫入效率的影響，較高的電子能障
高度造成汲極電流與閘極電流的降低，但有趣的是兩
者同時的降低卻使得注入效率接近維持不變。另一方
面，圖十二呈現了蕭特基電子能障高度對閘極電洞電
流與抹除效率的影響，在此為了較方便與圖十做比
對，因此仍然是使用蕭特基電子能障高度作分析，在
圖中使用較高的蕭特基電子能障高度(較低的蕭特基
電洞能障高度)的結果無疑地會增加汲極與閘極電
流，但是卻降低了抹除效率，甚至與傳統元件的效率
相等，由此結果我們可知，熱電洞的抹除效率對於蕭
特基能障高度具有較高度的敏感性。 
由圖十一與圖十二之中所模擬的閘極電流結果
  6
電子的數量。如果不考慮傳統式元件較差的短通道效
應抑制力，縮短長度是一項能提升注入效率的方法。
對蕭特基元件來說，卻沒有因通道長度的縮減而得到
明顯的寫入電流增加。由於蕭特基元件具有源極側通
道寫入特性，即使縮短了通道長度，其源極側仍主導
了橫向加速電場的分佈的位置與空間，此結果也意味
著蕭特基元件高注入效率與汲極端的電壓呈現較低的
相關性，必然有較穩定的縮小潛力。 
圖二十一討論微縮尺寸對抹除能力的影響，其中
展現了蕭特基與傳統摻雜式記憶體元件在縮小的過程
中抹除能力的變化比較。與寫入能力類似，蕭特基元
件的抹除特性於通道長度微縮時，雖有略微提升，但
呈現與通道長度較低的相關性。其原因是蕭特基元件
在抹除的閘極電壓條件上，所導入的抹除汲極電位落
差依然是跟通道長度較無相關的，通過的電洞也被此
侷限化的電場所加速。相反的，傳統摻雜式元件是利
用能帶至能帶穿隧效應 (band-to-band tunneling hot 
holes)產生熱電洞，其通道電位分佈與長度呈現較大相
依性，造成通道長度微縮時能帶至能帶穿隧效應受到
電位分佈的影響而降低。
圖二十二比較傳統摻雜式與蕭特基記憶體元件的
短通道效應特性。將傳統式的元件縮小時，強烈的短
通道效應造成臨界電壓驟降，將造成元件無法關閉而
讀取錯誤。對於現今的技術，O/N/O 絕緣層的厚度已
經面臨瓶頸，在漏電與崩潰的限制之下，很難再降低
厚度以增加閘極控制力去控制短通道效應。然而對於
蕭特基記憶體元件來說，固有的蕭特基能障不僅提供
了源極側通道寫入特性，也使其擁有良好的短通道效
應抑制力。在低的基底濃度為 1x1017 cm-3下，將閘極
長度縮小到 65 奈米後時，臨界電壓還是呈現穩定的狀
態，沒有明顯的降低。 
而圖二十三是閘極長度為奈米與奈米的蕭
特基記憶體元件於多位元寫入儲存後的讀取電流特性
比較。由結果可觀察到，由於蕭特基能障擁有良好的
短通道效應抑制力，其汲極電流開關特性依然良好，
雖然在奈米的尺度下，次臨界擺幅上有些許的劣
化，但對臨界電壓判讀空間來說，依然還是有很大的
空間以供讀取判別。
此外，微縮到奈米以下後，蕭特基元件的儲存
電荷分佈也是一個重要的關鍵點。圖二十四討論微縮
後熱載子注入分佈區域結果。於奈米的記憶體元件
中，傳統摻雜式元件利用高電壓熱電子於汲極側將熱
電子注入，但已經無法局部的儲存到儲存層中，會分
布在極寬的區域，意味著無法達到多位元儲存的特
性。而在抹除狀態時，因使用能帶至能帶穿隧效應產
生的熱電洞注入，其電荷分佈區域也無法和熱電子注
入的區域互相匹配，代表所寫入的電荷無法有效地被
抹除。對蕭特基元件而言，特殊的源極側熱電子注入
效應，展現出比傳統摻雜式元件更緊密的注入分佈區
間，不僅在奈米尺度下依然不會使局部化儲存特性
互相影響，在抹除狀態的熱電洞注入電荷區域，比起
傳統式元件已經是改善了許多。
五、結論與建議 
此計劃完成一個創新的多位元蕭特基電荷捕捉式
快閃記憶體的元件架構，並深入探討其物理機制與多
位元操作方法。與傳統式的記憶體元件相比較下，蕭
特基元件擁有良好的短通道效應抑制力，在寫入抹除
模式時也具有較高的效率，而其熱載子電荷注入的分
佈區域也更匹配。此一多位元蕭特基電荷儲存式記憶
體能符合未來高效率與低耗能之寫入/抹除的微縮發
展趨勢，作為新世代非揮發性快閃記憶體之可行方
案。而計畫主持人將持續對蕭特基電荷儲存式記憶體
進行後續相關研究，並運用此計畫的研究成果，持續
的改善與發展。 
六、參考文獻 
[1] P. Pavan, R. Bez, P. Olivo, and E. Zanoni, “Flash Memory 
Cells - An Overview, ” Proceeding of the IEEE, vol. 85, no. 
8, pp. 1248-1271, Aug. 1997. 
[2] T. Cho, Y. -T Lee, E. -C Kim , ”A Dual-Mode NAND 
Flash Memory: 1-Gb Multilevel and High-Performance 
512-Mb Single-Level Modes,” IEEE SOLID-STATE 
CIRCUITS, vol. 36, pp. 1700-1706, 2001. 
[3] K. Naruke et al., “Stress Induced Leakage Current Limiting 
to Scale Down EEPROM Tunnel Oxide Thickness”, in 
IEDM Tech. Dig., pp. 424, 1988. 
[4] Kirk Prall, “Scaling Non-Volatile Memory Below 30nm,” 
in Proc. IEEE NVSMW, 2007, pp. 5–10. 
[5] Marvin H. White, Dennis A. Adams, and Jiankang Bu “On 
the go with SONOS” in IEEE Circuits and Devices 
Magazine, pp. 2231, 2000. 
[6] Jiankang Bu , Marvin H. White, “Design considerations in 
scaled SONOS nonvolatile memory devices” Solid-State 
Electronics, vol.45, pp. 113-120, 2001. 
[7]  E. J. Prinz, G. L. Chindalore, K. Harber, C. M. Hong, C. B. 
Li, and C. T. Swift, “An embedded 90 nm SONOS Flash 
EEPROM utilizing hot electron injection programming and 
2-sided hot hole injection erase,” in Proc. IEEE NVSMW, 
2003, pp. 56–57. 
[8] T. Sugizaki, M. Kohayashi, M. Ishidao, “Novel multi-bit 
SONOS type Flash memory using a high-k charge trapping 
layer,” in Proc. VLSI, pp. 27-28, 2003. 
[9] C. C. Yeh, et al., “PHINES: a novel low power 
program/erase, small pitch, 2-bit per cell flash memory” in 
IEDM Tech. Dig., pp.931-934, 2002. 
[10] D. Fuks, A. Kiv, Y. Roizin, M. Gutman, R. Avichail-Bibi, 
and T. Maximova, “The nature of HT Vt shift in NROM 
memory transistors,” IEEE Trans. Electron Devices, vol. 
53, no. 2, pp. 304-311, Feb. 2006. 
[11] S. S. Chung, P. Chiang, G. Chou, C. Huang, P. Chen, C. 
Chu, and C. C. Hsu, "A novel leakage current separation 
technique in a direct tunneling regime gate oxide SONOS 
memory cell," in IEDM Tech. Dig., pp. 617 - 620, 2003. 
[12] John P. Snyder, C.R. Helms, Yoshio Nishi,” Analysis of 
the Potential Distribution in the Channel Region of a 
Platinum Silicided Source/Drain Metal Oxide 
Semiconductor Field Effect Transistor,” Applied Physics 
Lett., vol. 74, no. 22, pp. 3407-3409., May 1999. 
[13] J. P. Snyder, “Overview and Status of Metal S/D 
Schottky-Barrier MOSFET Technology”, IEEE Trans. 
  8
 
Bit 1 
Metallic 
"Source" 
Metallic 
"Drain" 
Gate
Top Oxide 
Charge Trapping Layer 
Bottom Oxide 
Vg Vd Vs 
(Vg = 9V, Vd = 3V) (Vg = 9V, Vs = 3V) 
Bit 1 Program: Bit 2 Program: 
Bit 1 Reverse Erase: 
(Vg = -7V, Vs = 3V) (Vg = -7V, Vd = 3V) 
Bit 2 Reverse Erase: 
source-side hot electrons 
Bit 2
drain-side hot holes 
source 
drain source 
drain
source 
drain source 
drain
 
圖五、多位元蕭特基電荷捕捉式快閃記憶體之寫入與
抹除的電壓操作條件與其熱載子發生區域示意圖，及
其相對應的能帶圖。 
 
 
(a) (b) 
N+ poly gate 
Si nanowire 
Gate 
Source Drain 
 
圖六、蕭特基電荷捕捉式快閃記憶體元件結構圖。(a) 
穿透式電子顯微鏡之元件剖面圖。(b)掃描式電子顯微
鏡之頂視圖。 
 
ox
 
Ec 
Ev 
Substrate Oxide  Gate 
x 
K.E. 
PSb(y): gains enough 
energy from source-side 
lateral field 
(in y direction) 
Pox(x): turns 
vertically to 
surmount oxide 
barrier  
y 
 
圖七、蕭特基元件的垂直方向能帶圖與蕭特基幸運熱
電子模型的各項機率圖解說明。 
0 1 2 3 4 5 6 7 8 9
10-10
10-9
10-8
10-7
10-6
10-5
10-4
10-3
10-2
10-1
In
je
ct
ed
 P
ro
ba
bi
lit
y
Gate Voltage (V)
 
Vds = 2V, Na = 1x1017 cm-3
Symbol: Simulation
Line: Model 
Conventional 
(Simulation)  
Schottky Barrier 
Black: 0.4eV 
Gray: 0.2eV 
High Gate Voltage Low Gate Voltage 
 
圖八、蕭特基快閃記憶體的注入機率模型與模擬驗證。 
 
0 1 2 3 4 5 6 7 8 9
10-14
10-12
10-10
10-8
10-6
10-4
G
at
e 
C
ur
re
nt
 (A
/m
)
Gate Voltage (V)
0 1 2 3 4 5 6 7 8 9
10-8
10-7
10-6
10-5
10-4
10-3
10-2
10-1
 
 
Pr
og
ra
m
m
in
g 
Ef
fic
ie
nc
y,
 I g
/I d
 
Symbol: Conventional (CHE)
Vd = 2V
Vd = 3V
Vd = 4V
Vd = 5V
Vd = 2V
Vd = 3~5 V
Vd = 2V 
Vd = 3V 
Vd = 4V 
Vd = 5V 
Vd = 2V 
Vd = 3~5 V 
Line: Schottky Barrier
(a) (b) 
 
 Conventional (CHE) Schottky Barrier 
(c)
Vg = 1V ~ 9V (step 2V)
Vg = 1V ~ 9V (step 2V) 
Source
Drain 
Source 
Drain
Drain-side Programming Source-side Programming 
 
圖九、蕭特基與傳統電荷捕捉式記憶體寫入電性比
較，(a)閘極電流圖，(b)寫入效率圖，(c)導通能帶圖。 
 
-7 -6 -5 -4 -3 -2 -1 0
10-19
10-17
10-15
10-13
10-11
10-9
 
G
at
e 
C
ur
re
nt
 (A
/m
)
Gate Voltage (V)
-7 -6 -5 -4 -3 -2 -1 0
10-14
10-12
10-10
10-8
10-6
10-4
 
E
ra
sin
g 
E
ffi
ci
en
cy
, I
g/I
d
  
Rhomb: |Vds| = 5V 
Triangle: |Vds| = 4V 
Circle: |Vds| = 3V 
Square: |Vds| = 2V 
Solid: Schottky Barrier 
Open: Conventional (BBHH) 
3V 
2V 
4V
5V5V 
4V 
3V 
2V 
2V ~ 5V  
(Step = 1V) 
(a) (b) 
 
 Conventional (BBHH)Schottky Barrier 
(c)
Vg = -7V ~ -1V (step 2V) Vg = -1V ~ -7V (step 2V)
Source 
Drain
Drain-side ErasingReverse Drain-side Erasing 
Drain
 
圖十、蕭特基與傳統電荷捕捉式快閃記憶體抹除電性
比較，(a)閘極電流圖，(b)抹除效率圖，(c)導通能帶圖。 
  10
 
0 1 2 3 4 5
10-10
10-9
10-8
10-7
10-6
10-5
10-4
10-3
D
ra
in
 C
ur
re
nt
 (A
/m
)
 Gate Voltage (V)
  
 
 
Vds = 1V 
Square: 5x1016 cm-3 
Triangle: 1x1017 cm-3 
Diamond: 2x1017 cm-3 
Programming
Window 
Vread 
Bit 1 Bit 2 
Forward 
Reverse 
Forward
Reverse 
 
圖十七、不同的基底濃度對多位元蕭特基電荷捕捉式
快閃記憶體之汲極讀取電流的影響。 
0 1 2 3
10-10
10-9
10-8
10-7
10-6
10-5
10-4
10-3
D
ra
in
 C
ur
re
nt
 (A
/m
)
 Gate Voltage (V)
 
 
Diamond: Vds = 2V 
Triangle: Vds = 1V 
Square: Vds = 0.5V 
Programming 
Window 
Vread Forward
Reverse 
Vb = 0V 
Bit 1 Bit 2 
Forward 
Reverse 
 
圖十八、不同的汲極讀取電壓對多位元蕭特基電荷捕
捉式快閃記憶體之汲極讀取電流的影響。 
0 1 2 3
10-10
10-9
10-8
10-7
10-6
10-5
10-4
10-3
 D
ra
in
 C
ur
re
nt
 (A
/m
)
 Gate Voltage (V)
 
 
Square: Vb = 0V 
Triangle: Vb = -1V 
Diamond: Vb = -2V
Programming 
Window 
Vread Forward
Reverse 
Vds = 1.0V 
Bit 1 Bit 2 
Forward 
Reverse 
 
圖十九、不同的基底電壓對多位元蕭特基電荷捕捉式
快閃記憶體之汲極讀取電流的影響。 
 
0 1 2 3 4 5 6 7 8 9
10-16
10-14
10-12
10-10
10-8
10-6
10-4
Gate Voltage (V)
G
at
e 
C
ur
re
nt
  (
A
/m
)
 
0 1 2 3 4 5 6 7 8 9
10-16
10-14
10-12
10-10
10-8
10-6
10-4
  
Conventional 
Na = 1x1018 cm-3 
Schottky Barrier 
Na = 1x1017 cm-3 
L = 250, 130, 65 nm 
L = 65nm 
L = 130nm 
L = 250nm 
Vds = 2V 
 
圖二十、在寫入模式時，不同的元件閘極長度對蕭特
基電荷捕捉式快閃記憶體之閘極寫入電流的影響。 
-7 -6 -5 -4 -3 -2 -1 0
10-26
10-24
10-22
10-20
10-18
10-16
10-14
10-12
Gate Voltage (V)
-7 -6 -5 -4 -3 -2 -1 0
10-26
10-24
10-22
10-20
10-18
10-16
10-14
10-12
G
at
e 
C
ur
re
nt
  (
A
/m
)
 
Conventional
Na= 1x1018 cm-3 
Schottky Barrier
Na= 1x1017 cm-3 
L = 250, 130, 65 nm 
L = 65nm 
L = 130nm
L = 250nm 
dsV = 2V
 
圖二十一、在抹除模式時，不同的閘極長度對蕭特基
電荷捕捉式快閃記憶體之閘極抹除電流的影響。 
0 100 200 300 400 500
1.5
1.0
0.5
0.0
-0.5
 T
hr
es
ho
ld
 V
ol
ta
ge
 R
ol
l-o
ff 
(V
)
 Channel Length (nm)
 
 
 
Vds = 1V 
▲: Conventional SONOS, 1x1018 cm-3 
△: Conventional SONOS, 1x1017 cm-3 
■: Schottky Barrier, 1x1017 cm-3 
Xj = 50nm, O/N/O = 5/6/7 nm 
 
圖二十二、蕭特基與傳統摻雜式記憶體元件的短通道
效應比較。 
 
0 1 2 3 4
10-10
10-9
10-8
10-7
10-6
10-5
10-4
10-3
D
ra
in
 C
ur
re
nt
 (A
/m
)
Gate Voltage (V)
 
 
Na = 1x1017 cm-3 
Square: 250nm 
Triangle: 65nm 
Programming 
Window 
Vread 
Reverse
Forward 
Vds = 1V
Bit 1 Bit 2
Forward
Reverse
 
圖二十三、在讀取模式時，不同的閘極長度對多位元
蕭特基電荷捕捉式記憶體之汲極讀取電流的影響。 
1
2
3
1
2
3
 
 
In
je
ct
ed
 C
ur
re
nt
 D
en
sit
y 
(A
/c
m
2 )
-10 0 10 20 30 40 50 60 70
-3
-2
-1
0
-3
-2
-1
0
 
1
2
3
1
2
3
 
 
-3
-2
-1
0
-3
-2
-1
0
Distance to Source (nm)
 
Na = 1x1018 cm-3
Vd = 2V Vs = 2V Electron (x 10-8) 
Hole (x 10-17) 
Vg = 9V (Program), -7V (Erase) 
Conventional 
CHE
BBHH
(a)
Na = 1x1017 cm-3
Vd = 2VVs = 2V
Electron (x 10-7) 
Hole (x 10-16) 
Vg = 9V (Program), -7V (Erase) 
Schottky Barrier 
(b)
 
圖二十四、閘極長度為 65 奈米尺度時，熱電子與熱電
洞的通道注入分布圖。 
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 59, NO. 6, JUNE 2012 1599
Reading Operation and Cell Scalability of
Nonvolatile Schottky barrier Multibit
Charge-Trapping Memory Cells
Chun-Hsing Shih, Ji-Ting Liang, and Yan-Xiang Luo
Abstract—Using unique ambipolar conduction, a Schottky bar-
rier multibit cell can be programmed using source-side electron
injection and can be erased reversely using drain-side hole com-
pensation. This paper numerically discusses the particular reading
operation and cell scalability of the Schottky barrier multibit cell
resulting from the presence of Schottky source/drain barriers.
Forward and reverse reading schemes were examined to deter-
mine the multibit-cell state. Critical cell factors, such as channel
length, Schottky barrier height, and electrode voltage, were exam-
ined to select appropriate structural parameters and operational
conditions. Because of the unique Schottky source/drain barriers,
the scaled Schottky barrier cell exhibits excellent short-channel
immunity and retains the nature of cell reading, source-side pro-
gramming, and drain-side erasing in a nanoscale regime. Pre-
serving a compact stack-gate architecture and a thorough CMOS
process, the Schottky barrier multibit cell serves as a promising
candidate for use in nonvolatile embedded and commodity mem-
ory devices.
Index Terms—Ambipolar conduction, charge-trapping Flash,
multibit cell, nonvolatile memory, Schottky barrier.
I. INTRODUCTION
NONVOLATILE charge-trapping memory has gained con-siderable attention because conventional floating-gate
cells are hindered by fluctuating of storing charges, complex-
ity of the fabrication process, and interference of neighbor-
ing cells [1]–[3]. A silicon–oxide–nitride–oxide–silicon-type
(SONOS) structure, using a sandwiched nitride film as a charge
storage layer, has served as the standard charge-trapping cell
architecture for the past ten years. However, minimizing the
charge-trapping SONOS cells is also imposed by the need of
high-voltage operations in channel hot-electron (CHE) pro-
gramming and band-to-band hot-hole (BBHH) erasing [4], [5].
The dispersed and uncompensated carrier distributions lead to
Manuscript received March 27, 2011; revised January 20, 2012 and
February 29, 2012; accepted February 29, 2012. Date of publication April 18,
2012; date of current version May 23, 2012. This work was supported by the
National Science Council of Taiwan. The review of this paper was arranged by
Editor D. Esseni.
C.-H. Shih is with the Department of Electrical Engineering, National Chi
Nan University, Nantou 54561, Taiwan (e-mail: shihch@ncnu.edu.tw).
J.-T. Liang is with the Taiwan Semiconductor Manufacturing Company,
Hsinchu 30013, Taiwan.
Y.-X. Luo is with the Department of Electrical Engineering, National Chi
Nan University, Nantou 54561, Taiwan, and also with the Institute of Electron-
ics Engineering, National Tsing Hua University, Hsinchu 30013, Taiwan.
Color versions of one or more of the figures in this paper are available online
at http://ieeexplore.ieee.org.
Digital Object Identifier 10.1109/TED.2012.2190514
the bit interference and threshold-voltage instability in multibit-
cell applications [6], [7].
To preserve compact stack-gate SONOS cell architectures,
a previous study on innovative low-voltage programming and
erasing proposed a metallic source/drain Schottky barrier cell
as an attractive approach to the successful extension of multibit
charge-trapping memory [8]. Using particular ambipolar
conduction of Schottky barrier devices [9], [10], the Schottky
barrier cell is programmed using source-side electron injection
and erased reversely using drain-side hole compensation. The
Schottky barrier cell has demonstrated efficient low-voltage
programming and erasing, exhibiting tight compensated carrier
distributions [8]. However, because the metallic Schottky
barriers are formed at source/drain regions, the Schottky barrier
cell presents distinguishing current–voltage characteristics
that vary from those of conventional SONOS cells. Complete
discussion on reading operations and cell scalability is crucially
required because those parts are not considered in our previous
studies [8].
In conventional SONOS memory cells, the locally pro-
grammed charges tailored channel potential distribution to shift
the threshold voltage of memory cells. The reverse reading
scheme [2] is widely used in multibit cells to detect the state of
one localized bit by screening the presence of the other. Usually,
the localized charges alter the surface potential distribution
to degrade the subthreshold swing of cell devices [11], [12]
and thus influence the sensing stability of cell states, which is
known as the “second-bit effect” [13]. In Schottky barriers cells,
the physics of reading operations become intricate because of
the coupling of localized charges and Schottky barrier lower-
ing. Because the effective Schottky barrier height controls the
carrier transport in the Schottky barrier device [9], it requires
intensive investigation of the localized programming charges
in determining ON–OFF switching in Schottky barrier cells.
Furthermore, the short-channel effect and cell scalability in
Schottky barrier cells must be concurrently considered with
reading operation, as well as with programming and erasing,
before the proposed Schottky barrier cell is employed in future
nonvolatile memory devices.
This paper discusses the reading operations in the Schottky
barrier multibit charge-trapping memory cell and then explores
the cell scalability of the Schottky barrier cell in nanoscale
regimes. Two-dimensional device simulations [14] are per-
formed to examine the reading, programming, and erasing of
memory cells incorporated with appropriate physical models.
0018-9383/$31.00 © 2012 IEEE
SHIH et al.: OPERATION AND CELL SCALABILITY OF SCHOTTKY BARRIER MEMORY CELLS 1601
Fig. 2. Two-bit programming, erasing, and reading schemes of the Schottky
barrier charge-trapping cell.
bias with a positive “source” (reverse drain) voltage to produce
hot-hole generations for performing the reverse erasing. The
roles of the source and drain during erasing are switched to
ensure the localized storage of the programmed/erased bit 1.
As for the bit 2 on the right-hand side, the Schottky barrier cell
is again programmed using the source-side hot electrons. The
programmed bit-2 cell is then erased using reverse drain-side
hot holes. The roles of the source and drain are again exchanged
against the bit-1 operations.
B. Reading Scheme of Multibit Cell
The selected region of electron current used for multibit-
cell reading in the Schottky barrier cell is presented in Fig. 1.
This selection is based on a normally high electron current and
an n-channel array periphery. The forward and reverse read-
ing schemes adopted for the two-bit Schottky barrier charge-
trapping cell are illustrated in Fig. 2. Although the reading
scheme is the same as that in a conventional SONOS cell,
the reading operation mechanism is intricate in the Schottky
barrier cells because of the coupling of localized charges and
Schottky barrier lowering. Here, to quantify the effect of local-
ized charges on lowering the Schottky barrier, a characteristic
length of localized charges is used to represent the effective
charge distribution in the Schottky barrier cell. In programming
and erasing operations, the narrow distribution of injected carri-
ers is observed close to the source or drain edge in the Schottky
barrier cell [8]. Thus, a characteristic 20-nm-long uniform
concentration of 2 × 1019 cm−3 charges are employed at the
source or drain edge to study the intrinsic characteristics of
the reading operation in the conventional and Schottky barrier
charge-trapping cells. Because the Schottky barrier cell has a
more narrow distribution than that in the conventional CHE-
programmed cell [8], this selection favors the conventional
cell. However, to focus on the inherent behavior of barrier
coupling between the Schottky barrier and the conventional
cells, unifying the charge profile is necessary to explore the
more critical factors during reading operations. Regarding the
charge density level, the charge density of 2 × 1019 cm−3 is
Fig. 3. Characteristics of forward and reverse readings in (a) Schottky barrier
cell and (b) conventional cell.
assumed to shift the threshold voltage of the SONOS cells to
approximately one volt after cell programming.
The current–voltage curves of programmed multibit Schottky
barrier cells during forward and reverse readings are shown
in Fig. 3(a), whereas the results of conventional cells for
comparison are shown in Fig. 3(b). In this example, the same
localized charges are used in both Schottky barrier and conven-
tional SONOS cells. Notably, the variations in current–voltage
curves between “forward read” and “reverse read” represent
the programming window. The Schottky barrier cell can have
a mildly improved programming window, as compared with
that in the conventional SONOS cell. Interestingly, the reverse
reading in the Schottky barrier cell exhibits excellent screening
from the local storage charges, whereas the reverse reading
in the conventional cell suffers from an apparent distortion of
threshold-voltage shift, implying that the associated Schottky
barrier thoroughly controls the ON–OFF switching of reading
current in the Schottky barrier cell. Therefore, the reverse
reading scheme [2] can be utilized in the proposed multibit
Schottky barrier cells with an improved second-bit effect. The
energy-band diagrams of the Schottky barrier and conventional
SONOS cells along the silicon surface during forward and
reverse readings are compared in Fig. 4. In the Schottky barrier
cell, the diagram of the bit-1 reverse reading cell is almost
identical to that of the nonprogrammed cell around the “source”
region. The localized charges on the opposite source/drain side
negligibly influence the Schottky barrier lowering, as well as
the resulting reading current. The mild second-bit effect caused
by the unique Schottky barrier is beneficial to multibit-cell
operations of the proposed Schottky barrier cell. Regarding
the conventional cell, the diagram of the bit-1 reverse reading
cell also looks similar to that of the nonprogrammed cell
around the ”source” region. However, a distortion of the entire
energy-band diagram along the silicon channel is observed in
the conventional cell. Because the ON–OFF transition is deter-
mined by the whole channel barrier distribution in conventional
device, the second bit effect is relatively pronounced in the
conventional cell.
Although the Schottky barrier cell can exhibit a favorable
characteristic of cell reading, key cell parameters must be
examined intensively to optimize the reading operation of the
SHIH et al.: OPERATION AND CELL SCALABILITY OF SCHOTTKY BARRIER MEMORY CELLS 1603
Fig. 7. Reading current in Schottky barrier cells with various substrate
concentrations.
Schottky barrier in having a more abrupt ON–OFF switching of
electron reading current. Notably, the reading current and the
programming window in Schottky barrier cells depend mildly
on the variations of various back voltages. Thus, applying a
back voltage in Schottky barrier cells is not necessary during
normal cell reading.
In conventionally doped source/drain cells, the selection
of substrate concentration is attributed to both the threshold-
voltage level and short-channel immunity. However, the con-
sideration of substrate concentration in Schottky barrier cells is
different from that in conventional SONOS cells. The results
of the reading current in Schottky barrier cells with various
substrate concentrations are illustrated in Fig. 7. An increase
in substrate concentration leads to a considerable shift in drain
current and threshold voltage of cell devices. A noticeably
wide programming window can be achieved by choosing a
relatively high substrate concentration. Notably, the substrate
concentrations in Schottky barrier cell devices play a vital role
in determining threshold voltage and reading current during
reading operations. Because the Schottky barrier cell demon-
strates excellent immunity against the short-channel effect,
the substrate concentration can be defined solely to optimize
reading characteristics in Schottky barrier cells.
IV. CELL SCALABILITY
Minimizing the channel length is a critical approach to
improving the performance of traditional nonvolatile memory
cells. This section presents the impact of channel-length scaling
on cell characteristics in multibit Schottky barrier cells, includ-
ing programming, erasing, and reading operations. Because the
conventionally doped source/drain SONOS cells are hindered
by a severe short-channel effect, a uniformly heavy concentra-
tion of 1 × 1018 cm−3 is used in conventional cells, whereas
a uniformly light substrate of 1 × 1017 cm−3 is retained in
Schottky barrier cells.
A. Programming and Erasing
Fig. 8 depicts the results of the injected gate current with
various channel lengths for Schottky barrier cells where the
Fig. 8. Programming gate current in conventional CHE and Schottky barrier
cells with various channel lengths.
CHE programming was adopted in conventional cells for com-
parison. In conventional SONOS cells, a short-channel cell
corresponds to a high programming gate current. The enhanced
gate current is caused partly by an increased driving current. For
the greater part, the improvement of gate current is attributed
to enhanced injection efficiency. A shorter channel cell helps to
produce a stronger lateral field for hot-electron generations. Re-
gardless of the poor short-channel effect found in conventional
SONOS cells, scaling of channel length serves a major method
to improve CHE programming. In Schottky barrier cells, en-
hancing the injected gate current depends mildly on minimizing
the channel length. Because of the unique Schottky barrier, the
abruptness of source-side potential distribution and associated
lateral electric field constitute a weak function of channel
length. The continued scaling of channel length is not required
for the boost of programming characteristics in Schottky barrier
SONOS cells. Importantly, the nature of low-voltage source-
side electron programming is retained in the scaled Schottky
barrier cells, indicating that the Schottky barrier cell exhibits
excellent scalability in source-side programming against the
proximity of the drain electrode.
Fig. 9 presents the erasing gate current of Schottky barrier
cells where the BBHH erasing current of conventional cells
is shown for comparison. The scaling of channel length helps
to enhance the erasing gate current in Schottky barrier cells;
however, the variations in the injected gate current depend
weakly on the scaling of channel length. Because of the pres-
ence of the Schottky drain barrier, the drain-side lateral electric
field is a mild function of channel length. The scaling of
channel length is not a key approach to improving the erasing
characteristics in Schottky barrier cells. Notably, the nature
of low-voltage drain-side hole erasing is preserved from cell-
length scaling. The strong electrical field is still located around
the reverse drain-side region in Schottky barrier cells to ensure
the charge compensation between programming and erasing.
By contrast, for the BBHH erasing in conventional SONOS
cells, after the valence-band electrons tunnel into the conduc-
tion band, the holes left in the valence band are accelerated
by a lateral field. The variations in channel length alter the
distribution of the lateral electric field and the amounts of
SHIH et al.: OPERATION AND CELL SCALABILITY OF SCHOTTKY BARRIER MEMORY CELLS 1605
Fig. 12. Distributions of injected electron and hole carriers in 65-nm memory
cells: (a) conventional SONOS cell and (b) Schottky barrier cell.
matched distribution of electron and hole injections because the
injection probability is an exponential function of an electric
field. Importantly, the matching of source-side programming
and drain-side erasing is retained as the cell is scaled down.
This narrowed and matched distribution helps to prevent from
lateral migration and makes the Schottky barrier cell promising
in multibit-cell applications.
V. CONCLUSION
This paper has numerically examined the reading operation
and cell scalability of multibit Schottky barrier charge-trapping
cells. The multibit Schottky barrier cell can be accessed using
conventional forward and reverse reading schemes with an
improved second-bit effect. Unlike conventional SONOS cells,
scaled Schottky barrier cells exhibit excellent short-channel
immunity and have tight and matched distributions of injected
electron and hole carriers. Because of the unique Schottky
source/drain barrier, the nature of cell reading, source-side
programming, and drain-side erasing can be retained when
memory cells are scaled down. Preserving the compact stack-
gate architecture and complete CMOS process, the multibit
Schottky barrier charge-trapping cell serves as a promising
candidate in nonvolatile memory devices.
ACKNOWLEDGMENT
The authors would like to thank the National Center for
High-Performance Computing for the computer time and
facilities.
REFERENCES
[1] ITRS, International Technology Roadmap for Semiconductors, 2007.
[2] B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, and D. Finzi, “NROM:
A novel localized trapping, 2-Bit nonvolatile memory cell,” IEEE
Electron Device Lett., vol. 21, no. 11, pp. 543–545, Nov. 2000.
[3] G. Molas, D. Deleruyelle, B. De Salvo, G. Ghibaudo, M. Gely,
S. Jacob, D. Lafond, and S. Deleonibus, “Impact of few electron phe-
nomena on floating-gate memory reliability,” in IEDM Tech. Dig., 2004,
pp. 877–880.
[4] M. K. Cho and D. K. Kim, “High performance SONOS memory cells free
of drain turn-on and over-erase: Compatibility issue with current flash
technology,” IEEE Electron Device Lett., vol. 21, no. 8, pp. 399–401,
Aug. 2000.
[5] E. J. Prinz, G. L. Chindalore, K. Harber, C. M. Hong, C. B. Li, and
C. T. Swift, “An embedded 90 nm SONOS Flash EEPROM utilizing hot
electron injection programming and 2-sided hot hole injection erase,” in
Proc. IEEE NVSMW, 2003, pp. 56–57.
[6] A. Datta, P. Bharath Kumar, and S. Mahapatra, “Dual-Bit/Cell SONOS
Flash EEPROMs: impact of channel engineering on programming speed
and bit coupling effect,” IEEE Electron Device Lett., vol. 28, no. 5,
pp. 446–448, May 2007.
[7] E. Lusky, Y. Shacham-Diamand, I. Bloom, and B. Eitan, “Electrons
retention model for localized charge in oxide–nitride–oxide (ONO) di-
electric,” IEEE Electron Device Lett., vol. 23, no. 9, pp. 556–558,
Sep. 2002.
[8] C.-H. Shih and J.-T. Liang, “Nonvolatile Schottky barrier multibit cell
with source-side injected programming and reverse drain-side hole
erasing,” IEEE Trans. Electron Devices, vol. 57, no. 8, pp. 1774–1780,
Aug. 2010.
[9] J. M. Larson and J. P. Snyder, “Overview and status of metal S/D Schottky
barrier MOSFET technology,” IEEE Trans. Electron Devices, vol. 53,
no. 5, pp. 1048–1058, May 2006.
[10] C.-H. Shih and S.-P. Yeh, “Device considerations and design opti-
mizations of dopant segregated Schottky barrier MOSFETs,” Semi-
cond. Sci. Technol., vol. 23, no. 12, pp. 125033-1–125033-10,
Dec. 2008.
[11] L. Larcher, G. Verzellesi, P. Pavan, E. Lusky, I. Bloom, and B. Eitan,
“Impact of programming charge distribution on threshold voltage and sub-
threshold slope of NROM memory cells,” IEEE Trans. Electron Devices,
vol. 49, no. 11, pp. 1939–1946, Nov. 2002.
[12] P. B. Kumar, P. R. Nair, R. Sharma, S. Kamohara, and S. Mahapatra,
“Lateral profiling of trapped charge in SONOS Flash EEPROMs pro-
grammed using CHE injection,” IEEE Trans. Electron Devices, vol. 53,
no. 4, pp. 698–705, Apr. 2006.
[13] H.-T. Lue, T.-H. Hsu, M.-T. Wu, K.-Y. Hsieh, R. Liu, and
C.-Y. Lu, “Studies of reverse read method and second-bit effect
of 2-bit/cell nitride-trapping device by quasi-two-dimensional model,”
IEEE Trans. Electron Devices, vol. 53, no. 1, pp. 119–125,
Jan. 2006.
[14] Synopsys MEDICI User’s Manual, Synopsys Inc., Mountain View, CA,
2010.
[15] K. Matsuzawa, K. Uchida, and A. Nishiyama, “A unified simulation of
Schottky and ohmic contacts,” IEEE Trans. Electron Devices, vol. 47,
no. 1, pp. 103–108, Jan. 2000.
[16] M. Ieong, P. M. Solomon, S. E. Laux, H. P. Wong, and
D. Chidambarrao, “Comparison of raised and Schottky source/drain
MOSFETs using a novel tunneling contact model,” in IEDM Tech. Dig.,
1998, pp. 733–736.
[17] J. M. Andrews and M. P. Lepselter, “Reverse current–voltage character-
istics of metal-silicide Schottky diodes,” Solid State Electron., vol. 13,
no. 7, pp. 1011–1023, Jul. 1970.
[18] S. Xiong, T. J. King, and J. Bokor, “A comparison study of sym-
metric ultrathin-body double-gate devices with metal source/drain and
doped source/drain,” IEEE Trans. Electron Devices, vol. 52, no. 8,
pp. 1859–1867, Aug. 2005.
[19] T. Y. Chan, P.-K. Ko, and C. Hu, “A simple method to charac-
terize substrate current in MOSFETs,” IEEE Electron Device Lett.,
vol. EDL-5, no. 12, pp. 505–507, Dec. 1984.
[20] S. Tam, P.-K. Ko, and C. Hu, “Lucky-electron model of channel
hot electron injection in MOSFETs,” IEEE Trans. Electron Devices,
vol. ED-31, no. 9, pp. 1116–1125, Sep. 1984.
[21] K. Hasnat, C.-F. Yeap, S. Jallepalli, W.-K. Shih, S. A. Hareland,
V. M. Agostinelli, Jr., A. F. Tasch, Jr., and C. M. Maziar, “A pseudo-
lucky electron model for simulation of electron gate current in submicron
MOSFETs,” IEEE Trans. Electron Devices, vol. 43, no. 8, pp. 1264–1273,
Aug. 1996.
[22] Y. Igura, H. Matsuoka, and E. Takeda, “New device degradation due to
‘cold’ carriers created by band-to-band tunneling,” IEEE Electron Device
Lett., vol. 10, no. 5, pp. 227–229, May 1989.
[23] L. Selmi, E. Sangiorgi, R. Bez, and B. Ricco, “Measurement of the hot
hole injection probability from Si into SiO2 in p-MOSFETs,” in IEDM
Tech. Dig., 1993, pp. 333–336.
[24] K. Uchida, K. Matsuzawa, J. Koga, S. Takagi, and A. Toriumi,
“Enhancement of hot-electron generation rate in Schottky source
metal-oxide-semiconductor field-effect transistors,” Appl. Phys. Lett.,
vol. 76, no. 26, pp. 3992–3994, Jun. 2000.
IEEE ELECTRON DEVICE LETTERS, VOL. 32, NO. 10, OCTOBER 2011 1331
A Source-Side Injection Lucky Electron Model
for Schottky Barrier
Metal–Oxide–Semiconductor Devices
Chun-Hsing Shih, Ji-Ting Liang, Jhong-Sheng Wang, and Nguyen Dang Chien
Abstract—This letter explores source-side injection in
Schottky barrier metal–oxide–semiconductor (MOS) devices.
Unlike drain-side injection in conventional MOS devices, a
source-side lucky electron model predicts the specific source-side
injection in Schottky barrier MOS devices. The source-side
electric field is derived from the solutions of 2-D Poisson’s
equations. The conformal-mapping method is used to estimate the
gate electrode contribution to determine the source-side injected
probability. 2-D device simulations confirm the agreements
between the analytical models and the numerical results. This
study provides a physical understanding of enhanced source-side
injection in new Schottky barrier nonvolatile memory.
Index Terms—Lucky electron model, metal–oxide–
semiconductor (MOS), Schottky barrier, source-side injection.
I. INTRODUCTION
S CHOTTKY barrier metal–oxide–semiconductor (MOS)devices have the potential to replace doped counterparts
in future CMOS technologies. A metallic source–drain offers
minimized parasitic resistance without needing doped shallow
junctions [1] and exhibits excellent immunity against short-
channel effects [2]. Because the Schottky source barrier can
significantly enhance hot-carrier generation to enable a large
gate current at a relatively low voltage [3], it was proposed for
source-side injection programming in nonvolatile memory [4],
[5]. The CMOS applications of Schottky barrier Flash memory
have been implemented successfully [6]–[9], whereas unique
injection and enhanced programming were experimentally con-
firmed. However, practical knowledge of source-side injection
Schottky barrier devices remains inadequate.
The traditional lucky electron model [10], [11] provides a
useful method for exploring the injected probability in conven-
tional MOS devices; however, it fails to estimate the source-
side injection in Schottky barrier devices due to the unknown
electric field associated with a Schottky source barrier. The
key challenge is to estimate the gate-controlled field around
the Schottky source barrier accurately. This study proposes
a source-side lucky electron model to elucidate the source-
Manuscript received June 7, 2011; accepted July 11, 2011. Date of publica-
tion August 29, 2011; date of current version September 28, 2011. The review
of this letter was arranged by Editor M. Ostling.
C.-H. Shih and N. D. Chien are with the Department of Electrical Engi-
neering, National Chi Nan University, Nantou 54561, Taiwan (e-mail: shihch@
ncnu.edu.tw).
J.-T. Liang is with Taiwan Semiconductor Manufacturing Company, Hsinchu
30013, Taiwan.
J.-S. Wang is with United Microelectronics Corporation, Hsinchu 30013,
Taiwan.
Color versions of one or more of the figures in this letter are available online
at http://ieeexplore.ieee.org.
Digital Object Identifier 10.1109/LED.2011.2162577
Fig. 1. Schematic views of (a) conventional doped and (b) Schottky barrier
p-substrate MOS devices around a source-side silicon surface. The unique
rounded gate field occurs at the source-side surface in Schottky barrier MOS
devices. Away from the Schottky source corner, the vertical field pattern in the
inversion channel is the same as that of conventional MOS devices.
side injection in Schottky barrier devices using the solutions
of 2-D Poisson’s equations. The conformal-mapping method
[12] is used to estimate the contribution of a gate-controlled
field in determining source-side injection probability. Section II
details the source-side electric field derived from 2-D Poisson’s
equations, whereas Section III presents the source-side lucky
electron model in Schottky barrier devices. Results of the ana-
lytical models are confirmed using 2-D device simulations [13].
II. GATE-CONTROLLED ELECTRIC FIELD
A. Two-Dimensional Poisson’s Equation
Fig. 1 compares the schematic views of (a) conventional
doped and (b) Schottky barrier p-substrate MOS devices around
a source-side silicon surface. Under positive gate voltages,
the strong gate field lowers the Schottky barrier to produce a
thin tunneling path in Schottky barrier MOS devices. Unlike
conventional n+ doped devices, the tunneling path and the
associated Schottky barrier are only located at the silicon
surface. The applied gate voltages dominate the lowering of the
Schottky barrier. Under these circumstances, the strong electric
field around the source-side silicon surface is primarily from
the gate electrode, whereas contributions from mobile carriers
and depletion ions are negligible. Therefore, in the area closest
to the source-side silicon surface, the 2-D Poisson’s equation
can be replaced with a Laplace’s equation given by
∂ψ2(y)
∂y2
=
q
εsi
(Na + n− p)− ∂ψ
2(x)
∂x2
≈ −∂ψ
2(x)
∂x2
(1)
where ψ is the electrostatic potential; q is the electron charge;
εsi is the dielectric permittivity of silicon; Na is the substrate
concentration; and n and p are the electron and hole concentra-
tions, respectively. This implies that the source-side gate field
0741-3106/$26.00 © 2011 IEEE
SHIH et al.: SOURCE-SIDE LUCKY ELECTRON MODEL FOR SCHOTTKY BARRIER MOS DEVICE 1333
Fig. 3. Energy-band diagram and process probability for a hot channel carrier
injected into the gate.
Fig. 4. Results of the injected probabilities in the conventional and Schottky
barrier MOS devices (gate dielectrics O/N/O = 5/6/7 nm and channel length =
250 nm).
PSb is the lateral probability of gaining enough kinetic energy
between ε and ε+ dε and is written as
PSb(y) =
1
λEj(x, y)
· exp
[
− ε
λEj(x, y)
]
(15)
where λ is the lateral mean free path; and Ej(x, y) is the electric
field around the Schottky source barrier. Notably, the vertical
probability remains the same, whereas the lateral probability is
identified by the presence of a Schottky barrier. Using (11), the
source-side injection probability can be expressed as
PSb =
x′ · α
λ [Vg − (φm − χsi) + φB + Vds]
· exp
{
− x
′ · ε
λ [Vg − (φm − χsi) + φB + Vds]
}
. (16)
B. Results and Discussion
In Schottky barrier devices, the probability Pox represents
the source-side hot carriers vertically turned to surmount the
oxide barrier without sacrificing considerable kinetic energy.
The probability PSb means the source-side hot carriers gain
enough energy laterally to pass over the oxide into the gate.
Fig. 4 presents the analytical results of the injection probability
for Schottky barrier devices, and the results were confirmed
with those of 2-D device simulations. The details of simulation
models can be found in [5]. In conventional devices, the drain-
side hot electrons suffer from the conflict between the gate-
controlled and lateral drain fields. Considerable probability is
only achieved at relatively high voltages. In Schottky barrier
devices, the applied gate voltages dominate the lowering of the
Schottky barrier and the abruptness of the source-side voltage
drop. At a mediate gate voltage, the Schottky barrier is lowered
to pass the tunneling current. The injected probability is appre-
ciable when the gate voltage increases to ensure the abruptness
of the voltage drop for generating considerable hot carriers.
Because the vertical probability term is the same between
the Schottky barrier and conventional devices, the enhanced
probability is attributed primarily to the unique electrical field
associated with the Schottky source barrier.
IV. CONCLUSION
A physical derivation of the source-side electrical field has
been presented for Schottky barrier MOS devices by solving
the 2-D Poisson’s equations. The proposed source-side lucky
electron model provides a practical understanding of enhanced
source-side injection in new Schottky barrier nonvolatile
memory.
REFERENCES
[1] C. Wang, J. P. Synder, and J. R. Tucker, “Sub-40 nm PtSi Schottky
source/drain metal–oxide–semiconductor field-effect-transistors,” Appl.
Phys. Lett., vol. 74, no. 8, pp. 1174–1176, Feb. 1999.
[2] W. Saitoh, A. Itoh, S. Yamagami, and M. Asada, “Analysis of short-
channel Schottky source/drain MOSFET on Silicon-on-Insulator substrate
demonstration of sub-50-nm n-type devices with metal gate,” Jpn. J. Appl.
Phys., vol. 38, pp. 6226–6231, Nov. 1999.
[3] K. Uchida, K. Matsuzawa, J. Koga, S. Takagi, and A. Toriumi,
“Enhancement of hot-electron generation rate in Schottky source
metal–oxide–semiconductor field-effect transistors,” Appl. Phys. Lett.,
vol. 76, no. 26, pp. 3992–3994, Jun. 2000.
[4] C.-H. Shih, S.-P. Yeh, J.-T. Liang, and Y.-X. Luo, “Source-side injection
Schottky barrier Flash memory cells,” Semicond. Sci. Technol., vol. 24,
no. 2, p. 025 013, Feb. 2009.
[5] C.-H. Shih and J.-T. Liang, “Nonvolatile Schottky barrier multibit cell
with source-side injected programming and reverse drain-side hole eras-
ing,” IEEE Trans. Electron Devices, vol. 57, no. 8, pp. 1774–1780,
Aug. 2010.
[6] K.-R. Kim, J.-W. Lee, S.-S. Park, and K.-D. Kwack, “Design of NOR
Flash memory cells with high speed programming by utilizing an asym-
metric Silicide (TiSi2) Drain,” in Proc. 7th Int. Conf. ASIC, 2007,
pp. 1042–1045.
[7] S.-J. Choi, J.-W. Han, S. Kim, D.-H. Kim, M.-G. Jang, J.-H. Yang,
J. S. Kim, K. H. Kim, G. S. Lee, J. S. Oh, M. H. Song, Y. C. Park,
J. W. Kim, and Y.-K. Choi, “High speed Flash memory and 1T-DRAM on
dopant segregated Schottky barrier (DSSB) FinFET SONOS device for
multi-functional SoC applications,” in IEDM Tech. Dig., 2008, pp. 1–4.
[8] S.-J. Choi, J.-W. Han, S. Kim, M.-G. Jang, J. S. Kim, K. H. Kim,
G. S. Lee, J. S. Oh, M. H. Song, Y. C. Park, J. W. Kim, and Y.-K. Choi,
“Enhancement of program speed in dopant-segregated Schottky-barrier
(DSSB) FinFET SONOS for NAND-type Flash memory,” IEEE Electron
Device Lett., vol. 30, no. 1, pp. 78–81, Jan. 2009.
[9] S.-J. Choi, J.-W. Han, M.-G. Jang, J. S. Kim, K. H. Kim, G. S. Lee,
J. S. Oh, M. H. Song, Y. C. Park, J. W. Kim, and Y.-K. Choi, “High
injection efficiency and low-voltage programming in a dopant-segregated
Schottky barrier (DSSB) FinFET SONOS for NOR-type Flash memory,”
IEEE Electron Device Lett., vol. 30, no. 3, pp. 265–268, Mar. 2009.
[10] S. Tam, P.-K. Ko, and C. Hu, “Lucky-electron model of channel
hot electron injection in MOSFETs,” IEEE Trans. Electron Devices,
vol. ED-31, no. 9, pp. 1116–1125, Sep. 1984.
[11] K. Hasnat, C.-F. Yeap, S. Jallepalli, W.-K. Shih, S. A. Hareland,
V. M. Agostinelli, Jr., A. F. Tasch, Jr., and C. M. Maziar, “A pseudo-
lucky electron model for simulation of electron gate current in submicron
MOSFETs,” IEEE Trans. Electron Devices, vol. 43, no. 8, pp. 1264–1273,
Aug. 1996.
[12] A. Bansal, B. C. Paul, and K. Roy, “An analytical fringe capaci-
tance model for interconnects using conformal mapping,” IEEE Trans.
Comput.-Aided Design Integr. Circuits Syst., vol. 25, no. 12, pp. 2765–
2774, Dec. 2006.
[13] Synopsys MEDICI User’s Manual, Synopsys Inc., Mountain View, CA,
2006.
[14] Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, 2nd ed.
Cambridge, U.K.: Cambridge Univ. Press, 2009.
- 2 - 
此次會議在3月19日星期二上午開始，進行矽積體整合之五個不同主題的教學性討論課
程，由五位來自歐洲的教授及研究員講授。正式論文發表會議在3月20日星期三上午開始，會
議內容分成六個會議子題(Oral Section)以及一個海報會議時段(Poster Section)進行，有來自全
球各地六十餘篇論文報告及發表，論文之報告頗具前瞻性，多數為歐洲大陸及英國微電子領
域各研究機構(如IMEC，Julich及CEA-LETI)及大學之研究論文。而個人部分則發表有關SOI
電晶體之短通道效應之論文: Fringing Field and Short Channel Effects in Thin-Body SOl 
MOSFETs with Shallow Source/Drain。ULIS的整體會議在3月21日星期四下午結束，此行之收
獲，主要有三大面向，其一在特定穿隧電晶體(TFET)論文之相關研究主題的激盪發想，其二
則是見識到歐洲大陸及英國在微電子領域上的積極發展及英國頂尖大學的發展現況，其三則
是與多位研究領域的先進學者之交談與交流，獲益良多。 
 
 
ULIS 2013 會議會場 (Scarman House) 
- 4 - 
  
 
 
  
 
 
  
 
相關報告內容之節錄 
- 6 - 
四、附錄: 
1. 2013 ULIS Technical Program Overview 
2. 發表之論文全文 
 
ULIS 2013 CONFERENCE PROGRAMME 
 
 
Wednesday, 20th March 2013 
8.45 Conference Opening  
9.00 Invited: Patrick Vogt, TU Berlin, Watch-out graphene, here comes Silicene! 
SESSION 1:  New for ULIS 
9.45 *Cooltronics, Terry Whall, University of Warwick,  
10.05 *Prospects for SiGe thermoelectric generators,  
Douglas Paul, University of Glasgow 
10.25 *Silicon and wide bandgap semiconductor - shaping the future power market, 
Peter Gammon, University of Warwick 
10.45-11.15 Coffee 
SESSION 2:  Tunnelling Devices  
11.15 *Energy efficient electronics with tunnel-FETs, Siegfried Mantl, FZ Jülich 
11.35 Split pocket p-n-i-n tunnel field-effect transistors,  
Devin Verreck, Anne Verhulst and Guido Groeseneken, IMEC 
11.55 SiGe on SOI nanowire array TFETs with homo- and heterostructure tunnel 
junctions, S. Richter, S. Blaeser, L. Knoll, S. Trellenkamp, A. Schäfer, J.M. Hartmann 
Q.T. Zhao, S. Mantl, FZ Jülich + CEA-LETI 
12.15 Two-dimensional bias dependent model for the screening length in double-gate 
tunnel-FETs, M. Graef, M. Schwarz, T. Holtij, F. Hain, A. Kloes, B. Iniguez, 
Technische Hochschule Mittelhessen + University Rovira i Virgili 
12.35-14.00 Lunch  
14.00 Invited: Simon Deleonibus, CEA-LETI, Future CMOS 
SESSION 3:  Gatestacks, Non-Silicon Channels 
14.45 Advanced gate stack work function optimization and substrate dependent strain 
interactions on HKMG first stacks for 28nm VLSI ultra low power technologies, 
J. Hoentschel, S.Y. Ong, T. Balzer, N. Sassiat, R. Yan, T. Herrmann, S. Flachowsky, 
C. Grass, S. Beyer, O. Kallensee, Y-Y Lin, A. Shickova, A. Muehlhoff, C. Kretzschmar, 
J. Winkler, M. Wiatr, M. Horstmann, Globalfoundries, Dresden 
15.05 Parameters extraction in SiGe/Si pMOSFETs using split CV technique,  
A. Soussou, C. Leroux, D. Rideau, A. Toffoli, G.Romano, C. Tavernier, G. Reimbold, 
G. Ghibaudo, STMicroelectronics + CEA-LETI + IMEP-LAHC 
15.25 III-V heterostructure-on-insulator for strain studies in n-InGaAs channels,  
P. Weigele, L. Czornomaz, D. Caimi, N. Daix, M. Sousa, J. Fompeyrine, C. Rossel, 
IBM Research- Zurich 
15.45 *Ge at the sharp end Liesbeth Witters, IMEC 
16.05-18.15 Tea and POSTERS 
19.00 Coaches depart for Warwick Castle 
19.30 GALA DINNER: Warwick Castle "Kingmaker Feast" 
 Presentation Best Paper from ULIS 2012 
 Speaker Gene Fitzgerald "Innovating in silicon" 
23.00 Coaches return 
* Invited Contribution 
ULIS 2013 CONFERENCE PROGRAMME 
 
POSTERS 
 
P1. Gate-all-around Si nanowire array tunnelling FETs with high on-current of 75 A/m @ 
VDD=1.1 V,  
Lars Knoll, S. Richter, A. Nichau, A. Schafer, K. K. Bourdelle Q. T. Zhao, S. Mantl, FZ Jülich 
P2. Self-aligned double patterning of 1x nm FinFETs; a new device integration through the 
challenging geometry, M.-S. Kim, T. Vandeweyer, E. Altamirano-Sanchez, H. Dekkers, E. 
Van Besien, D. Tsvetanova, O. Richard, S. Chew, G. Boccardi, N. Horiguchi, IMEC, Belgium 
P3. Scaling limits of rectangular and trapezoidal channel FinFETs,  
Javaneh Mohseni, James D. Meindl, Georgia Institute of Technology 
P4. Mobility extraction assessment in GAA Si NW JL FETs with cross-section down to 5 nm, 
Mohammad Najmzadeh, Jean-Michel Sallese, Matthieu Berthome, Wladek Grabinski, Adrian 
Mihai Ionescu, EPFL, STI, IEL, NANOLAB 
P5. Non-parabolicity in Si-(110) nMOSFETS: analytic and numerical results for the two-band 
k·p model, Luca Donetti, Francisco Gámiz, Blanca Biel, Carlos Sampedro, Departamento de 
Electrónica, Granada, Spain 
P6. Monte carlo simulation of the effect of interface roughness in implant-free quantum-well 
MOSFETs, Ewan A. Towie, Craig Riddet and Asen Asenov, University of Glasgow 
P7. Pure Ge quantum well with high hole mobility, A.H.A. Hassan, O.A. Mironov, A. Feher, 
E. Cizmar, S. Gabani, R.J.H. Morris, A. Dobbie, M. Myronov, and D.R. Leadley, Uni Warwick 
P8. Characterization of thalium silicate interfacial layer for high-k/metal gate MOSFETs, 
E. Dentoni Litta, P.-E. Hellström, C. Henkel, M. Östling, KTH, Royal Institute of Technology 
P9. Detailled characterisation of SOI n-FinFETs at very low temperature, H. Achour, B. Cretu, 
J.-M. Routoure, R. Carin, R. Talmat, A. Benfdila, E. Simoen , C. Claeys, ENSICAEN 
P10. Fringing field and short channel effects in thin-body SOI MOSFETs with shallow 
source/drain, Jui-Kai Hsia, Chun-Hsing Shih, Ting-Shiuan Kang, Nguyen Dang Chien, and 
Nguyen Van Kien, National Chi Nan University 
P11. Ultra-thin BOX tri-gate junctionless transistor, Chitrakant Sahu, Jawar Singh and P. N. 
Kondekar, Indian Institute of Information Technology, Design and Manufacturing Jabalpur 
P12. Effects of process parameters variations on linearity of underlap SOI MOSFETs with 
high-k stack on spacer,  Indra Vijay Singh, M.S. Alam, AMU, Aligarh, India 
P13. Impact of the statistical variability on 15nm III-V and Ge MOSFET based SRAM design, 
Si-Yu Liao, E.A. Towie, D. Balaz, C. Riddet, B. Cheng, A. Asenov, University of Glasgow 
P14. Variability of short channel junctionless field-effect transistors caused by fluctuation of 
dopant concentration, Shinji MIGITA, Takashi MATSUKAWA, Yukinori MORITA, Meishoku 
MASAHARA, and Hiroyuki OTA, Nanoelectronic Research Institute 
P15. Analytical drain current model using temperature dependence model in nanoscale 
double-gate (DG) MOSFETs,  
M. Cheralathan, C. Sampedro, F. Gámiz, B. Iñiguez, Universitat Rovira i Virgili, Spain  
P16. Impact of design engineering on RF linearity and noise performance of nanoscale DG 
SOI MOSFETs, Rupendra Kumar Sharma, Angelos Antonopoulos, Nikos Mavredakis and 
Matthias Bucher,  Technical University of Crete 
P17. Statistical approach to the RESET switching of the HfO2-based solid electrolyte memory, 
Xiaoyi Yang, Shibing Long,a), Kangwei Zhang, Xiaojuan Lian, Xiaoyu Liu, Qi Liu, Hangbing Lv, 
Jordi Suñé, Ming Liu,  Chinese Academy of Sciences, Beijing 
 
Fringing Field and Short Channel Effects in 
Thin-Body SOl MOSFETs with Shallow 
Source/Drain 
lui-Kai Hsia, Chun-Hsing Shih*, Ting-Shiuan Kang, Nguyen Dang Chien, and Nguyen Van Kien 
Department of Electrical Engineering, National Chi Nan University, Nantou 5456 1, Taiwan 
*Email shihch@ncnu.edu.tw 
Abstract-This work explores numerically the short­
channel effects in thin-body SOl MOSFETs with shallow 
source/drain architecture, where the junction depths are 
less than the associated silicon body thicknesses. Unique 
fringing field and short-channel behavior are observed in 
the unconventional SOl devices. Numerical results of the 
short-channel effects are compared with those in the 
conventional SOl MOSFETs. For given silicon body 
thicknesses, the shallow junction SOl devices exhibit the 
superior short-channel immunity over the conventional 
counterparts. 
Keywords-SOl MOSFETs; Short-Channel Effect; Silicon­
on-Insulator; Shallow Source/Drain; Fringing Field 
I. INTRODUCTION 
Silicon-on-insulator (SOl) MOSFET has demonstrated 
the potential to fabricate VLSI circuits with higher speed 
and lower power dissipation because of its silicon body 
electrically isolated from the underlying substrate [I], 
[2]. The SOl structures generate favorable subthreshold 
slope, parasitic capacitance, leakage current, and latch­
up effect. However, in contrast to bulk MOSFETs, the 
SOl architecture results in the particular short-channel 
effect as the scaling of the channel lengths [3]-[6]. 
Numerical and analytical approaches have been 
presented to suppress the short-channel effect by the 
optimization of the silicon-body thickness (Tsi-body) or 
the bottom oxide thickness (Tbox) [5], [7], [8]. 
Alternatively, in this work, we explore numerically the 
dependences of the source/drain depths on the short­
channel effect in the thin-body SOl MOSFETs. 
II. STRlJCTlJRES AND PARAMETERS 
Two-dimensional device simulations [9] are performed 
to study two kinds of SOl MOSFETs with different 
source/drain schemes. Fig. 1 schematically shows the 
conventional SOl structure, where the source/drain 
depth (Xj) is equal to the associated Tsi-body' Fig. 2 
sketches the shallow source/drain SOl structure, where 
the Xj is less than the associated T si-body. A midgap gate­
workfunction and a substrate concentration of 1018 cm-3 
were utilized with an equivalent Inm gate-oxide. An Xj 
978-1-4673-4802-7/13/$31.00 ©20 13 IEEE 
(I 
Lg 
,1\ 
Gate 
Tox 
!. 
Source 
f 
Ts;-body I ! I Xj Drain 
Bottom Oxide Tbox 
Silicon Substrate 
Fig. 1. Conventional SOl structure, where source/ drain depth (Xj) is 
equal to associated Tsi-body. 
(, 
Lg 
, 1\ Gate 
Tox 
!. 
Source 
f qx. Drain 
Tsi-hod)' � .I I 
Bottom Oxide 
Silicon Substrate 
Fig. 2. Shallow source/drain SOl structure, where Xj is less than 
associated T ".body. 
of 1 Onm were utilized, unless otherwise specified. A 
gate length (Lg) of 90nm device is employed to represent 
a long-channel transistor, whereas a 22nm one is 
typified as a short-channel device. 
129 
Lg=22nm 
V,=-O.48V Vd=OV 
ElectricPotential 
Linur(V) 
,.0,51)35 05 
�01 
-0.1 
11 -0.' - -0.4672 
Tsi_hmly = 50nm 
Fig. 8. Numerical potential contours of SOl MOSFETs with Tsi-body 
of 50nm and Xi of IOnm. 
S 
� 
-= " .. .. 
= U 
.S '" .. Q 
10
-2 
r-
------------------,
10
'" 
10.(, 
10
'" 
10
-10 
10
-12 
-1.0 -0.5 
SOl: Thox = lOOnm 
./:-): T,i_00d�=50nm,Xj= lOnm 
./:-): T,i_00d�=30nm,Xj= lOnm 
./:-): T,i_00d�=20nm,Xj= lOnm 
.I:J: T'I_I><>dy= IlInm, xj= IlInm 
./:-): T'i_OOd�= lOnm,Xj= 5nm 
0.0 0.5 1.0 
Gate Voltage (V) 
1.5 2.0 
Fig. 9. Simulated drain currents of shallow source/drain SOl 
MOSFETs with various Tsi-body. 
Source Drain 
Along Junction Depth 
Source Drain 
Lg = 22nm 
T 
si-bod�' lX,j = 
-: 50nmflOnm 
-: 200m/100m 
-: IOnmflOnm 
-: lOnm/Snm 
Tbox = lOOnm 
v" � -0.48V (V Ib) 
V �OV d 
Fig. 10. Numerical energy-band diagrams of short-channel SOl 
MOSFETs along silicon surface and junction depth. 
to that in the bulk MOSFETs because of partial 
depletion in the silicon body. Figs. 7 and 8 illustrate the 
numerical results of the current-voltage curves and 
potential contours of the SOl MOSFETs with the Tsi-body 
of 50nm and the Xi of IOnm, respectively. 
978-1-4673-4802-7/13/$31.00 ©20 13 IEEE 
Fig. 11. Simulated potential contours of these shallow source/drain 
SOl devices. 
10
-2 
Vd= I.IIV 
S 
10
-4 
� 
� 10.(, ... 
= " ... ... 
= 
10
'" U 
= .; ... Q 10-10 
10
-12 
-1.0 -0.5 
SOl: T box = 100m 
./e T,Hoo." = 5l1nm, Xj= 10nm 
./e T,j_�00}.=3I1nm,Xj= IlInm 
./e T,j_�00}.=2I1nm,Xj= IlInm 
./e T,j_�OO}.=llInm,Xj=llInm 
./1_ T,j_�OO}'= IlInm, Xj= 5nm 
T.,,= Inm, N,= Ix11l18cm-J 
0.0 0.5 1.0 
Gate Voltage (V) 
1.5 2.0 
Fig. 12. Suppressed short-channel effects in SOl devices with use of 
a thin lOnm Tho,. 
However, as the Tsi-body goes thinner, the SOl 
MOSFETs produce unique short-channel effect. Fig. 9 
shows the drain currents of SOl MOSFETs with various 
Tsi-body' Notably, the thin Tsi-body of 20nm device exhibits 
the worst short-channel effect among these shallow 
source/drain SOl MOSFETs. The use of a thinner Tsi-body 
or a shallower Xi can considerably improve the short­
channel effect in the shallow source/drain SOl devices. 
Fig. 10 displays the energy-band diagrams of short­
channel SOl MOSFETs along the silicon surface and the 
junction depth. The Tsi-body of 20nm device has a lower 
subsurface energy barrier to cause a severe subsurface 
leakage current. Fig. 1 1  sketches the potential contours 
of these shallow source/drain SOl devices. In contrast to 
the thinner Tsi-body or shallower Xi devices, the silicon 
body of the 20nm Tsi-body device doesn't only suffer from 
the direct electric field of the source/drain junctions but 
also the fringing electric field via the underlying bottom 
oxide. To minimize the short-channel effect, a thin 
bottom oxide must be utilized in the shallow 
source/drain SOl MOSFETs. Fig. 12 demonstrates the 
suppressed short-channel effects in the SOl devices with 
the use of a thin lOnm T box. 
131 
國科會補助計畫衍生研發成果推廣資料表
日期:2013/10/28
國科會補助計畫
計畫名稱: 多位元蕭特基電荷捕捉式非揮發性記憶體之元件設計、製程技術與模型發展
計畫主持人: 施君興
計畫編號: 100-2221-E-260-003-MY2 學門領域: 固態電子
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
無 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
