INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/garry/School/year-25-26/digital-system-deisgn/Digtal-System-P1/Axi4LiteRegs/Axi4LiteRegs.srcs/sources_1/new/Axi4LiteManager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4LiteManager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/garry/School/year-25-26/digital-system-deisgn/Digtal-System-P1/Axi4LiteRegs/Axi4LiteRegs.srcs/sources_1/new/Axi4LiteRegs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4LiteRegs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/garry/School/year-25-26/digital-system-deisgn/Digtal-System-P1/Axi4LiteRegs/Axi4LiteRegs.srcs/sources_1/new/Axi4LiteSupporter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4LiteSupporter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/garry/School/year-25-26/digital-system-deisgn/Digtal-System-P1/Axi4LiteRegs/Axi4LiteRegs.srcs/sources_1/new/Axi4LiteReg_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4LiteReg_tb
