// Seed: 1752965631
module module_0 ();
  wire id_1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input uwire id_2
    , id_14,
    input tri id_3,
    input tri1 id_4,
    input wand id_5,
    input supply1 id_6,
    output logic id_7,
    output logic id_8,
    input wand id_9,
    output tri1 id_10,
    input tri0 id_11,
    input supply1 id_12
);
  wire id_15;
  module_0 modCall_1 ();
  always @(posedge id_11, 1) begin : LABEL_0
    id_8 <= 1'b0;
  end
  always @(*) begin : LABEL_0
    id_7 <= 1;
  end
endmodule
