[2025-09-17 19:21:54] START suite=cs trace=classification_phase2_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3116750 heartbeat IPC: 3.208 cumulative IPC: 3.208 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5257919 heartbeat IPC: 4.67 cumulative IPC: 3.804 (Simulation time: 00 hr 01 min 05 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5257919 cumulative IPC: 3.804 (Simulation time: 00 hr 01 min 05 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5257919 cumulative IPC: 3.804 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 16104923 heartbeat IPC: 0.9219 cumulative IPC: 0.9219 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 27520214 heartbeat IPC: 0.876 cumulative IPC: 0.8984 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 39749496 heartbeat IPC: 0.8177 cumulative IPC: 0.8698 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 49186262 heartbeat IPC: 1.06 cumulative IPC: 0.9106 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 61503679 heartbeat IPC: 0.8119 cumulative IPC: 0.889 (Simulation time: 00 hr 06 min 49 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 73985707 heartbeat IPC: 0.8012 cumulative IPC: 0.873 (Simulation time: 00 hr 08 min 02 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 86663836 heartbeat IPC: 0.7888 cumulative IPC: 0.8599 (Simulation time: 00 hr 09 min 15 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000012 cycles: 99593985 heartbeat IPC: 0.7734 cumulative IPC: 0.848 (Simulation time: 00 hr 10 min 29 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 114777140 heartbeat IPC: 0.6586 cumulative IPC: 0.8218 (Simulation time: 00 hr 11 min 47 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 123925899 cumulative IPC: 0.8069 (Simulation time: 00 hr 12 min 57 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 123925899 cumulative IPC: 0.8069 (Simulation time: 00 hr 12 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase2_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8069 instructions: 100000001 cycles: 123925899
CPU 0 Branch Prediction Accuracy: 99.82% MPKI: 0.005 Average ROB Occupancy at Mispredict: 2.461e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00166
BRANCH_INDIRECT: 0.00313
BRANCH_CONDITIONAL: 0.00021
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 424409
LQ_STALL: 4581
SQ_STALL: 143843


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 295.50873
REPLAY_LOAD: 108.51608
NON_REPLAY_LOAD: 13.20979

== Total ==
ADDR_TRANS: 101655
REPLAY_LOAD: 74225
NON_REPLAY_LOAD: 248529

== Counts ==
ADDR_TRANS: 344
REPLAY_LOAD: 684
NON_REPLAY_LOAD: 18814

cpu0->cpu0_STLB TOTAL        ACCESS:     611157 HIT:     431428 MISS:     179729 MSHR_MERGE:          3
cpu0->cpu0_STLB LOAD         ACCESS:     611157 HIT:     431428 MISS:     179729 MSHR_MERGE:          3
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 109.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1364236 HIT:     457153 MISS:     907083 MSHR_MERGE:       9696
cpu0->cpu0_L2C LOAD         ACCESS:     709264 HIT:     217153 MISS:     492111 MSHR_MERGE:        406
cpu0->cpu0_L2C RFO          ACCESS:      37218 HIT:      20216 MISS:      17002 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:     173964 HIT:      89532 MISS:      84432 MSHR_MERGE:       9288
cpu0->cpu0_L2C WRITE        ACCESS:      49611 HIT:      49331 MISS:        280 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     394179 HIT:      80921 MISS:     313258 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     122858 ISSUED:     122858 USEFUL:      41030 USELESS:       9284
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 47.68 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6300174 HIT:    6282730 MISS:      17444 MSHR_MERGE:       5864
cpu0->cpu0_L1I LOAD         ACCESS:    6300174 HIT:    6282730 MISS:      17444 MSHR_MERGE:       5864
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 77.45 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11944029 HIT:   10476642 MISS:    1467387 MSHR_MERGE:     287197
cpu0->cpu0_L1D LOAD         ACCESS:    9653138 HIT:    8794669 MISS:     858469 MSHR_MERGE:     160785
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     231843 HIT:     168559 MISS:      63284 MSHR_MERGE:      12175
cpu0->cpu0_L1D WRITE        ACCESS:    1638068 HIT:    1486922 MISS:     151146 MSHR_MERGE:     113928
cpu0->cpu0_L1D TRANSLATION  ACCESS:     420980 HIT:      26492 MISS:     394488 MSHR_MERGE:        309
cpu0->cpu0_L1D PREFETCH REQUESTED:     237372 ISSUED:     231843 USEFUL:      28240 USELESS:      22684
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 42.03 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5224306 HIT:    5220801 MISS:       3505 MSHR_MERGE:       2044
cpu0->cpu0_ITLB LOAD         ACCESS:    5224306 HIT:    5220801 MISS:       3505 MSHR_MERGE:       2044
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 186.9 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   11251723 HIT:   10509231 MISS:     742492 MSHR_MERGE:     132796
cpu0->cpu0_DTLB LOAD         ACCESS:   11251723 HIT:   10509231 MISS:     742492 MSHR_MERGE:     132796
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 36.05 cycles
cpu0->LLC TOTAL        ACCESS:     921679 HIT:     698393 MISS:     223286 MSHR_MERGE:         47
cpu0->LLC LOAD         ACCESS:     491705 HIT:     374725 MISS:     116980 MSHR_MERGE:          7
cpu0->LLC RFO          ACCESS:      17000 HIT:        975 MISS:      16025 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      75144 HIT:      53686 MISS:      21458 MSHR_MERGE:         40
cpu0->LLC WRITE        ACCESS:      24572 HIT:      24497 MISS:         75 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     313258 HIT:     244510 MISS:      68748 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 88.89 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6612
  ROW_BUFFER_MISS:     216546
  AVG DBUS CONGESTED CYCLE: 6.635
Channel 0 WQ ROW_BUFFER_HIT:       4348
  ROW_BUFFER_MISS:      18310
  FULL:          0
Channel 0 REFRESHES ISSUED:      10327

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       306388        72076        93511        21568
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1442         7396        36923        11882
  STLB miss resolved @ L2C                0         3895        22323        85409        25081
  STLB miss resolved @ LLC                0         4148        23644       211776        45490
  STLB miss resolved @ MEM                0          814         4863        52010        36214

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                652           33          532          277          429
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            2            4           52          182
  STLB miss resolved @ L2C                0            1            6           18           19
  STLB miss resolved @ LLC               18            6           25          178          144
  STLB miss resolved @ MEM               27            5           35          240          957
[2025-09-17 19:34:52] END   suite=cs trace=classification_phase2_core2 (rc=0)
