{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615640565306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615640565315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 13 18:32:45 2021 " "Processing started: Sat Mar 13 18:32:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615640565315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615640565315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM_test -c SRAM_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM_test -c SRAM_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615640565316 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615640565685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615640565685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tx-main " "Found design unit 1: Tx-main" {  } { { "Tx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/Tx.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615640574957 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tx " "Found entity 1: Tx" {  } { { "Tx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/Tx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615640574957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615640574957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rx-main " "Found design unit 1: Rx-main" {  } { { "Rx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/Rx.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615640574958 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rx " "Found entity 1: Rx" {  } { { "Rx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/Rx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615640574958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615640574958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_test-logic " "Found design unit 1: SRAM_test-logic" {  } { { "SRAM_test.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/SRAM_test.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615640574959 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_test " "Found entity 1: SRAM_test" {  } { { "SRAM_test.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/SRAM_test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615640574959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615640574959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_cntrl-logic " "Found design unit 1: sram_cntrl-logic" {  } { { "sram_cntrl.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/sram_cntrl.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615640574961 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_cntrl " "Found entity 1: sram_cntrl" {  } { { "sram_cntrl.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/sram_cntrl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615640574961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615640574961 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SRAM_test " "Elaborating entity \"SRAM_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615640574994 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rx_busy SRAM_test.vhd(49) " "Verilog HDL or VHDL warning at SRAM_test.vhd(49): object \"Rx_busy\" assigned a value but never read" {  } { { "SRAM_test.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/SRAM_test.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615640574996 "|SRAM_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_cntrl sram_cntrl:C0 " "Elaborating entity \"sram_cntrl\" for hierarchy \"sram_cntrl:C0\"" {  } { { "SRAM_test.vhd" "C0" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/SRAM_test.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615640575043 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sram_state sram_cntrl.vhd(32) " "Verilog HDL or VHDL warning at sram_cntrl.vhd(32): object \"sram_state\" assigned a value but never read" {  } { { "sram_cntrl.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/sram_cntrl.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615640575044 "|SRAM_test|sram_cntrl:C0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_data sram_cntrl.vhd(35) " "Verilog HDL or VHDL warning at sram_cntrl.vhd(35): object \"read_data\" assigned a value but never read" {  } { { "sram_cntrl.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/sram_cntrl.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615640575044 "|SRAM_test|sram_cntrl:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_state.write_f sram_cntrl.vhd(69) " "Inferred latch for \"sram_state.write_f\" at sram_cntrl.vhd(69)" {  } { { "sram_cntrl.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/sram_cntrl.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615640575044 "|SRAM_test|sram_cntrl:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_state.read_f sram_cntrl.vhd(69) " "Inferred latch for \"sram_state.read_f\" at sram_cntrl.vhd(69)" {  } { { "sram_cntrl.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/sram_cntrl.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615640575044 "|SRAM_test|sram_cntrl:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_state.off_f sram_cntrl.vhd(69) " "Inferred latch for \"sram_state.off_f\" at sram_cntrl.vhd(69)" {  } { { "sram_cntrl.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/sram_cntrl.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615640575044 "|SRAM_test|sram_cntrl:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx Tx:C1 " "Elaborating entity \"Tx\" for hierarchy \"Tx:C1\"" {  } { { "SRAM_test.vhd" "C1" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/SRAM_test.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615640575044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx Rx:C2 " "Elaborating entity \"Rx\" for hierarchy \"Rx:C2\"" {  } { { "SRAM_test.vhd" "C2" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/SRAM_test.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615640575045 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[8\] GND " "Pin \"adr\[8\]\" is stuck at GND" {  } { { "SRAM_test.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/SRAM_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615640575688 "|SRAM_test|adr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[9\] GND " "Pin \"adr\[9\]\" is stuck at GND" {  } { { "SRAM_test.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/SRAM_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615640575688 "|SRAM_test|adr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[10\] GND " "Pin \"adr\[10\]\" is stuck at GND" {  } { { "SRAM_test.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/SRAM_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615640575688 "|SRAM_test|adr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[11\] GND " "Pin \"adr\[11\]\" is stuck at GND" {  } { { "SRAM_test.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/SRAM_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615640575688 "|SRAM_test|adr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[12\] GND " "Pin \"adr\[12\]\" is stuck at GND" {  } { { "SRAM_test.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/SRAM_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615640575688 "|SRAM_test|adr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[13\] GND " "Pin \"adr\[13\]\" is stuck at GND" {  } { { "SRAM_test.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/SRAM_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615640575688 "|SRAM_test|adr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[14\] GND " "Pin \"adr\[14\]\" is stuck at GND" {  } { { "SRAM_test.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/SRAM_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615640575688 "|SRAM_test|adr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[15\] GND " "Pin \"adr\[15\]\" is stuck at GND" {  } { { "SRAM_test.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/SRAM_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615640575688 "|SRAM_test|adr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[16\] GND " "Pin \"adr\[16\]\" is stuck at GND" {  } { { "SRAM_test.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/SRAM_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615640575688 "|SRAM_test|adr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[17\] GND " "Pin \"adr\[17\]\" is stuck at GND" {  } { { "SRAM_test.vhd" "" { Text "D:/intelFPGA_lite/Workspace/SRAM_test/SRAM_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1615640575688 "|SRAM_test|adr[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1615640575688 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615640575797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615640576181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615640576181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "241 " "Implemented 241 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615640576272 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615640576272 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1615640576272 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615640576272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615640576272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615640576315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 13 18:32:56 2021 " "Processing ended: Sat Mar 13 18:32:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615640576315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615640576315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615640576315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615640576315 ""}
