Timing Analyzer report for riscv_single_cycle_processor
Mon Jan 01 22:58:23 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_divide_half:clk_divide|clk'
 13. Slow 1200mV 85C Model Setup: 'clk50'
 14. Slow 1200mV 85C Model Hold: 'clock_divide_half:clk_divide|clk'
 15. Slow 1200mV 85C Model Hold: 'clk50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clock_divide_half:clk_divide|clk'
 24. Slow 1200mV 0C Model Setup: 'clk50'
 25. Slow 1200mV 0C Model Hold: 'clock_divide_half:clk_divide|clk'
 26. Slow 1200mV 0C Model Hold: 'clk50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clock_divide_half:clk_divide|clk'
 34. Fast 1200mV 0C Model Setup: 'clk50'
 35. Fast 1200mV 0C Model Hold: 'clock_divide_half:clk_divide|clk'
 36. Fast 1200mV 0C Model Hold: 'clk50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; riscv_single_cycle_processor                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.34        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.9%      ;
;     Processor 3            ;   7.0%      ;
;     Processor 4            ;   5.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                             ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; Clock Name                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                              ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; clk50                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50 }                            ;
; clock_divide_half:clk_divide|clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divide_half:clk_divide|clk } ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                   ;
+----------+-----------------+----------------------------------+------+
; Fmax     ; Restricted Fmax ; Clock Name                       ; Note ;
+----------+-----------------+----------------------------------+------+
; 58.0 MHz ; 58.0 MHz        ; clock_divide_half:clk_divide|clk ;      ;
+----------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                        ;
+----------------------------------+---------+---------------+
; Clock                            ; Slack   ; End Point TNS ;
+----------------------------------+---------+---------------+
; clock_divide_half:clk_divide|clk ; -16.241 ; -29820.875    ;
; clk50                            ; -0.583  ; -0.583        ;
+----------------------------------+---------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                       ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; clock_divide_half:clk_divide|clk ; 0.385 ; 0.000         ;
; clk50                            ; 0.472 ; 0.000         ;
+----------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary         ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk50                            ; -3.000 ; -4.285        ;
; clock_divide_half:clk_divide|clk ; -1.285 ; -5385.435     ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divide_half:clk_divide|clk'                                                                                                                                                                                                                  ;
+---------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                             ; To Node                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -16.241 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.080     ; 17.159     ;
; -16.174 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.081     ; 17.091     ;
; -16.130 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[14] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.081     ; 17.047     ;
; -16.122 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[76]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 17.032     ;
; -16.122 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[75]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 17.032     ;
; -16.122 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[77]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 17.032     ;
; -16.115 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.080     ; 17.033     ;
; -16.048 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.081     ; 16.965     ;
; -16.042 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[6]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.092     ; 16.948     ;
; -16.004 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[14] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.081     ; 16.921     ;
; -15.996 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[76]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 16.906     ;
; -15.996 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[75]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 16.906     ;
; -15.996 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[77]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 16.906     ;
; -15.995 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[29] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.316      ; 17.309     ;
; -15.995 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.085     ; 16.908     ;
; -15.995 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[124]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.085     ; 16.908     ;
; -15.995 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[125]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.085     ; 16.908     ;
; -15.992 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[25] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.316      ; 17.306     ;
; -15.982 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[5]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.317      ; 17.297     ;
; -15.972 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[21] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.316      ; 17.286     ;
; -15.916 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[6]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.092     ; 16.822     ;
; -15.912 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[12] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.302      ; 17.212     ;
; -15.900 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[108]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.312      ; 17.210     ;
; -15.869 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[29] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.316      ; 17.183     ;
; -15.869 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.085     ; 16.782     ;
; -15.869 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[124]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.085     ; 16.782     ;
; -15.869 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[125]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.085     ; 16.782     ;
; -15.866 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[25] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.316      ; 17.180     ;
; -15.863 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.080     ; 16.781     ;
; -15.856 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[5]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.317      ; 17.171     ;
; -15.855 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[10] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.298      ; 17.151     ;
; -15.846 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[21] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.316      ; 17.160     ;
; -15.841 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[115] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.080     ; 16.759     ;
; -15.830 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[23] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.304      ; 17.132     ;
; -15.802 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[31] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.296      ; 17.096     ;
; -15.796 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.081     ; 16.713     ;
; -15.786 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[12] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.302      ; 17.086     ;
; -15.781 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[3]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.317      ; 17.096     ;
; -15.778 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[7]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.317      ; 17.093     ;
; -15.778 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[158]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.080     ; 16.696     ;
; -15.774 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[108]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.312      ; 17.084     ;
; -15.774 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[115] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.081     ; 16.691     ;
; -15.771 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.079     ; 16.690     ;
; -15.764 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[114]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.307      ; 17.069     ;
; -15.762 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[155]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.079     ; 16.681     ;
; -15.756 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[70]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 16.666     ;
; -15.756 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[71]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 16.666     ;
; -15.756 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[72]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 16.666     ;
; -15.756 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[117]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 16.666     ;
; -15.752 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[14] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.081     ; 16.669     ;
; -15.749 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[104]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.087     ; 16.660     ;
; -15.749 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[120]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.087     ; 16.660     ;
; -15.749 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[126]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.087     ; 16.660     ;
; -15.749 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[128]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.087     ; 16.660     ;
; -15.749 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[116]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.087     ; 16.660     ;
; -15.744 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[76]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 16.654     ;
; -15.744 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[75]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 16.654     ;
; -15.744 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[77]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 16.654     ;
; -15.730 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[115] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[14] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.081     ; 16.647     ;
; -15.729 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[10] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.298      ; 17.025     ;
; -15.724 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[73]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.322      ; 17.044     ;
; -15.724 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[74]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.322      ; 17.044     ;
; -15.724 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[87]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.322      ; 17.044     ;
; -15.724 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[80]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.322      ; 17.044     ;
; -15.723 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[105]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.323      ; 17.044     ;
; -15.722 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[115] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[76]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 16.632     ;
; -15.722 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[115] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[75]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 16.632     ;
; -15.722 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[115] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[77]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 16.632     ;
; -15.711 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[158]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.081     ; 16.628     ;
; -15.704 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.080     ; 16.622     ;
; -15.704 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[23] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.304      ; 17.006     ;
; -15.700 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[109]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.337      ; 17.035     ;
; -15.700 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[103]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.337      ; 17.035     ;
; -15.700 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[102]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.337      ; 17.035     ;
; -15.700 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[107]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.337      ; 17.035     ;
; -15.695 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[155]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.080     ; 16.613     ;
; -15.686 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[112] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.080     ; 16.604     ;
; -15.685 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[127]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.336      ; 17.019     ;
; -15.685 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[119]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.336      ; 17.019     ;
; -15.676 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[31] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.296      ; 16.970     ;
; -15.672 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[15] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.298      ; 16.968     ;
; -15.671 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[90]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.337      ; 17.006     ;
; -15.671 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[121]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.337      ; 17.006     ;
; -15.667 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[158]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[14] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.081     ; 16.584     ;
; -15.667 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[163]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.079     ; 16.586     ;
; -15.665 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[110]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.336      ; 16.999     ;
; -15.665 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[118]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.336      ; 16.999     ;
; -15.665 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[112]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.336      ; 16.999     ;
; -15.660 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[14] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.080     ; 16.578     ;
; -15.659 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[158]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[76]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 16.569     ;
; -15.659 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[158]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[75]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 16.569     ;
; -15.659 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[158]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[77]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 16.569     ;
; -15.657 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[9]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.300      ; 16.955     ;
; -15.655 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[3]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.317      ; 16.970     ;
; -15.652 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[76]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.087     ; 16.563     ;
; -15.652 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[75]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.087     ; 16.563     ;
; -15.652 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[77]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.087     ; 16.563     ;
; -15.652 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[7]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.317      ; 16.967     ;
; -15.651 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[155]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[14] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.080     ; 16.569     ;
; -15.644 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.080     ; 16.562     ;
+---------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                                   ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.583 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; 0.500        ; 1.651      ; 2.954      ;
; -0.070 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; 1.000        ; 1.651      ; 2.941      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divide_half:clk_divide|clk'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.385 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.669      ;
; 0.402 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[33]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[33]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[0]                                                                           ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[0]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[44]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[44]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|dirty_bit_store[1][0] ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|dirty_bit_store[1][0] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|mem_write             ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|mem_write             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|w_addr[0]             ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|w_addr[0]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[0]          ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[0]          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[1]          ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[1]          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.405 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.669      ;
; 0.427 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][67]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[67]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.693      ;
; 0.427 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][70]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[70]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.693      ;
; 0.427 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][106]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[106]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.693      ;
; 0.427 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][2]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[2]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.079      ; 0.692      ;
; 0.427 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][5]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[5]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.693      ;
; 0.427 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][81]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[81]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.693      ;
; 0.428 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][110]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[110]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][96]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[96]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.079      ; 0.693      ;
; 0.428 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][114]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[114]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.079      ; 0.693      ;
; 0.428 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][82]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[82]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][53]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[53]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.079      ; 0.693      ;
; 0.428 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][78]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[78]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.079      ; 0.693      ;
; 0.428 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][109]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[109]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][66]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[66]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][99]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[99]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][94]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[94]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][42]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[42]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.693      ;
; 0.429 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][1]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[1]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][107]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[107]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][90]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[90]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][34]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[34]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.694      ;
; 0.430 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][69]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[69]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.696      ;
; 0.432 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][45]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[45]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.696      ;
; 0.555 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[30]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[30]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.821      ;
; 0.587 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][62]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[62]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.851      ;
; 0.590 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[6]                                                              ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[47]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.506      ; 1.282      ;
; 0.591 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[6]                                                              ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[43]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.506      ; 1.283      ;
; 0.591 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[3]                                                              ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[61]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.097      ; 0.874      ;
; 0.591 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][123]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[123]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.857      ;
; 0.596 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][57]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[57]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.077      ; 0.859      ;
; 0.597 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][52]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[52]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.079      ; 0.862      ;
; 0.597 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][116]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[116]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.076      ; 0.859      ;
; 0.599 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][79]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[79]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.865      ;
; 0.602 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][117]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[117]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.076      ; 0.864      ;
; 0.604 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][31]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[31]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.075      ; 0.865      ;
; 0.609 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][118]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[118]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.876      ;
; 0.609 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][56]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[56]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.873      ;
; 0.610 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][59]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[59]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.874      ;
; 0.611 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][60]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[60]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.875      ;
; 0.614 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][20]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[20]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.079      ; 0.879      ;
; 0.617 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][65]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[65]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.079      ; 0.882      ;
; 0.620 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][58]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[58]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.077      ; 0.883      ;
; 0.621 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[29]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[29]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.097      ; 0.904      ;
; 0.625 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[27]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[27]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.097      ; 0.908      ;
; 0.626 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][95]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[95]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.077      ; 0.889      ;
; 0.628 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][87]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[87]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.077      ; 0.891      ;
; 0.635 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][51]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[51]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.899      ;
; 0.635 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][91]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[91]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.901      ;
; 0.635 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][28]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[28]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.899      ;
; 0.635 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][40]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[40]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.899      ;
; 0.636 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][6]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[6]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.079      ; 0.901      ;
; 0.636 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][48]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[48]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.900      ;
; 0.636 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][64]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[64]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.902      ;
; 0.637 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[32]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[32]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][50]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[50]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.901      ;
; 0.637 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][26]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[26]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.901      ;
; 0.637 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][113]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[113]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.901      ;
; 0.638 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[1]                                                                           ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.905      ;
; 0.638 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[12]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[12]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.905      ;
; 0.638 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[15]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[15]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.904      ;
; 0.638 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[17]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[17]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.904      ;
; 0.638 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][43]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[43]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.902      ;
; 0.638 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][49]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[49]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.902      ;
; 0.639 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[31]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[31]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[22]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[22]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][30]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[30]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.903      ;
; 0.640 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[13]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[13]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][115]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[115]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.078      ; 0.904      ;
; 0.641 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[11]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[11]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.907      ;
; 0.641 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[18]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[18]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.907      ;
; 0.644 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[13]                                                             ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[14]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.097      ; 0.927      ;
; 0.645 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[15]                                                             ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[16]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.097      ; 0.928      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                                   ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.472 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; 0.000        ; 1.711      ; 2.631      ;
; 1.019 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; -0.500       ; 1.711      ; 2.678      ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                     ;
+-----------+-----------------+----------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                       ; Note ;
+-----------+-----------------+----------------------------------+------+
; 63.03 MHz ; 63.03 MHz       ; clock_divide_half:clk_divide|clk ;      ;
+-----------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                         ;
+----------------------------------+---------+---------------+
; Clock                            ; Slack   ; End Point TNS ;
+----------------------------------+---------+---------------+
; clock_divide_half:clk_divide|clk ; -14.866 ; -27000.603    ;
; clk50                            ; -0.470  ; -0.470        ;
+----------------------------------+---------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; clock_divide_half:clk_divide|clk ; 0.338 ; 0.000         ;
; clk50                            ; 0.403 ; 0.000         ;
+----------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk50                            ; -3.000 ; -4.285        ;
; clock_divide_half:clk_divide|clk ; -1.285 ; -5385.435     ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divide_half:clk_divide|clk'                                                                                                                                                                                                                   ;
+---------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                             ; To Node                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -14.866 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.071     ; 15.794     ;
; -14.789 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.072     ; 15.716     ;
; -14.760 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[76]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.077     ; 15.682     ;
; -14.760 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[75]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.077     ; 15.682     ;
; -14.760 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[77]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.077     ; 15.682     ;
; -14.740 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[14] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.072     ; 15.667     ;
; -14.715 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.071     ; 15.643     ;
; -14.648 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[6]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.080     ; 15.567     ;
; -14.641 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.073     ; 15.567     ;
; -14.641 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[124]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.073     ; 15.567     ;
; -14.641 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[125]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.073     ; 15.567     ;
; -14.638 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.072     ; 15.565     ;
; -14.615 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[5]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.295      ; 15.909     ;
; -14.609 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[76]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.077     ; 15.531     ;
; -14.609 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[75]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.077     ; 15.531     ;
; -14.609 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[77]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.077     ; 15.531     ;
; -14.601 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[29] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.296      ; 15.896     ;
; -14.598 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[25] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.296      ; 15.893     ;
; -14.589 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[14] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.072     ; 15.516     ;
; -14.564 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[21] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.296      ; 15.859     ;
; -14.559 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.071     ; 15.487     ;
; -14.557 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[108]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.287      ; 15.843     ;
; -14.555 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[12] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.281      ; 15.835     ;
; -14.541 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[6]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.080     ; 15.460     ;
; -14.540 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[115] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.071     ; 15.468     ;
; -14.525 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.070     ; 15.454     ;
; -14.512 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[10] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.275      ; 15.786     ;
; -14.490 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[23] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.281      ; 15.770     ;
; -14.490 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.073     ; 15.416     ;
; -14.490 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[124]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.073     ; 15.416     ;
; -14.490 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[125]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.073     ; 15.416     ;
; -14.489 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[31] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.273      ; 15.761     ;
; -14.482 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.072     ; 15.409     ;
; -14.464 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[5]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.295      ; 15.758     ;
; -14.463 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[115] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.072     ; 15.390     ;
; -14.453 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[76]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.077     ; 15.375     ;
; -14.453 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[75]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.077     ; 15.375     ;
; -14.453 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[77]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.077     ; 15.375     ;
; -14.453 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[155]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.070     ; 15.382     ;
; -14.450 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[29] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.296      ; 15.745     ;
; -14.448 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.071     ; 15.376     ;
; -14.447 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[25] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.296      ; 15.742     ;
; -14.444 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[114]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.281      ; 15.724     ;
; -14.442 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[158]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.071     ; 15.370     ;
; -14.434 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[115] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[76]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.077     ; 15.356     ;
; -14.434 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[115] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[75]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.077     ; 15.356     ;
; -14.434 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[115] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[77]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.077     ; 15.356     ;
; -14.433 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[14] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.072     ; 15.360     ;
; -14.419 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[76]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.076     ; 15.342     ;
; -14.419 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[75]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.076     ; 15.342     ;
; -14.419 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[77]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.076     ; 15.342     ;
; -14.416 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[70]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.076     ; 15.339     ;
; -14.416 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[71]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.076     ; 15.339     ;
; -14.416 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[72]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.076     ; 15.339     ;
; -14.416 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[117]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.076     ; 15.339     ;
; -14.414 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[115] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[14] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.072     ; 15.341     ;
; -14.413 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[21] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.296      ; 15.708     ;
; -14.411 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[104]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.075     ; 15.335     ;
; -14.411 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[120]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.075     ; 15.335     ;
; -14.411 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[126]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.075     ; 15.335     ;
; -14.411 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[128]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.075     ; 15.335     ;
; -14.411 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[116]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.075     ; 15.335     ;
; -14.409 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[3]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.295      ; 15.703     ;
; -14.406 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[7]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.295      ; 15.700     ;
; -14.406 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[108]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.287      ; 15.692     ;
; -14.404 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[12] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.281      ; 15.684     ;
; -14.399 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[14] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.071     ; 15.327     ;
; -14.397 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[112] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.071     ; 15.325     ;
; -14.387 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[73]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.302      ; 15.688     ;
; -14.387 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[74]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.302      ; 15.688     ;
; -14.387 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[87]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.302      ; 15.688     ;
; -14.387 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[80]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.302      ; 15.688     ;
; -14.381 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[105]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.303      ; 15.683     ;
; -14.376 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[155]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.071     ; 15.304     ;
; -14.373 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[109]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.312      ; 15.684     ;
; -14.373 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[103]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.312      ; 15.684     ;
; -14.373 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[102]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.312      ; 15.684     ;
; -14.373 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[107]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.312      ; 15.684     ;
; -14.365 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[158]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.072     ; 15.292     ;
; -14.363 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[127]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.312      ; 15.674     ;
; -14.363 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[119]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.312      ; 15.674     ;
; -14.361 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[10] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.275      ; 15.635     ;
; -14.353 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[163]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.070     ; 15.282     ;
; -14.350 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[90]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.312      ; 15.661     ;
; -14.350 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[121]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.312      ; 15.661     ;
; -14.349 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[101]    ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.070     ; 15.278     ;
; -14.349 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.071     ; 15.277     ;
; -14.347 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[155]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[76]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.076     ; 15.270     ;
; -14.347 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[155]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[75]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.076     ; 15.270     ;
; -14.347 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[155]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[77]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.076     ; 15.270     ;
; -14.342 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[110]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.311      ; 15.652     ;
; -14.342 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[118]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.311      ; 15.652     ;
; -14.342 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[112]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.311      ; 15.652     ;
; -14.339 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[23] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.281      ; 15.619     ;
; -14.338 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[31] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.273      ; 15.610     ;
; -14.336 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[158]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[76]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.077     ; 15.258     ;
; -14.336 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[158]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[75]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.077     ; 15.258     ;
; -14.336 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[158]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[77]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.077     ; 15.258     ;
; -14.334 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.073     ; 15.260     ;
; -14.334 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[124]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.073     ; 15.260     ;
+---------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                                    ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.470 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; 0.500        ; 1.537      ; 2.709      ;
; 0.056  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; 1.000        ; 1.537      ; 2.683      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divide_half:clk_divide|clk'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.338 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.088      ; 0.597      ;
; 0.354 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[0]                                                                           ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[0]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[44]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[44]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[33]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[33]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|dirty_bit_store[1][0] ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|dirty_bit_store[1][0] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|mem_write             ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|mem_write             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|w_addr[0]             ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|w_addr[0]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[0]          ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[0]          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[1]          ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[1]          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.069      ; 0.597      ;
; 0.394 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][106]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[106]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.636      ;
; 0.394 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][2]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[2]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.636      ;
; 0.395 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][94]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[94]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][96]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[96]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.636      ;
; 0.395 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][82]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[82]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.637      ;
; 0.395 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][5]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[5]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.637      ;
; 0.395 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][81]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[81]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.637      ;
; 0.395 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][78]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[78]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.637      ;
; 0.396 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][67]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[67]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.637      ;
; 0.396 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][110]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[110]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][70]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[70]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.637      ;
; 0.396 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][114]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[114]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.637      ;
; 0.396 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][90]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[90]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][42]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[42]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.637      ;
; 0.396 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][53]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[53]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.637      ;
; 0.396 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][1]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[1]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][109]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[109]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][99]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[99]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][34]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[34]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][66]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[66]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.638      ;
; 0.398 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][107]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[107]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][45]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[45]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][69]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[69]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.639      ;
; 0.509 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[30]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[30]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.752      ;
; 0.538 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][123]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[123]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.782      ;
; 0.540 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[3]                                                              ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[61]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.088      ; 0.799      ;
; 0.540 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][62]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[62]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.781      ;
; 0.544 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][52]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[52]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.785      ;
; 0.547 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][79]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[79]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.790      ;
; 0.550 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[6]                                                              ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[47]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.462      ; 1.183      ;
; 0.552 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[6]                                                              ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[43]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.462      ; 1.185      ;
; 0.553 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][116]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[116]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.068      ; 0.792      ;
; 0.553 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][57]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[57]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.068      ; 0.792      ;
; 0.557 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][59]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[59]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.798      ;
; 0.558 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][118]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[118]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.801      ;
; 0.558 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][56]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[56]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.799      ;
; 0.558 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][117]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[117]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.068      ; 0.797      ;
; 0.559 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][60]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[60]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.800      ;
; 0.560 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][31]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[31]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.067      ; 0.798      ;
; 0.564 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][20]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[20]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.806      ;
; 0.566 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[29]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[29]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.088      ; 0.825      ;
; 0.569 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][65]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[65]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.810      ;
; 0.571 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[27]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[27]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.088      ; 0.830      ;
; 0.572 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][58]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[58]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.068      ; 0.811      ;
; 0.580 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][51]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[51]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.821      ;
; 0.580 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][40]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[40]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.821      ;
; 0.580 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][95]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[95]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.068      ; 0.819      ;
; 0.581 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[32]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[32]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.824      ;
; 0.581 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][91]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[91]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.823      ;
; 0.581 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][28]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[28]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.069      ; 0.821      ;
; 0.581 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][6]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[6]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.823      ;
; 0.581 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][48]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[48]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.822      ;
; 0.581 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][87]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[87]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.068      ; 0.820      ;
; 0.582 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][50]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[50]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.823      ;
; 0.583 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[31]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[31]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][43]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[43]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.824      ;
; 0.583 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][64]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[64]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.824      ;
; 0.583 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][113]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[113]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.824      ;
; 0.584 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[15]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[15]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][49]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[49]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.825      ;
; 0.584 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][26]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[26]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.069      ; 0.824      ;
; 0.585 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[1]                                                                           ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[12]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[12]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[13]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[13]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[22]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[22]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[17]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[17]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[11]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[11]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][115]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[115]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.070      ; 0.827      ;
; 0.586 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][30]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[30]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.069      ; 0.826      ;
; 0.587 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[18]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[18]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.830      ;
; 0.589 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[13]                                                             ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[14]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.087      ; 0.847      ;
; 0.590 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[15]                                                             ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[16]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.087      ; 0.848      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                                    ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.403 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; 0.000        ; 1.591      ; 2.408      ;
; 0.948 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; -0.500       ; 1.591      ; 2.453      ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clock_divide_half:clk_divide|clk ; -7.612 ; -13547.775    ;
; clk50                            ; -0.063 ; -0.063        ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; clock_divide_half:clk_divide|clk ; 0.173 ; 0.000         ;
; clk50                            ; 0.240 ; 0.000         ;
+----------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk50                            ; -3.000 ; -4.303        ;
; clock_divide_half:clk_divide|clk ; -1.000 ; -4191.000     ;
+----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divide_half:clk_divide|clk'                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -7.612 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.038     ; 8.561      ;
; -7.565 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.041     ; 8.511      ;
; -7.560 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[14] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.041     ; 8.506      ;
; -7.549 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.038     ; 8.498      ;
; -7.517 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[29] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.144      ; 8.648      ;
; -7.513 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[25] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.144      ; 8.644      ;
; -7.511 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[76]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.042     ; 8.456      ;
; -7.511 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[75]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.042     ; 8.456      ;
; -7.511 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[77]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.042     ; 8.456      ;
; -7.502 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.041     ; 8.448      ;
; -7.498 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[21] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.144      ; 8.629      ;
; -7.497 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[5]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.143      ; 8.627      ;
; -7.497 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[14] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.041     ; 8.443      ;
; -7.475 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[12] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.129      ; 8.591      ;
; -7.464 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[108]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.133      ; 8.584      ;
; -7.454 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[29] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.144      ; 8.585      ;
; -7.450 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[31] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.122      ; 8.559      ;
; -7.450 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[25] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.144      ; 8.581      ;
; -7.448 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[76]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.042     ; 8.393      ;
; -7.448 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[75]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.042     ; 8.393      ;
; -7.448 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[77]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.042     ; 8.393      ;
; -7.440 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[10] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.124      ; 8.551      ;
; -7.435 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[21] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.144      ; 8.566      ;
; -7.434 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[5]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.143      ; 8.564      ;
; -7.431 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[23] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.130      ; 8.548      ;
; -7.412 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.037     ; 8.362      ;
; -7.412 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[12] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.129      ; 8.528      ;
; -7.403 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[3]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.143      ; 8.533      ;
; -7.403 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.037     ; 8.353      ;
; -7.403 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[124]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.037     ; 8.353      ;
; -7.403 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[125]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.037     ; 8.353      ;
; -7.401 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[108]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.133      ; 8.521      ;
; -7.399 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[7]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.143      ; 8.529      ;
; -7.395 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[6]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.047     ; 8.335      ;
; -7.394 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.038     ; 8.343      ;
; -7.388 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[115] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.038     ; 8.337      ;
; -7.387 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[31] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.122      ; 8.496      ;
; -7.379 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[114]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.128      ; 8.494      ;
; -7.377 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[10] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.124      ; 8.488      ;
; -7.373 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[158]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.038     ; 8.322      ;
; -7.368 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[23] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.130      ; 8.485      ;
; -7.366 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[155]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.037     ; 8.316      ;
; -7.365 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.040     ; 8.312      ;
; -7.360 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[14] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.040     ; 8.307      ;
; -7.347 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.041     ; 8.293      ;
; -7.342 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[14] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.041     ; 8.288      ;
; -7.341 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[115] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.041     ; 8.287      ;
; -7.340 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[3]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.143      ; 8.470      ;
; -7.340 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.037     ; 8.290      ;
; -7.340 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[124]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.037     ; 8.290      ;
; -7.340 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[125]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.037     ; 8.290      ;
; -7.339 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[101]    ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.037     ; 8.289      ;
; -7.336 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[7]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.143      ; 8.466      ;
; -7.336 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[115] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[14] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.041     ; 8.282      ;
; -7.332 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[6]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.047     ; 8.272      ;
; -7.328 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[13] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.130      ; 8.445      ;
; -7.328 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[41]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.044     ; 8.271      ;
; -7.326 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[158]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.041     ; 8.272      ;
; -7.325 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[17] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.130      ; 8.442      ;
; -7.323 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[19] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.130      ; 8.440      ;
; -7.321 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[158]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[14] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.041     ; 8.267      ;
; -7.319 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[9]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.126      ; 8.432      ;
; -7.319 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[155]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[16] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.040     ; 8.266      ;
; -7.317 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[29] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.145      ; 8.449      ;
; -7.316 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[114]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.128      ; 8.431      ;
; -7.314 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[15] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.124      ; 8.425      ;
; -7.314 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[30] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.150      ; 8.451      ;
; -7.314 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[155]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[14] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.040     ; 8.261      ;
; -7.313 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[73]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.153      ; 8.453      ;
; -7.313 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[74]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.153      ; 8.453      ;
; -7.313 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[87]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.153      ; 8.453      ;
; -7.313 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[80]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.153      ; 8.453      ;
; -7.313 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[25] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.145      ; 8.445      ;
; -7.312 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[105]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.154      ; 8.453      ;
; -7.311 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[76]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.041     ; 8.257      ;
; -7.311 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[75]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.041     ; 8.257      ;
; -7.311 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[77]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.041     ; 8.257      ;
; -7.311 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[112] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.038     ; 8.260      ;
; -7.310 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[127]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.161      ; 8.458      ;
; -7.310 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[119]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.161      ; 8.458      ;
; -7.306 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[90]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.162      ; 8.455      ;
; -7.306 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[121]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.162      ; 8.455      ;
; -7.306 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[109]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.162      ; 8.455      ;
; -7.306 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[103]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.162      ; 8.455      ;
; -7.306 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[102]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.162      ; 8.455      ;
; -7.306 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[107]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.162      ; 8.455      ;
; -7.303 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[99]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.037     ; 8.253      ;
; -7.300 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[89]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.151      ; 8.438      ;
; -7.300 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.038     ; 8.249      ;
; -7.299 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[22] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.149      ; 8.435      ;
; -7.299 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[29] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.144      ; 8.430      ;
; -7.298 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[21] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.145      ; 8.430      ;
; -7.298 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[100]    ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[106]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.037     ; 8.248      ;
; -7.297 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[28] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.144      ; 8.428      ;
; -7.297 ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[102]    ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[5]  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.144      ; 8.428      ;
; -7.295 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[157]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[11] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.143      ; 8.425      ;
; -7.295 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[25] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.144      ; 8.426      ;
; -7.293 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[76]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.042     ; 8.238      ;
; -7.293 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[75]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.042     ; 8.238      ;
; -7.293 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[77]              ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.042     ; 8.238      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                                    ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.063 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; 0.500        ; 0.756      ; 1.401      ;
; 0.440  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; 1.000        ; 0.756      ; 1.398      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divide_half:clk_divide|clk'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.173 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.307      ;
; 0.181 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[0]                                                                           ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[0]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[44]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[44]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[33]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[33]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|dirty_bit_store[1][0] ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|dirty_bit_store[1][0] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|mem_write             ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|mem_write             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|w_addr[0]             ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|w_addr[0]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[0]          ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[0]          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[1]          ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[1]          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.188 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][106]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[106]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][82]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[82]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][2]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[2]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.312      ;
; 0.188 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][5]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[5]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][81]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[81]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][78]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[78]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][67]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[67]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][94]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[94]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][110]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[110]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][70]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[70]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][96]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[96]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][114]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[114]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][90]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[90]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][42]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[42]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][53]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[53]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][99]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[99]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][34]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[34]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][1]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[1]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][109]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[109]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][66]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[66]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][107]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[107]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][45]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[45]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][69]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[69]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.316      ;
; 0.249 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[30]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[30]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.375      ;
; 0.254 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][123]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[123]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.380      ;
; 0.255 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][62]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[62]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.379      ;
; 0.258 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][79]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[79]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][52]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[52]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.383      ;
; 0.260 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][116]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[116]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.038      ; 0.382      ;
; 0.261 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][118]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[118]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][57]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[57]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.038      ; 0.383      ;
; 0.262 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][59]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[59]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.386      ;
; 0.262 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][56]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[56]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.386      ;
; 0.263 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][60]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[60]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][117]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[117]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.038      ; 0.385      ;
; 0.264 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][20]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[20]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][31]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[31]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][65]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[65]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.039      ; 0.390      ;
; 0.269 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[3]                                                              ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[61]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.050      ; 0.403      ;
; 0.269 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][58]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[58]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.038      ; 0.391      ;
; 0.272 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][95]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[95]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.038      ; 0.394      ;
; 0.273 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][87]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[87]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.038      ; 0.395      ;
; 0.280 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[6]                                                              ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[47]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.239      ; 0.603      ;
; 0.282 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[6]                                                              ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[43]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.239      ; 0.605      ;
; 0.282 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[29]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[29]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.050      ; 0.416      ;
; 0.284 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[27]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[27]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.050      ; 0.418      ;
; 0.288 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[32]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[32]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.414      ;
; 0.289 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[12]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[12]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[13]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[13]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[17]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[17]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][51]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[51]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.413      ;
; 0.289 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][28]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[28]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.039      ; 0.412      ;
; 0.289 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][6]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[6]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][40]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[40]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.413      ;
; 0.290 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[1]                                                                           ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[31]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[31]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[22]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[22]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[15]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[15]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][91]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[91]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][48]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[48]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][50]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[50]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][49]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[49]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][26]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[26]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.039      ; 0.413      ;
; 0.291 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[11]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[11]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[18]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[18]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][113]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[113]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.415      ;
; 0.292 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][43]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[43]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][30]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[30]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.039      ; 0.415      ;
; 0.292 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][64]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[64]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.416      ;
; 0.293 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][115]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[115]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.040      ; 0.417      ;
; 0.295 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[13]                                                             ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[14]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.428      ;
; 0.295 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][98]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[98]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.420      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                                    ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.240 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; 0.000        ; 0.787      ; 1.246      ;
; 0.762 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; -0.500       ; 0.787      ; 1.268      ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+-----------------------------------+------------+-------+----------+---------+---------------------+
; Clock                             ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; -16.241    ; 0.173 ; N/A      ; N/A     ; -3.000              ;
;  clk50                            ; -0.583     ; 0.240 ; N/A      ; N/A     ; -3.000              ;
;  clock_divide_half:clk_divide|clk ; -16.241    ; 0.173 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                   ; -29821.458 ; 0.0   ; 0.0      ; 0.0     ; -5389.72            ;
;  clk50                            ; -0.583     ; 0.000 ; N/A      ; N/A     ; -4.303              ;
;  clock_divide_half:clk_divide|clk ; -29820.875 ; 0.000 ; N/A      ; N/A     ; -5385.435           ;
+-----------------------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; out1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rstn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk50                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                  ;
+----------------------------------+----------------------------------+-----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+-----------+----------+----------+----------+
; clock_divide_half:clk_divide|clk ; clk50                            ; 1         ; 1        ; 0        ; 0        ;
; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 314097693 ; 1472     ; 12834    ; 0        ;
+----------------------------------+----------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                   ;
+----------------------------------+----------------------------------+-----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+-----------+----------+----------+----------+
; clock_divide_half:clk_divide|clk ; clk50                            ; 1         ; 1        ; 0        ; 0        ;
; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 314097693 ; 1472     ; 12834    ; 0        ;
+----------------------------------+----------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 4192  ; 4192 ;
; Unconstrained Output Ports      ; 49    ; 49   ;
; Unconstrained Output Port Paths ; 196   ; 196  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                     ;
+----------------------------------+----------------------------------+------+-------------+
; Target                           ; Clock                            ; Type ; Status      ;
+----------------------------------+----------------------------------+------+-------------+
; clk50                            ; clk50                            ; Base ; Constrained ;
; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; Base ; Constrained ;
+----------------------------------+----------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rstn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rstn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Jan 01 22:58:12 2024
Info: Command: quartus_sta riscv_single_cycle_processor -c riscv_single_cycle_processor
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'riscv_single_cycle_processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divide_half:clk_divide|clk clock_divide_half:clk_divide|clk
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -16.241
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.241          -29820.875 clock_divide_half:clk_divide|clk 
    Info (332119):    -0.583              -0.583 clk50 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 clock_divide_half:clk_divide|clk 
    Info (332119):     0.472               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.285 clk50 
    Info (332119):    -1.285           -5385.435 clock_divide_half:clk_divide|clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.866
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.866          -27000.603 clock_divide_half:clk_divide|clk 
    Info (332119):    -0.470              -0.470 clk50 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 clock_divide_half:clk_divide|clk 
    Info (332119):     0.403               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.285 clk50 
    Info (332119):    -1.285           -5385.435 clock_divide_half:clk_divide|clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.612
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.612          -13547.775 clock_divide_half:clk_divide|clk 
    Info (332119):    -0.063              -0.063 clk50 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 clock_divide_half:clk_divide|clk 
    Info (332119):     0.240               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.303 clk50 
    Info (332119):    -1.000           -4191.000 clock_divide_half:clk_divide|clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4937 megabytes
    Info: Processing ended: Mon Jan 01 22:58:23 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


