this repo contains the files written and generated to synthesis an ASIC Chip
HDL Used : VHDL 
Tool : Alliance

Frame Decoder is a chip that gets serial data and decodes the frames to extract the address and data from those frames

To view the final Layout: use the graal tool and open the file "Placement_Routing/chip".
