
tft_lib.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085b8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08008740  08008740  00018740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800875c  0800875c  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  0800875c  0800875c  0001875c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008764  08008764  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008764  08008764  00018764  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008768  08008768  00018768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  0800876c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020094  2**0
                  CONTENTS
 10 .bss          00000888  20000094  20000094  00020094  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000091c  2000091c  00020094  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001dab7  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003fb7  00000000  00000000  0003db7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001268  00000000  00000000  00041b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000010e8  00000000  00000000  00042da0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023cc8  00000000  00000000  00043e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018bcc  00000000  00000000  00067b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc23c  00000000  00000000  0008071c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0014c958  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004e58  00000000  00000000  0014c9ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000094 	.word	0x20000094
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008728 	.word	0x08008728

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000098 	.word	0x20000098
 80001c4:	08008728 	.word	0x08008728

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b086      	sub	sp, #24
 80004c4:	af06      	add	r7, sp, #24
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80004c6:	f000 ff8f 	bl	80013e8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80004ca:	f000 f831 	bl	8000530 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80004ce:	f000 f963 	bl	8000798 <MX_GPIO_Init>
	MX_I2C1_Init();
 80004d2:	f000 f897 	bl	8000604 <MX_I2C1_Init>
	MX_I2S3_Init();
 80004d6:	f000 f8c3 	bl	8000660 <MX_I2S3_Init>
	MX_SPI1_Init();
 80004da:	f000 f8f1 	bl	80006c0 <MX_SPI1_Init>
	MX_USB_HOST_Init();
 80004de:	f007 fd11 	bl	8007f04 <MX_USB_HOST_Init>
	MX_SPI2_Init();
 80004e2:	f000 f923 	bl	800072c <MX_SPI2_Init>
	/* USER CODE BEGIN 2 */

	tft_init(&hspi2,
 80004e6:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80004ea:	9304      	str	r3, [sp, #16]
 80004ec:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80004f0:	9303      	str	r3, [sp, #12]
 80004f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80004f6:	9302      	str	r3, [sp, #8]
 80004f8:	4b0a      	ldr	r3, [pc, #40]	; (8000524 <main+0x64>)
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000500:	9300      	str	r3, [sp, #0]
 8000502:	4b08      	ldr	r3, [pc, #32]	; (8000524 <main+0x64>)
 8000504:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000508:	4907      	ldr	r1, [pc, #28]	; (8000528 <main+0x68>)
 800050a:	4808      	ldr	r0, [pc, #32]	; (800052c <main+0x6c>)
 800050c:	f000 fc56 	bl	8000dbc <tft_init>
	LCD_CS_GPIO_Port, LCD_CS_Pin,
	LCD_DC_GPIO_Port, LCD_DC_Pin,
	LCD_RST_GPIO_Port, LCD_RST_Pin, 480, 320);
	tft_set_rotation(4);
 8000510:	2004      	movs	r0, #4
 8000512:	f000 fd49 	bl	8000fa8 <tft_set_rotation>
	tft_fill_screen(COLOR_WHITE);
 8000516:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800051a:	f000 fe39 	bl	8001190 <tft_fill_screen>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */
		MX_USB_HOST_Process();
 800051e:	f007 fd17 	bl	8007f50 <MX_USB_HOST_Process>
 8000522:	e7fc      	b.n	800051e <main+0x5e>
 8000524:	40021000 	.word	0x40021000
 8000528:	40020400 	.word	0x40020400
 800052c:	200000e0 	.word	0x200000e0

08000530 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000530:	b580      	push	{r7, lr}
 8000532:	b094      	sub	sp, #80	; 0x50
 8000534:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000536:	f107 0320 	add.w	r3, r7, #32
 800053a:	2230      	movs	r2, #48	; 0x30
 800053c:	2100      	movs	r1, #0
 800053e:	4618      	mov	r0, r3
 8000540:	f008 f822 	bl	8008588 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000544:	f107 030c 	add.w	r3, r7, #12
 8000548:	2200      	movs	r2, #0
 800054a:	601a      	str	r2, [r3, #0]
 800054c:	605a      	str	r2, [r3, #4]
 800054e:	609a      	str	r2, [r3, #8]
 8000550:	60da      	str	r2, [r3, #12]
 8000552:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000554:	2300      	movs	r3, #0
 8000556:	60bb      	str	r3, [r7, #8]
 8000558:	4b28      	ldr	r3, [pc, #160]	; (80005fc <SystemClock_Config+0xcc>)
 800055a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800055c:	4a27      	ldr	r2, [pc, #156]	; (80005fc <SystemClock_Config+0xcc>)
 800055e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000562:	6413      	str	r3, [r2, #64]	; 0x40
 8000564:	4b25      	ldr	r3, [pc, #148]	; (80005fc <SystemClock_Config+0xcc>)
 8000566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000568:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800056c:	60bb      	str	r3, [r7, #8]
 800056e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000570:	2300      	movs	r3, #0
 8000572:	607b      	str	r3, [r7, #4]
 8000574:	4b22      	ldr	r3, [pc, #136]	; (8000600 <SystemClock_Config+0xd0>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a21      	ldr	r2, [pc, #132]	; (8000600 <SystemClock_Config+0xd0>)
 800057a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800057e:	6013      	str	r3, [r2, #0]
 8000580:	4b1f      	ldr	r3, [pc, #124]	; (8000600 <SystemClock_Config+0xd0>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000588:	607b      	str	r3, [r7, #4]
 800058a:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800058c:	2301      	movs	r3, #1
 800058e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000590:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000594:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000596:	2302      	movs	r3, #2
 8000598:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800059a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800059e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80005a0:	2308      	movs	r3, #8
 80005a2:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 80005a4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80005a8:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005aa:	2302      	movs	r3, #2
 80005ac:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 80005ae:	2307      	movs	r3, #7
 80005b0:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80005b2:	f107 0320 	add.w	r3, r7, #32
 80005b6:	4618      	mov	r0, r3
 80005b8:	f003 fdc8 	bl	800414c <HAL_RCC_OscConfig>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d001      	beq.n	80005c6 <SystemClock_Config+0x96>
		Error_Handler();
 80005c2:	f000 fa0b 	bl	80009dc <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80005c6:	230f      	movs	r3, #15
 80005c8:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ca:	2302      	movs	r3, #2
 80005cc:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ce:	2300      	movs	r3, #0
 80005d0:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005d2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005d6:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005dc:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80005de:	f107 030c 	add.w	r3, r7, #12
 80005e2:	2105      	movs	r1, #5
 80005e4:	4618      	mov	r0, r3
 80005e6:	f004 f829 	bl	800463c <HAL_RCC_ClockConfig>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d001      	beq.n	80005f4 <SystemClock_Config+0xc4>
		Error_Handler();
 80005f0:	f000 f9f4 	bl	80009dc <Error_Handler>
	}
}
 80005f4:	bf00      	nop
 80005f6:	3750      	adds	r7, #80	; 0x50
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	40023800 	.word	0x40023800
 8000600:	40007000 	.word	0x40007000

08000604 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000608:	4b12      	ldr	r3, [pc, #72]	; (8000654 <MX_I2C1_Init+0x50>)
 800060a:	4a13      	ldr	r2, [pc, #76]	; (8000658 <MX_I2C1_Init+0x54>)
 800060c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 800060e:	4b11      	ldr	r3, [pc, #68]	; (8000654 <MX_I2C1_Init+0x50>)
 8000610:	4a12      	ldr	r2, [pc, #72]	; (800065c <MX_I2C1_Init+0x58>)
 8000612:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000614:	4b0f      	ldr	r3, [pc, #60]	; (8000654 <MX_I2C1_Init+0x50>)
 8000616:	2200      	movs	r2, #0
 8000618:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800061a:	4b0e      	ldr	r3, [pc, #56]	; (8000654 <MX_I2C1_Init+0x50>)
 800061c:	2200      	movs	r2, #0
 800061e:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000620:	4b0c      	ldr	r3, [pc, #48]	; (8000654 <MX_I2C1_Init+0x50>)
 8000622:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000626:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000628:	4b0a      	ldr	r3, [pc, #40]	; (8000654 <MX_I2C1_Init+0x50>)
 800062a:	2200      	movs	r2, #0
 800062c:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800062e:	4b09      	ldr	r3, [pc, #36]	; (8000654 <MX_I2C1_Init+0x50>)
 8000630:	2200      	movs	r2, #0
 8000632:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000634:	4b07      	ldr	r3, [pc, #28]	; (8000654 <MX_I2C1_Init+0x50>)
 8000636:	2200      	movs	r2, #0
 8000638:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800063a:	4b06      	ldr	r3, [pc, #24]	; (8000654 <MX_I2C1_Init+0x50>)
 800063c:	2200      	movs	r2, #0
 800063e:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000640:	4804      	ldr	r0, [pc, #16]	; (8000654 <MX_I2C1_Init+0x50>)
 8000642:	f002 ff9f 	bl	8003584 <HAL_I2C_Init>
 8000646:	4603      	mov	r3, r0
 8000648:	2b00      	cmp	r3, #0
 800064a:	d001      	beq.n	8000650 <MX_I2C1_Init+0x4c>
		Error_Handler();
 800064c:	f000 f9c6 	bl	80009dc <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000650:	bf00      	nop
 8000652:	bd80      	pop	{r7, pc}
 8000654:	20000138 	.word	0x20000138
 8000658:	40005400 	.word	0x40005400
 800065c:	000186a0 	.word	0x000186a0

08000660 <MX_I2S3_Init>:
/**
 * @brief I2S3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S3_Init(void) {
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
	/* USER CODE END I2S3_Init 0 */

	/* USER CODE BEGIN I2S3_Init 1 */

	/* USER CODE END I2S3_Init 1 */
	hi2s3.Instance = SPI3;
 8000664:	4b13      	ldr	r3, [pc, #76]	; (80006b4 <MX_I2S3_Init+0x54>)
 8000666:	4a14      	ldr	r2, [pc, #80]	; (80006b8 <MX_I2S3_Init+0x58>)
 8000668:	601a      	str	r2, [r3, #0]
	hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800066a:	4b12      	ldr	r3, [pc, #72]	; (80006b4 <MX_I2S3_Init+0x54>)
 800066c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000670:	605a      	str	r2, [r3, #4]
	hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000672:	4b10      	ldr	r3, [pc, #64]	; (80006b4 <MX_I2S3_Init+0x54>)
 8000674:	2200      	movs	r2, #0
 8000676:	609a      	str	r2, [r3, #8]
	hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000678:	4b0e      	ldr	r3, [pc, #56]	; (80006b4 <MX_I2S3_Init+0x54>)
 800067a:	2200      	movs	r2, #0
 800067c:	60da      	str	r2, [r3, #12]
	hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800067e:	4b0d      	ldr	r3, [pc, #52]	; (80006b4 <MX_I2S3_Init+0x54>)
 8000680:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000684:	611a      	str	r2, [r3, #16]
	hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000686:	4b0b      	ldr	r3, [pc, #44]	; (80006b4 <MX_I2S3_Init+0x54>)
 8000688:	4a0c      	ldr	r2, [pc, #48]	; (80006bc <MX_I2S3_Init+0x5c>)
 800068a:	615a      	str	r2, [r3, #20]
	hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800068c:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <MX_I2S3_Init+0x54>)
 800068e:	2200      	movs	r2, #0
 8000690:	619a      	str	r2, [r3, #24]
	hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000692:	4b08      	ldr	r3, [pc, #32]	; (80006b4 <MX_I2S3_Init+0x54>)
 8000694:	2200      	movs	r2, #0
 8000696:	61da      	str	r2, [r3, #28]
	hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000698:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <MX_I2S3_Init+0x54>)
 800069a:	2200      	movs	r2, #0
 800069c:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s3) != HAL_OK) {
 800069e:	4805      	ldr	r0, [pc, #20]	; (80006b4 <MX_I2S3_Init+0x54>)
 80006a0:	f003 f8b4 	bl	800380c <HAL_I2S_Init>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <MX_I2S3_Init+0x4e>
		Error_Handler();
 80006aa:	f000 f997 	bl	80009dc <Error_Handler>
	}
	/* USER CODE BEGIN I2S3_Init 2 */

	/* USER CODE END I2S3_Init 2 */

}
 80006ae:	bf00      	nop
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	200001e4 	.word	0x200001e4
 80006b8:	40003c00 	.word	0x40003c00
 80006bc:	00017700 	.word	0x00017700

080006c0 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80006c4:	4b17      	ldr	r3, [pc, #92]	; (8000724 <MX_SPI1_Init+0x64>)
 80006c6:	4a18      	ldr	r2, [pc, #96]	; (8000728 <MX_SPI1_Init+0x68>)
 80006c8:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80006ca:	4b16      	ldr	r3, [pc, #88]	; (8000724 <MX_SPI1_Init+0x64>)
 80006cc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006d0:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006d2:	4b14      	ldr	r3, [pc, #80]	; (8000724 <MX_SPI1_Init+0x64>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006d8:	4b12      	ldr	r3, [pc, #72]	; (8000724 <MX_SPI1_Init+0x64>)
 80006da:	2200      	movs	r2, #0
 80006dc:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006de:	4b11      	ldr	r3, [pc, #68]	; (8000724 <MX_SPI1_Init+0x64>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006e4:	4b0f      	ldr	r3, [pc, #60]	; (8000724 <MX_SPI1_Init+0x64>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80006ea:	4b0e      	ldr	r3, [pc, #56]	; (8000724 <MX_SPI1_Init+0x64>)
 80006ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006f0:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006f2:	4b0c      	ldr	r3, [pc, #48]	; (8000724 <MX_SPI1_Init+0x64>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006f8:	4b0a      	ldr	r3, [pc, #40]	; (8000724 <MX_SPI1_Init+0x64>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006fe:	4b09      	ldr	r3, [pc, #36]	; (8000724 <MX_SPI1_Init+0x64>)
 8000700:	2200      	movs	r2, #0
 8000702:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000704:	4b07      	ldr	r3, [pc, #28]	; (8000724 <MX_SPI1_Init+0x64>)
 8000706:	2200      	movs	r2, #0
 8000708:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 800070a:	4b06      	ldr	r3, [pc, #24]	; (8000724 <MX_SPI1_Init+0x64>)
 800070c:	220a      	movs	r2, #10
 800070e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000710:	4804      	ldr	r0, [pc, #16]	; (8000724 <MX_SPI1_Init+0x64>)
 8000712:	f004 fabb 	bl	8004c8c <HAL_SPI_Init>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <MX_SPI1_Init+0x60>
		Error_Handler();
 800071c:	f000 f95e 	bl	80009dc <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000720:	bf00      	nop
 8000722:	bd80      	pop	{r7, pc}
 8000724:	2000018c 	.word	0x2000018c
 8000728:	40013000 	.word	0x40013000

0800072c <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8000730:	4b17      	ldr	r3, [pc, #92]	; (8000790 <MX_SPI2_Init+0x64>)
 8000732:	4a18      	ldr	r2, [pc, #96]	; (8000794 <MX_SPI2_Init+0x68>)
 8000734:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8000736:	4b16      	ldr	r3, [pc, #88]	; (8000790 <MX_SPI2_Init+0x64>)
 8000738:	f44f 7282 	mov.w	r2, #260	; 0x104
 800073c:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800073e:	4b14      	ldr	r3, [pc, #80]	; (8000790 <MX_SPI2_Init+0x64>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000744:	4b12      	ldr	r3, [pc, #72]	; (8000790 <MX_SPI2_Init+0x64>)
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800074a:	4b11      	ldr	r3, [pc, #68]	; (8000790 <MX_SPI2_Init+0x64>)
 800074c:	2200      	movs	r2, #0
 800074e:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000750:	4b0f      	ldr	r3, [pc, #60]	; (8000790 <MX_SPI2_Init+0x64>)
 8000752:	2200      	movs	r2, #0
 8000754:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8000756:	4b0e      	ldr	r3, [pc, #56]	; (8000790 <MX_SPI2_Init+0x64>)
 8000758:	f44f 7200 	mov.w	r2, #512	; 0x200
 800075c:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800075e:	4b0c      	ldr	r3, [pc, #48]	; (8000790 <MX_SPI2_Init+0x64>)
 8000760:	2200      	movs	r2, #0
 8000762:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000764:	4b0a      	ldr	r3, [pc, #40]	; (8000790 <MX_SPI2_Init+0x64>)
 8000766:	2200      	movs	r2, #0
 8000768:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800076a:	4b09      	ldr	r3, [pc, #36]	; (8000790 <MX_SPI2_Init+0x64>)
 800076c:	2200      	movs	r2, #0
 800076e:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000770:	4b07      	ldr	r3, [pc, #28]	; (8000790 <MX_SPI2_Init+0x64>)
 8000772:	2200      	movs	r2, #0
 8000774:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 8000776:	4b06      	ldr	r3, [pc, #24]	; (8000790 <MX_SPI2_Init+0x64>)
 8000778:	220a      	movs	r2, #10
 800077a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 800077c:	4804      	ldr	r0, [pc, #16]	; (8000790 <MX_SPI2_Init+0x64>)
 800077e:	f004 fa85 	bl	8004c8c <HAL_SPI_Init>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_SPI2_Init+0x60>
		Error_Handler();
 8000788:	f000 f928 	bl	80009dc <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 800078c:	bf00      	nop
 800078e:	bd80      	pop	{r7, pc}
 8000790:	200000e0 	.word	0x200000e0
 8000794:	40003800 	.word	0x40003800

08000798 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000798:	b580      	push	{r7, lr}
 800079a:	b08c      	sub	sp, #48	; 0x30
 800079c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800079e:	f107 031c 	add.w	r3, r7, #28
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
 80007a6:	605a      	str	r2, [r3, #4]
 80007a8:	609a      	str	r2, [r3, #8]
 80007aa:	60da      	str	r2, [r3, #12]
 80007ac:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	61bb      	str	r3, [r7, #24]
 80007b2:	4b84      	ldr	r3, [pc, #528]	; (80009c4 <MX_GPIO_Init+0x22c>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	4a83      	ldr	r2, [pc, #524]	; (80009c4 <MX_GPIO_Init+0x22c>)
 80007b8:	f043 0310 	orr.w	r3, r3, #16
 80007bc:	6313      	str	r3, [r2, #48]	; 0x30
 80007be:	4b81      	ldr	r3, [pc, #516]	; (80009c4 <MX_GPIO_Init+0x22c>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	f003 0310 	and.w	r3, r3, #16
 80007c6:	61bb      	str	r3, [r7, #24]
 80007c8:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80007ca:	2300      	movs	r3, #0
 80007cc:	617b      	str	r3, [r7, #20]
 80007ce:	4b7d      	ldr	r3, [pc, #500]	; (80009c4 <MX_GPIO_Init+0x22c>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	4a7c      	ldr	r2, [pc, #496]	; (80009c4 <MX_GPIO_Init+0x22c>)
 80007d4:	f043 0304 	orr.w	r3, r3, #4
 80007d8:	6313      	str	r3, [r2, #48]	; 0x30
 80007da:	4b7a      	ldr	r3, [pc, #488]	; (80009c4 <MX_GPIO_Init+0x22c>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	f003 0304 	and.w	r3, r3, #4
 80007e2:	617b      	str	r3, [r7, #20]
 80007e4:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80007e6:	2300      	movs	r3, #0
 80007e8:	613b      	str	r3, [r7, #16]
 80007ea:	4b76      	ldr	r3, [pc, #472]	; (80009c4 <MX_GPIO_Init+0x22c>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	4a75      	ldr	r2, [pc, #468]	; (80009c4 <MX_GPIO_Init+0x22c>)
 80007f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007f4:	6313      	str	r3, [r2, #48]	; 0x30
 80007f6:	4b73      	ldr	r3, [pc, #460]	; (80009c4 <MX_GPIO_Init+0x22c>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007fe:	613b      	str	r3, [r7, #16]
 8000800:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	60fb      	str	r3, [r7, #12]
 8000806:	4b6f      	ldr	r3, [pc, #444]	; (80009c4 <MX_GPIO_Init+0x22c>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	4a6e      	ldr	r2, [pc, #440]	; (80009c4 <MX_GPIO_Init+0x22c>)
 800080c:	f043 0301 	orr.w	r3, r3, #1
 8000810:	6313      	str	r3, [r2, #48]	; 0x30
 8000812:	4b6c      	ldr	r3, [pc, #432]	; (80009c4 <MX_GPIO_Init+0x22c>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	f003 0301 	and.w	r3, r3, #1
 800081a:	60fb      	str	r3, [r7, #12]
 800081c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	60bb      	str	r3, [r7, #8]
 8000822:	4b68      	ldr	r3, [pc, #416]	; (80009c4 <MX_GPIO_Init+0x22c>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	4a67      	ldr	r2, [pc, #412]	; (80009c4 <MX_GPIO_Init+0x22c>)
 8000828:	f043 0302 	orr.w	r3, r3, #2
 800082c:	6313      	str	r3, [r2, #48]	; 0x30
 800082e:	4b65      	ldr	r3, [pc, #404]	; (80009c4 <MX_GPIO_Init+0x22c>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	f003 0302 	and.w	r3, r3, #2
 8000836:	60bb      	str	r3, [r7, #8]
 8000838:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	607b      	str	r3, [r7, #4]
 800083e:	4b61      	ldr	r3, [pc, #388]	; (80009c4 <MX_GPIO_Init+0x22c>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000842:	4a60      	ldr	r2, [pc, #384]	; (80009c4 <MX_GPIO_Init+0x22c>)
 8000844:	f043 0308 	orr.w	r3, r3, #8
 8000848:	6313      	str	r3, [r2, #48]	; 0x30
 800084a:	4b5e      	ldr	r3, [pc, #376]	; (80009c4 <MX_GPIO_Init+0x22c>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	f003 0308 	and.w	r3, r3, #8
 8000852:	607b      	str	r3, [r7, #4]
 8000854:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin | LCD_DC_Pin | LCD_RST_Pin,
 8000856:	2200      	movs	r2, #0
 8000858:	f24a 0108 	movw	r1, #40968	; 0xa008
 800085c:	485a      	ldr	r0, [pc, #360]	; (80009c8 <MX_GPIO_Init+0x230>)
 800085e:	f001 f907 	bl	8001a70 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 8000862:	2201      	movs	r2, #1
 8000864:	2101      	movs	r1, #1
 8000866:	4859      	ldr	r0, [pc, #356]	; (80009cc <MX_GPIO_Init+0x234>)
 8000868:	f001 f902 	bl	8001a70 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, TP_CS_Pin | LCD_CS_Pin, GPIO_PIN_RESET);
 800086c:	2200      	movs	r2, #0
 800086e:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8000872:	4857      	ldr	r0, [pc, #348]	; (80009d0 <MX_GPIO_Init+0x238>)
 8000874:	f001 f8fc 	bl	8001a70 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 8000878:	2200      	movs	r2, #0
 800087a:	f24f 0110 	movw	r1, #61456	; 0xf010
 800087e:	4855      	ldr	r0, [pc, #340]	; (80009d4 <MX_GPIO_Init+0x23c>)
 8000880:	f001 f8f6 	bl	8001a70 <HAL_GPIO_WritePin>
			LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : CS_I2C_SPI_Pin LCD_DC_Pin LCD_RST_Pin */
	GPIO_InitStruct.Pin = CS_I2C_SPI_Pin | LCD_DC_Pin | LCD_RST_Pin;
 8000884:	f24a 0308 	movw	r3, #40968	; 0xa008
 8000888:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800088a:	2301      	movs	r3, #1
 800088c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	2300      	movs	r3, #0
 8000890:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000892:	2300      	movs	r3, #0
 8000894:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000896:	f107 031c 	add.w	r3, r7, #28
 800089a:	4619      	mov	r1, r3
 800089c:	484a      	ldr	r0, [pc, #296]	; (80009c8 <MX_GPIO_Init+0x230>)
 800089e:	f000 ff4b 	bl	8001738 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008a2:	2301      	movs	r3, #1
 80008a4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a6:	2301      	movs	r3, #1
 80008a8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008aa:	2300      	movs	r3, #0
 80008ac:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ae:	2300      	movs	r3, #0
 80008b0:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008b2:	f107 031c 	add.w	r3, r7, #28
 80008b6:	4619      	mov	r1, r3
 80008b8:	4844      	ldr	r0, [pc, #272]	; (80009cc <MX_GPIO_Init+0x234>)
 80008ba:	f000 ff3d 	bl	8001738 <HAL_GPIO_Init>

	/*Configure GPIO pin : PDM_OUT_Pin */
	GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008be:	2308      	movs	r3, #8
 80008c0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c2:	2302      	movs	r3, #2
 80008c4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ca:	2300      	movs	r3, #0
 80008cc:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008ce:	2305      	movs	r3, #5
 80008d0:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008d2:	f107 031c 	add.w	r3, r7, #28
 80008d6:	4619      	mov	r1, r3
 80008d8:	483c      	ldr	r0, [pc, #240]	; (80009cc <MX_GPIO_Init+0x234>)
 80008da:	f000 ff2d 	bl	8001738 <HAL_GPIO_Init>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80008de:	2301      	movs	r3, #1
 80008e0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008e2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80008e6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e8:	2300      	movs	r3, #0
 80008ea:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008ec:	f107 031c 	add.w	r3, r7, #28
 80008f0:	4619      	mov	r1, r3
 80008f2:	4839      	ldr	r0, [pc, #228]	; (80009d8 <MX_GPIO_Init+0x240>)
 80008f4:	f000 ff20 	bl	8001738 <HAL_GPIO_Init>

	/*Configure GPIO pin : BOOT1_Pin */
	GPIO_InitStruct.Pin = BOOT1_Pin;
 80008f8:	2304      	movs	r3, #4
 80008fa:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008fc:	2300      	movs	r3, #0
 80008fe:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000900:	2300      	movs	r3, #0
 8000902:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000904:	f107 031c 	add.w	r3, r7, #28
 8000908:	4619      	mov	r1, r3
 800090a:	4831      	ldr	r0, [pc, #196]	; (80009d0 <MX_GPIO_Init+0x238>)
 800090c:	f000 ff14 	bl	8001738 <HAL_GPIO_Init>

	/*Configure GPIO pin : TP_IRQ_Pin */
	GPIO_InitStruct.Pin = TP_IRQ_Pin;
 8000910:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000914:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000916:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800091a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091c:	2300      	movs	r3, #0
 800091e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(TP_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000920:	f107 031c 	add.w	r3, r7, #28
 8000924:	4619      	mov	r1, r3
 8000926:	4828      	ldr	r0, [pc, #160]	; (80009c8 <MX_GPIO_Init+0x230>)
 8000928:	f000 ff06 	bl	8001738 <HAL_GPIO_Init>

	/*Configure GPIO pin : CLK_IN_Pin */
	GPIO_InitStruct.Pin = CLK_IN_Pin;
 800092c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000930:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000932:	2302      	movs	r3, #2
 8000934:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000936:	2300      	movs	r3, #0
 8000938:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093a:	2300      	movs	r3, #0
 800093c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800093e:	2305      	movs	r3, #5
 8000940:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000942:	f107 031c 	add.w	r3, r7, #28
 8000946:	4619      	mov	r1, r3
 8000948:	4821      	ldr	r0, [pc, #132]	; (80009d0 <MX_GPIO_Init+0x238>)
 800094a:	f000 fef5 	bl	8001738 <HAL_GPIO_Init>

	/*Configure GPIO pins : TP_CS_Pin LCD_CS_Pin */
	GPIO_InitStruct.Pin = TP_CS_Pin | LCD_CS_Pin;
 800094e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000952:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000954:	2301      	movs	r3, #1
 8000956:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000958:	2300      	movs	r3, #0
 800095a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095c:	2300      	movs	r3, #0
 800095e:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000960:	f107 031c 	add.w	r3, r7, #28
 8000964:	4619      	mov	r1, r3
 8000966:	481a      	ldr	r0, [pc, #104]	; (80009d0 <MX_GPIO_Init+0x238>)
 8000968:	f000 fee6 	bl	8001738 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
	 Audio_RST_Pin */
	GPIO_InitStruct.Pin = LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin;
 800096c:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000970:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000972:	2301      	movs	r3, #1
 8000974:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000976:	2300      	movs	r3, #0
 8000978:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097a:	2300      	movs	r3, #0
 800097c:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800097e:	f107 031c 	add.w	r3, r7, #28
 8000982:	4619      	mov	r1, r3
 8000984:	4813      	ldr	r0, [pc, #76]	; (80009d4 <MX_GPIO_Init+0x23c>)
 8000986:	f000 fed7 	bl	8001738 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800098a:	2320      	movs	r3, #32
 800098c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800098e:	2300      	movs	r3, #0
 8000990:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000996:	f107 031c 	add.w	r3, r7, #28
 800099a:	4619      	mov	r1, r3
 800099c:	480d      	ldr	r0, [pc, #52]	; (80009d4 <MX_GPIO_Init+0x23c>)
 800099e:	f000 fecb 	bl	8001738 <HAL_GPIO_Init>

	/*Configure GPIO pin : MEMS_INT2_Pin */
	GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80009a2:	2302      	movs	r3, #2
 80009a4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009a6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009aa:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ac:	2300      	movs	r3, #0
 80009ae:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009b0:	f107 031c 	add.w	r3, r7, #28
 80009b4:	4619      	mov	r1, r3
 80009b6:	4804      	ldr	r0, [pc, #16]	; (80009c8 <MX_GPIO_Init+0x230>)
 80009b8:	f000 febe 	bl	8001738 <HAL_GPIO_Init>

}
 80009bc:	bf00      	nop
 80009be:	3730      	adds	r7, #48	; 0x30
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	40023800 	.word	0x40023800
 80009c8:	40021000 	.word	0x40021000
 80009cc:	40020800 	.word	0x40020800
 80009d0:	40020400 	.word	0x40020400
 80009d4:	40020c00 	.word	0x40020c00
 80009d8:	40020000 	.word	0x40020000

080009dc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009e0:	b672      	cpsid	i
}
 80009e2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80009e4:	e7fe      	b.n	80009e4 <Error_Handler+0x8>
	...

080009e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ee:	2300      	movs	r3, #0
 80009f0:	607b      	str	r3, [r7, #4]
 80009f2:	4b10      	ldr	r3, [pc, #64]	; (8000a34 <HAL_MspInit+0x4c>)
 80009f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009f6:	4a0f      	ldr	r2, [pc, #60]	; (8000a34 <HAL_MspInit+0x4c>)
 80009f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009fc:	6453      	str	r3, [r2, #68]	; 0x44
 80009fe:	4b0d      	ldr	r3, [pc, #52]	; (8000a34 <HAL_MspInit+0x4c>)
 8000a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a06:	607b      	str	r3, [r7, #4]
 8000a08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	603b      	str	r3, [r7, #0]
 8000a0e:	4b09      	ldr	r3, [pc, #36]	; (8000a34 <HAL_MspInit+0x4c>)
 8000a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a12:	4a08      	ldr	r2, [pc, #32]	; (8000a34 <HAL_MspInit+0x4c>)
 8000a14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a18:	6413      	str	r3, [r2, #64]	; 0x40
 8000a1a:	4b06      	ldr	r3, [pc, #24]	; (8000a34 <HAL_MspInit+0x4c>)
 8000a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a22:	603b      	str	r3, [r7, #0]
 8000a24:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a26:	2007      	movs	r0, #7
 8000a28:	f000 fe44 	bl	80016b4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a2c:	bf00      	nop
 8000a2e:	3708      	adds	r7, #8
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	40023800 	.word	0x40023800

08000a38 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b08a      	sub	sp, #40	; 0x28
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a40:	f107 0314 	add.w	r3, r7, #20
 8000a44:	2200      	movs	r2, #0
 8000a46:	601a      	str	r2, [r3, #0]
 8000a48:	605a      	str	r2, [r3, #4]
 8000a4a:	609a      	str	r2, [r3, #8]
 8000a4c:	60da      	str	r2, [r3, #12]
 8000a4e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a19      	ldr	r2, [pc, #100]	; (8000abc <HAL_I2C_MspInit+0x84>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d12c      	bne.n	8000ab4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	613b      	str	r3, [r7, #16]
 8000a5e:	4b18      	ldr	r3, [pc, #96]	; (8000ac0 <HAL_I2C_MspInit+0x88>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a62:	4a17      	ldr	r2, [pc, #92]	; (8000ac0 <HAL_I2C_MspInit+0x88>)
 8000a64:	f043 0302 	orr.w	r3, r3, #2
 8000a68:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6a:	4b15      	ldr	r3, [pc, #84]	; (8000ac0 <HAL_I2C_MspInit+0x88>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6e:	f003 0302 	and.w	r3, r3, #2
 8000a72:	613b      	str	r3, [r7, #16]
 8000a74:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a76:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000a7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a7c:	2312      	movs	r3, #18
 8000a7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a80:	2301      	movs	r3, #1
 8000a82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a84:	2300      	movs	r3, #0
 8000a86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a88:	2304      	movs	r3, #4
 8000a8a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a8c:	f107 0314 	add.w	r3, r7, #20
 8000a90:	4619      	mov	r1, r3
 8000a92:	480c      	ldr	r0, [pc, #48]	; (8000ac4 <HAL_I2C_MspInit+0x8c>)
 8000a94:	f000 fe50 	bl	8001738 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a98:	2300      	movs	r3, #0
 8000a9a:	60fb      	str	r3, [r7, #12]
 8000a9c:	4b08      	ldr	r3, [pc, #32]	; (8000ac0 <HAL_I2C_MspInit+0x88>)
 8000a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa0:	4a07      	ldr	r2, [pc, #28]	; (8000ac0 <HAL_I2C_MspInit+0x88>)
 8000aa2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000aa6:	6413      	str	r3, [r2, #64]	; 0x40
 8000aa8:	4b05      	ldr	r3, [pc, #20]	; (8000ac0 <HAL_I2C_MspInit+0x88>)
 8000aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ab0:	60fb      	str	r3, [r7, #12]
 8000ab2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000ab4:	bf00      	nop
 8000ab6:	3728      	adds	r7, #40	; 0x28
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	40005400 	.word	0x40005400
 8000ac0:	40023800 	.word	0x40023800
 8000ac4:	40020400 	.word	0x40020400

08000ac8 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b08e      	sub	sp, #56	; 0x38
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	601a      	str	r2, [r3, #0]
 8000ad8:	605a      	str	r2, [r3, #4]
 8000ada:	609a      	str	r2, [r3, #8]
 8000adc:	60da      	str	r2, [r3, #12]
 8000ade:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ae0:	f107 0314 	add.w	r3, r7, #20
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	601a      	str	r2, [r3, #0]
 8000ae8:	605a      	str	r2, [r3, #4]
 8000aea:	609a      	str	r2, [r3, #8]
 8000aec:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4a31      	ldr	r2, [pc, #196]	; (8000bb8 <HAL_I2S_MspInit+0xf0>)
 8000af4:	4293      	cmp	r3, r2
 8000af6:	d15a      	bne.n	8000bae <HAL_I2S_MspInit+0xe6>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000af8:	2301      	movs	r3, #1
 8000afa:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000afc:	23c0      	movs	r3, #192	; 0xc0
 8000afe:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000b00:	2302      	movs	r3, #2
 8000b02:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b04:	f107 0314 	add.w	r3, r7, #20
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f003 ff7f 	bl	8004a0c <HAL_RCCEx_PeriphCLKConfig>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000b14:	f7ff ff62 	bl	80009dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b18:	2300      	movs	r3, #0
 8000b1a:	613b      	str	r3, [r7, #16]
 8000b1c:	4b27      	ldr	r3, [pc, #156]	; (8000bbc <HAL_I2S_MspInit+0xf4>)
 8000b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b20:	4a26      	ldr	r2, [pc, #152]	; (8000bbc <HAL_I2S_MspInit+0xf4>)
 8000b22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b26:	6413      	str	r3, [r2, #64]	; 0x40
 8000b28:	4b24      	ldr	r3, [pc, #144]	; (8000bbc <HAL_I2S_MspInit+0xf4>)
 8000b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b30:	613b      	str	r3, [r7, #16]
 8000b32:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b34:	2300      	movs	r3, #0
 8000b36:	60fb      	str	r3, [r7, #12]
 8000b38:	4b20      	ldr	r3, [pc, #128]	; (8000bbc <HAL_I2S_MspInit+0xf4>)
 8000b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3c:	4a1f      	ldr	r2, [pc, #124]	; (8000bbc <HAL_I2S_MspInit+0xf4>)
 8000b3e:	f043 0301 	orr.w	r3, r3, #1
 8000b42:	6313      	str	r3, [r2, #48]	; 0x30
 8000b44:	4b1d      	ldr	r3, [pc, #116]	; (8000bbc <HAL_I2S_MspInit+0xf4>)
 8000b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b48:	f003 0301 	and.w	r3, r3, #1
 8000b4c:	60fb      	str	r3, [r7, #12]
 8000b4e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b50:	2300      	movs	r3, #0
 8000b52:	60bb      	str	r3, [r7, #8]
 8000b54:	4b19      	ldr	r3, [pc, #100]	; (8000bbc <HAL_I2S_MspInit+0xf4>)
 8000b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b58:	4a18      	ldr	r2, [pc, #96]	; (8000bbc <HAL_I2S_MspInit+0xf4>)
 8000b5a:	f043 0304 	orr.w	r3, r3, #4
 8000b5e:	6313      	str	r3, [r2, #48]	; 0x30
 8000b60:	4b16      	ldr	r3, [pc, #88]	; (8000bbc <HAL_I2S_MspInit+0xf4>)
 8000b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b64:	f003 0304 	and.w	r3, r3, #4
 8000b68:	60bb      	str	r3, [r7, #8]
 8000b6a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000b6c:	2310      	movs	r3, #16
 8000b6e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b70:	2302      	movs	r3, #2
 8000b72:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b74:	2300      	movs	r3, #0
 8000b76:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b7c:	2306      	movs	r3, #6
 8000b7e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000b80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b84:	4619      	mov	r1, r3
 8000b86:	480e      	ldr	r0, [pc, #56]	; (8000bc0 <HAL_I2S_MspInit+0xf8>)
 8000b88:	f000 fdd6 	bl	8001738 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000b8c:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000b90:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b92:	2302      	movs	r3, #2
 8000b94:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b96:	2300      	movs	r3, #0
 8000b98:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b9e:	2306      	movs	r3, #6
 8000ba0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ba2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4806      	ldr	r0, [pc, #24]	; (8000bc4 <HAL_I2S_MspInit+0xfc>)
 8000baa:	f000 fdc5 	bl	8001738 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000bae:	bf00      	nop
 8000bb0:	3738      	adds	r7, #56	; 0x38
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	40003c00 	.word	0x40003c00
 8000bbc:	40023800 	.word	0x40023800
 8000bc0:	40020000 	.word	0x40020000
 8000bc4:	40020800 	.word	0x40020800

08000bc8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b08c      	sub	sp, #48	; 0x30
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd0:	f107 031c 	add.w	r3, r7, #28
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	601a      	str	r2, [r3, #0]
 8000bd8:	605a      	str	r2, [r3, #4]
 8000bda:	609a      	str	r2, [r3, #8]
 8000bdc:	60da      	str	r2, [r3, #12]
 8000bde:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a32      	ldr	r2, [pc, #200]	; (8000cb0 <HAL_SPI_MspInit+0xe8>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d12c      	bne.n	8000c44 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000bea:	2300      	movs	r3, #0
 8000bec:	61bb      	str	r3, [r7, #24]
 8000bee:	4b31      	ldr	r3, [pc, #196]	; (8000cb4 <HAL_SPI_MspInit+0xec>)
 8000bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bf2:	4a30      	ldr	r2, [pc, #192]	; (8000cb4 <HAL_SPI_MspInit+0xec>)
 8000bf4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000bf8:	6453      	str	r3, [r2, #68]	; 0x44
 8000bfa:	4b2e      	ldr	r3, [pc, #184]	; (8000cb4 <HAL_SPI_MspInit+0xec>)
 8000bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bfe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c02:	61bb      	str	r3, [r7, #24]
 8000c04:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	617b      	str	r3, [r7, #20]
 8000c0a:	4b2a      	ldr	r3, [pc, #168]	; (8000cb4 <HAL_SPI_MspInit+0xec>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0e:	4a29      	ldr	r2, [pc, #164]	; (8000cb4 <HAL_SPI_MspInit+0xec>)
 8000c10:	f043 0301 	orr.w	r3, r3, #1
 8000c14:	6313      	str	r3, [r2, #48]	; 0x30
 8000c16:	4b27      	ldr	r3, [pc, #156]	; (8000cb4 <HAL_SPI_MspInit+0xec>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1a:	f003 0301 	and.w	r3, r3, #1
 8000c1e:	617b      	str	r3, [r7, #20]
 8000c20:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000c22:	23e0      	movs	r3, #224	; 0xe0
 8000c24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c26:	2302      	movs	r3, #2
 8000c28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c32:	2305      	movs	r3, #5
 8000c34:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c36:	f107 031c 	add.w	r3, r7, #28
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	481e      	ldr	r0, [pc, #120]	; (8000cb8 <HAL_SPI_MspInit+0xf0>)
 8000c3e:	f000 fd7b 	bl	8001738 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000c42:	e031      	b.n	8000ca8 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a1c      	ldr	r2, [pc, #112]	; (8000cbc <HAL_SPI_MspInit+0xf4>)
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d12c      	bne.n	8000ca8 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000c4e:	2300      	movs	r3, #0
 8000c50:	613b      	str	r3, [r7, #16]
 8000c52:	4b18      	ldr	r3, [pc, #96]	; (8000cb4 <HAL_SPI_MspInit+0xec>)
 8000c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c56:	4a17      	ldr	r2, [pc, #92]	; (8000cb4 <HAL_SPI_MspInit+0xec>)
 8000c58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c5c:	6413      	str	r3, [r2, #64]	; 0x40
 8000c5e:	4b15      	ldr	r3, [pc, #84]	; (8000cb4 <HAL_SPI_MspInit+0xec>)
 8000c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c66:	613b      	str	r3, [r7, #16]
 8000c68:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60fb      	str	r3, [r7, #12]
 8000c6e:	4b11      	ldr	r3, [pc, #68]	; (8000cb4 <HAL_SPI_MspInit+0xec>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c72:	4a10      	ldr	r2, [pc, #64]	; (8000cb4 <HAL_SPI_MspInit+0xec>)
 8000c74:	f043 0302 	orr.w	r3, r3, #2
 8000c78:	6313      	str	r3, [r2, #48]	; 0x30
 8000c7a:	4b0e      	ldr	r3, [pc, #56]	; (8000cb4 <HAL_SPI_MspInit+0xec>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7e:	f003 0302 	and.w	r3, r3, #2
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MISO_Pin|LCD_MOSI_Pin;
 8000c86:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000c8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c8c:	2302      	movs	r3, #2
 8000c8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c90:	2300      	movs	r3, #0
 8000c92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c94:	2303      	movs	r3, #3
 8000c96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c98:	2305      	movs	r3, #5
 8000c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c9c:	f107 031c 	add.w	r3, r7, #28
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	4807      	ldr	r0, [pc, #28]	; (8000cc0 <HAL_SPI_MspInit+0xf8>)
 8000ca4:	f000 fd48 	bl	8001738 <HAL_GPIO_Init>
}
 8000ca8:	bf00      	nop
 8000caa:	3730      	adds	r7, #48	; 0x30
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	40013000 	.word	0x40013000
 8000cb4:	40023800 	.word	0x40023800
 8000cb8:	40020000 	.word	0x40020000
 8000cbc:	40003800 	.word	0x40003800
 8000cc0:	40020400 	.word	0x40020400

08000cc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cc8:	e7fe      	b.n	8000cc8 <NMI_Handler+0x4>

08000cca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cca:	b480      	push	{r7}
 8000ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cce:	e7fe      	b.n	8000cce <HardFault_Handler+0x4>

08000cd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cd4:	e7fe      	b.n	8000cd4 <MemManage_Handler+0x4>

08000cd6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cda:	e7fe      	b.n	8000cda <BusFault_Handler+0x4>

08000cdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ce0:	e7fe      	b.n	8000ce0 <UsageFault_Handler+0x4>

08000ce2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr

08000cf0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cf4:	bf00      	nop
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr

08000cfe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d02:	bf00      	nop
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d10:	f000 fbbc 	bl	800148c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d14:	bf00      	nop
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000d1c:	4802      	ldr	r0, [pc, #8]	; (8000d28 <OTG_FS_IRQHandler+0x10>)
 8000d1e:	f001 f92b 	bl	8001f78 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d22:	bf00      	nop
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	20000608 	.word	0x20000608

08000d2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b086      	sub	sp, #24
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d34:	4a14      	ldr	r2, [pc, #80]	; (8000d88 <_sbrk+0x5c>)
 8000d36:	4b15      	ldr	r3, [pc, #84]	; (8000d8c <_sbrk+0x60>)
 8000d38:	1ad3      	subs	r3, r2, r3
 8000d3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d40:	4b13      	ldr	r3, [pc, #76]	; (8000d90 <_sbrk+0x64>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d102      	bne.n	8000d4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d48:	4b11      	ldr	r3, [pc, #68]	; (8000d90 <_sbrk+0x64>)
 8000d4a:	4a12      	ldr	r2, [pc, #72]	; (8000d94 <_sbrk+0x68>)
 8000d4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d4e:	4b10      	ldr	r3, [pc, #64]	; (8000d90 <_sbrk+0x64>)
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4413      	add	r3, r2
 8000d56:	693a      	ldr	r2, [r7, #16]
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	d207      	bcs.n	8000d6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d5c:	f007 fbda 	bl	8008514 <__errno>
 8000d60:	4603      	mov	r3, r0
 8000d62:	220c      	movs	r2, #12
 8000d64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d6a:	e009      	b.n	8000d80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d6c:	4b08      	ldr	r3, [pc, #32]	; (8000d90 <_sbrk+0x64>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d72:	4b07      	ldr	r3, [pc, #28]	; (8000d90 <_sbrk+0x64>)
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	4413      	add	r3, r2
 8000d7a:	4a05      	ldr	r2, [pc, #20]	; (8000d90 <_sbrk+0x64>)
 8000d7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d7e:	68fb      	ldr	r3, [r7, #12]
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	3718      	adds	r7, #24
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	20020000 	.word	0x20020000
 8000d8c:	00000400 	.word	0x00000400
 8000d90:	200000b0 	.word	0x200000b0
 8000d94:	20000920 	.word	0x20000920

08000d98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d9c:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <SystemInit+0x20>)
 8000d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000da2:	4a05      	ldr	r2, [pc, #20]	; (8000db8 <SystemInit+0x20>)
 8000da4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000da8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dac:	bf00      	nop
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	e000ed00 	.word	0xe000ed00

08000dbc <tft_init>:
	return ((r & 0xF8) << 8) | ((g & 0xFC) << 3) | ((b & 0xF8) >> 3);
}

void tft_init(SPI_HandleTypeDef *spi, GPIO_TypeDef *cs_port, uint16_t cs_pin,
		GPIO_TypeDef *dc_port, uint16_t dc_pin, GPIO_TypeDef *rst_port,
		uint16_t rst_pin, uint32_t width, uint32_t height) {
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b088      	sub	sp, #32
 8000dc0:	af04      	add	r7, sp, #16
 8000dc2:	60f8      	str	r0, [r7, #12]
 8000dc4:	60b9      	str	r1, [r7, #8]
 8000dc6:	603b      	str	r3, [r7, #0]
 8000dc8:	4613      	mov	r3, r2
 8000dca:	80fb      	strh	r3, [r7, #6]

	tft_width = width;
 8000dcc:	4a73      	ldr	r2, [pc, #460]	; (8000f9c <tft_init+0x1e0>)
 8000dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dd0:	6013      	str	r3, [r2, #0]
	tft_height = height;
 8000dd2:	4a73      	ldr	r2, [pc, #460]	; (8000fa0 <tft_init+0x1e4>)
 8000dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dd6:	6013      	str	r3, [r2, #0]
	tft_pixel_count = width * height;
 8000dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000ddc:	fb02 f303 	mul.w	r3, r2, r3
 8000de0:	4a70      	ldr	r2, [pc, #448]	; (8000fa4 <tft_init+0x1e8>)
 8000de2:	6013      	str	r3, [r2, #0]

	tft_interface_init(spi, cs_port, cs_pin, dc_port, dc_pin, rst_port,
 8000de4:	88fa      	ldrh	r2, [r7, #6]
 8000de6:	8c3b      	ldrh	r3, [r7, #32]
 8000de8:	9302      	str	r3, [sp, #8]
 8000dea:	69fb      	ldr	r3, [r7, #28]
 8000dec:	9301      	str	r3, [sp, #4]
 8000dee:	8b3b      	ldrh	r3, [r7, #24]
 8000df0:	9300      	str	r3, [sp, #0]
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	68b9      	ldr	r1, [r7, #8]
 8000df6:	68f8      	ldr	r0, [r7, #12]
 8000df8:	f000 fa94 	bl	8001324 <tft_interface_init>
			rst_pin);

	tft_reset_off();
 8000dfc:	f000 fa82 	bl	8001304 <tft_reset_off>
	tft_reset_on();
 8000e00:	f000 fa70 	bl	80012e4 <tft_reset_on>
	tft_reset_off();
 8000e04:	f000 fa7e 	bl	8001304 <tft_reset_off>

	tft_send_cmd(TFTCMD_NOP);
 8000e08:	2000      	movs	r0, #0
 8000e0a:	f000 fa07 	bl	800121c <tft_send_cmd>
	tft_send_data(0x00);
 8000e0e:	2000      	movs	r0, #0
 8000e10:	f000 fa36 	bl	8001280 <tft_send_data>
	tft_send_cmd(TFTCMD_SLEEP_OUT);
 8000e14:	2011      	movs	r0, #17
 8000e16:	f000 fa01 	bl	800121c <tft_send_cmd>

	tft_delay(150);
 8000e1a:	2096      	movs	r0, #150	; 0x96
 8000e1c:	f000 fb56 	bl	80014cc <HAL_Delay>
#ifdef TFT_ILI9486
	tft_send_cmd(TFTCMD_PIXEL_FORMAT);
 8000e20:	203a      	movs	r0, #58	; 0x3a
 8000e22:	f000 f9fb 	bl	800121c <tft_send_cmd>
	tft_send_data(0x55);
 8000e26:	2055      	movs	r0, #85	; 0x55
 8000e28:	f000 fa2a 	bl	8001280 <tft_send_data>

	tft_send_cmd(TFTCMD_MAC);
 8000e2c:	2036      	movs	r0, #54	; 0x36
 8000e2e:	f000 f9f5 	bl	800121c <tft_send_cmd>
	tft_send_data(0x48);
 8000e32:	2048      	movs	r0, #72	; 0x48
 8000e34:	f000 fa24 	bl	8001280 <tft_send_data>

	tft_send_cmd(TFTCMD_POWER3);
 8000e38:	20c2      	movs	r0, #194	; 0xc2
 8000e3a:	f000 f9ef 	bl	800121c <tft_send_cmd>
	tft_send_data(0x44);
 8000e3e:	2044      	movs	r0, #68	; 0x44
 8000e40:	f000 fa1e 	bl	8001280 <tft_send_data>

	tft_send_cmd(TFTCMD_VCOM1);
 8000e44:	20c5      	movs	r0, #197	; 0xc5
 8000e46:	f000 f9e9 	bl	800121c <tft_send_cmd>
	tft_send_data(0x00);
 8000e4a:	2000      	movs	r0, #0
 8000e4c:	f000 fa18 	bl	8001280 <tft_send_data>
	tft_send_data(0x00);
 8000e50:	2000      	movs	r0, #0
 8000e52:	f000 fa15 	bl	8001280 <tft_send_data>
	tft_send_data(0x00);
 8000e56:	2000      	movs	r0, #0
 8000e58:	f000 fa12 	bl	8001280 <tft_send_data>
	tft_send_data(0x00);
 8000e5c:	2000      	movs	r0, #0
 8000e5e:	f000 fa0f 	bl	8001280 <tft_send_data>

	tft_send_cmd(TFTCMD_PGAMMA);
 8000e62:	20e0      	movs	r0, #224	; 0xe0
 8000e64:	f000 f9da 	bl	800121c <tft_send_cmd>
	tft_send_data(0x0f);
 8000e68:	200f      	movs	r0, #15
 8000e6a:	f000 fa09 	bl	8001280 <tft_send_data>
	tft_send_data(0x1f);
 8000e6e:	201f      	movs	r0, #31
 8000e70:	f000 fa06 	bl	8001280 <tft_send_data>
	tft_send_data(0x1c);
 8000e74:	201c      	movs	r0, #28
 8000e76:	f000 fa03 	bl	8001280 <tft_send_data>
	tft_send_data(0x0c);
 8000e7a:	200c      	movs	r0, #12
 8000e7c:	f000 fa00 	bl	8001280 <tft_send_data>
	tft_send_data(0x0f);
 8000e80:	200f      	movs	r0, #15
 8000e82:	f000 f9fd 	bl	8001280 <tft_send_data>
	tft_send_data(0x08);
 8000e86:	2008      	movs	r0, #8
 8000e88:	f000 f9fa 	bl	8001280 <tft_send_data>
	tft_send_data(0x48);
 8000e8c:	2048      	movs	r0, #72	; 0x48
 8000e8e:	f000 f9f7 	bl	8001280 <tft_send_data>
	tft_send_data(0x98);
 8000e92:	2098      	movs	r0, #152	; 0x98
 8000e94:	f000 f9f4 	bl	8001280 <tft_send_data>
	tft_send_data(0x37);
 8000e98:	2037      	movs	r0, #55	; 0x37
 8000e9a:	f000 f9f1 	bl	8001280 <tft_send_data>
	tft_send_data(0x0a);
 8000e9e:	200a      	movs	r0, #10
 8000ea0:	f000 f9ee 	bl	8001280 <tft_send_data>
	tft_send_data(0x13);
 8000ea4:	2013      	movs	r0, #19
 8000ea6:	f000 f9eb 	bl	8001280 <tft_send_data>
	tft_send_data(0x04);
 8000eaa:	2004      	movs	r0, #4
 8000eac:	f000 f9e8 	bl	8001280 <tft_send_data>
	tft_send_data(0x11);
 8000eb0:	2011      	movs	r0, #17
 8000eb2:	f000 f9e5 	bl	8001280 <tft_send_data>
	tft_send_data(0x0d);
 8000eb6:	200d      	movs	r0, #13
 8000eb8:	f000 f9e2 	bl	8001280 <tft_send_data>
	tft_send_data(0x00);
 8000ebc:	2000      	movs	r0, #0
 8000ebe:	f000 f9df 	bl	8001280 <tft_send_data>

	tft_send_cmd(TFTCMD_NGAMMA);
 8000ec2:	20e1      	movs	r0, #225	; 0xe1
 8000ec4:	f000 f9aa 	bl	800121c <tft_send_cmd>
	tft_send_data(0x0f);
 8000ec8:	200f      	movs	r0, #15
 8000eca:	f000 f9d9 	bl	8001280 <tft_send_data>
	tft_send_data(0x32);
 8000ece:	2032      	movs	r0, #50	; 0x32
 8000ed0:	f000 f9d6 	bl	8001280 <tft_send_data>
	tft_send_data(0x2e);
 8000ed4:	202e      	movs	r0, #46	; 0x2e
 8000ed6:	f000 f9d3 	bl	8001280 <tft_send_data>
	tft_send_data(0x0b);
 8000eda:	200b      	movs	r0, #11
 8000edc:	f000 f9d0 	bl	8001280 <tft_send_data>
	tft_send_data(0x0d);
 8000ee0:	200d      	movs	r0, #13
 8000ee2:	f000 f9cd 	bl	8001280 <tft_send_data>
	tft_send_data(0x05);
 8000ee6:	2005      	movs	r0, #5
 8000ee8:	f000 f9ca 	bl	8001280 <tft_send_data>
	tft_send_data(0x47);
 8000eec:	2047      	movs	r0, #71	; 0x47
 8000eee:	f000 f9c7 	bl	8001280 <tft_send_data>
	tft_send_data(0x75);
 8000ef2:	2075      	movs	r0, #117	; 0x75
 8000ef4:	f000 f9c4 	bl	8001280 <tft_send_data>
	tft_send_data(0x37);
 8000ef8:	2037      	movs	r0, #55	; 0x37
 8000efa:	f000 f9c1 	bl	8001280 <tft_send_data>
	tft_send_data(0x06);
 8000efe:	2006      	movs	r0, #6
 8000f00:	f000 f9be 	bl	8001280 <tft_send_data>
	tft_send_data(0x10);
 8000f04:	2010      	movs	r0, #16
 8000f06:	f000 f9bb 	bl	8001280 <tft_send_data>
	tft_send_data(0x03);
 8000f0a:	2003      	movs	r0, #3
 8000f0c:	f000 f9b8 	bl	8001280 <tft_send_data>
	tft_send_data(0x24);
 8000f10:	2024      	movs	r0, #36	; 0x24
 8000f12:	f000 f9b5 	bl	8001280 <tft_send_data>
	tft_send_data(0x20);
 8000f16:	2020      	movs	r0, #32
 8000f18:	f000 f9b2 	bl	8001280 <tft_send_data>
	tft_send_data(0x00);
 8000f1c:	2000      	movs	r0, #0
 8000f1e:	f000 f9af 	bl	8001280 <tft_send_data>

	tft_send_cmd(TFTCMD_GAMMA_CTRL1);
 8000f22:	20e2      	movs	r0, #226	; 0xe2
 8000f24:	f000 f97a 	bl	800121c <tft_send_cmd>
	tft_send_data(0x0f);
 8000f28:	200f      	movs	r0, #15
 8000f2a:	f000 f9a9 	bl	8001280 <tft_send_data>
	tft_send_data(0x32);
 8000f2e:	2032      	movs	r0, #50	; 0x32
 8000f30:	f000 f9a6 	bl	8001280 <tft_send_data>
	tft_send_data(0x2e);
 8000f34:	202e      	movs	r0, #46	; 0x2e
 8000f36:	f000 f9a3 	bl	8001280 <tft_send_data>
	tft_send_data(0x0b);
 8000f3a:	200b      	movs	r0, #11
 8000f3c:	f000 f9a0 	bl	8001280 <tft_send_data>
	tft_send_data(0x0d);
 8000f40:	200d      	movs	r0, #13
 8000f42:	f000 f99d 	bl	8001280 <tft_send_data>
	tft_send_data(0x05);
 8000f46:	2005      	movs	r0, #5
 8000f48:	f000 f99a 	bl	8001280 <tft_send_data>
	tft_send_data(0x47);
 8000f4c:	2047      	movs	r0, #71	; 0x47
 8000f4e:	f000 f997 	bl	8001280 <tft_send_data>
	tft_send_data(0x75);
 8000f52:	2075      	movs	r0, #117	; 0x75
 8000f54:	f000 f994 	bl	8001280 <tft_send_data>
	tft_send_data(0x37);
 8000f58:	2037      	movs	r0, #55	; 0x37
 8000f5a:	f000 f991 	bl	8001280 <tft_send_data>
	tft_send_data(0x06);
 8000f5e:	2006      	movs	r0, #6
 8000f60:	f000 f98e 	bl	8001280 <tft_send_data>
	tft_send_data(0x10);
 8000f64:	2010      	movs	r0, #16
 8000f66:	f000 f98b 	bl	8001280 <tft_send_data>
	tft_send_data(0x03);
 8000f6a:	2003      	movs	r0, #3
 8000f6c:	f000 f988 	bl	8001280 <tft_send_data>
	tft_send_data(0x24);
 8000f70:	2024      	movs	r0, #36	; 0x24
 8000f72:	f000 f985 	bl	8001280 <tft_send_data>
	tft_send_data(0x20);
 8000f76:	2020      	movs	r0, #32
 8000f78:	f000 f982 	bl	8001280 <tft_send_data>
	tft_send_data(0x00);
 8000f7c:	2000      	movs	r0, #0
 8000f7e:	f000 f97f 	bl	8001280 <tft_send_data>
#endif
	tft_send_cmd(TFTCMD_SLEEP_OUT);
 8000f82:	2011      	movs	r0, #17
 8000f84:	f000 f94a 	bl	800121c <tft_send_cmd>
	tft_send_cmd(TFTCMD_DISPLAY_ON);
 8000f88:	2029      	movs	r0, #41	; 0x29
 8000f8a:	f000 f947 	bl	800121c <tft_send_cmd>

	tft_delay(150);
 8000f8e:	2096      	movs	r0, #150	; 0x96
 8000f90:	f000 fa9c 	bl	80014cc <HAL_Delay>

}
 8000f94:	bf00      	nop
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	200000b4 	.word	0x200000b4
 8000fa0:	200000b8 	.word	0x200000b8
 8000fa4:	200000bc 	.word	0x200000bc

08000fa8 <tft_set_rotation>:

void tft_set_rotation(uint8_t rotate) {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	4603      	mov	r3, r0
 8000fb0:	71fb      	strb	r3, [r7, #7]
	tft_send_cmd(MEMCONTROL);
 8000fb2:	2036      	movs	r0, #54	; 0x36
 8000fb4:	f000 f932 	bl	800121c <tft_send_cmd>
	switch (rotate) {
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	3b01      	subs	r3, #1
 8000fbc:	2b03      	cmp	r3, #3
 8000fbe:	d827      	bhi.n	8001010 <tft_set_rotation+0x68>
 8000fc0:	a201      	add	r2, pc, #4	; (adr r2, 8000fc8 <tft_set_rotation+0x20>)
 8000fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fc6:	bf00      	nop
 8000fc8:	08000fd9 	.word	0x08000fd9
 8000fcc:	08000fe7 	.word	0x08000fe7
 8000fd0:	08000ff5 	.word	0x08000ff5
 8000fd4:	08001003 	.word	0x08001003
	case 1:
		rot_num = 1;
 8000fd8:	4b13      	ldr	r3, [pc, #76]	; (8001028 <tft_set_rotation+0x80>)
 8000fda:	2201      	movs	r2, #1
 8000fdc:	701a      	strb	r2, [r3, #0]
		tft_send_data(
 8000fde:	2088      	movs	r0, #136	; 0x88
 8000fe0:	f000 f94e 	bl	8001280 <tft_send_data>
		MADCTL_MY | MADCTL_BGR);
		break;
 8000fe4:	e01b      	b.n	800101e <tft_set_rotation+0x76>
	case 2:
		rot_num = 2;
 8000fe6:	4b10      	ldr	r3, [pc, #64]	; (8001028 <tft_set_rotation+0x80>)
 8000fe8:	2202      	movs	r2, #2
 8000fea:	701a      	strb	r2, [r3, #0]
		tft_send_data(
 8000fec:	2028      	movs	r0, #40	; 0x28
 8000fee:	f000 f947 	bl	8001280 <tft_send_data>
		MADCTL_MV | MADCTL_BGR);
		break;
 8000ff2:	e014      	b.n	800101e <tft_set_rotation+0x76>
	case 3:
		rot_num = 3;
 8000ff4:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <tft_set_rotation+0x80>)
 8000ff6:	2203      	movs	r2, #3
 8000ff8:	701a      	strb	r2, [r3, #0]
		tft_send_data(
 8000ffa:	2048      	movs	r0, #72	; 0x48
 8000ffc:	f000 f940 	bl	8001280 <tft_send_data>
		MADCTL_MX | MADCTL_BGR);
		break;
 8001000:	e00d      	b.n	800101e <tft_set_rotation+0x76>
	case 4:
		rot_num = 4;
 8001002:	4b09      	ldr	r3, [pc, #36]	; (8001028 <tft_set_rotation+0x80>)
 8001004:	2204      	movs	r2, #4
 8001006:	701a      	strb	r2, [r3, #0]
		tft_send_data(
 8001008:	20e8      	movs	r0, #232	; 0xe8
 800100a:	f000 f939 	bl	8001280 <tft_send_data>
		MADCTL_MX | MADCTL_MY | MADCTL_MV | MADCTL_BGR);
		break;
 800100e:	e006      	b.n	800101e <tft_set_rotation+0x76>
	default:
		rot_num = 1;
 8001010:	4b05      	ldr	r3, [pc, #20]	; (8001028 <tft_set_rotation+0x80>)
 8001012:	2201      	movs	r2, #1
 8001014:	701a      	strb	r2, [r3, #0]
		tft_send_data(
 8001016:	2088      	movs	r0, #136	; 0x88
 8001018:	f000 f932 	bl	8001280 <tft_send_data>
		MADCTL_MY | MADCTL_BGR);
		break;
 800101c:	bf00      	nop
	}
}
 800101e:	bf00      	nop
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	20000004 	.word	0x20000004

0800102c <tft_cursor_position>:
void tft_cursor_position(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 800102c:	b590      	push	{r4, r7, lr}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	4604      	mov	r4, r0
 8001034:	4608      	mov	r0, r1
 8001036:	4611      	mov	r1, r2
 8001038:	461a      	mov	r2, r3
 800103a:	4623      	mov	r3, r4
 800103c:	80fb      	strh	r3, [r7, #6]
 800103e:	4603      	mov	r3, r0
 8001040:	80bb      	strh	r3, [r7, #4]
 8001042:	460b      	mov	r3, r1
 8001044:	807b      	strh	r3, [r7, #2]
 8001046:	4613      	mov	r3, r2
 8001048:	803b      	strh	r3, [r7, #0]

	tft_send_cmd( TFTCMD_COLUMN_ADDR);
 800104a:	202a      	movs	r0, #42	; 0x2a
 800104c:	f000 f8e6 	bl	800121c <tft_send_cmd>
	tft_send_data(x0 >> 8);
 8001050:	88fb      	ldrh	r3, [r7, #6]
 8001052:	0a1b      	lsrs	r3, r3, #8
 8001054:	b29b      	uxth	r3, r3
 8001056:	b2db      	uxtb	r3, r3
 8001058:	4618      	mov	r0, r3
 800105a:	f000 f911 	bl	8001280 <tft_send_data>
	tft_send_data(x0 & 0xff);
 800105e:	88fb      	ldrh	r3, [r7, #6]
 8001060:	b2db      	uxtb	r3, r3
 8001062:	4618      	mov	r0, r3
 8001064:	f000 f90c 	bl	8001280 <tft_send_data>
	tft_send_data(x1 >> 8);
 8001068:	887b      	ldrh	r3, [r7, #2]
 800106a:	0a1b      	lsrs	r3, r3, #8
 800106c:	b29b      	uxth	r3, r3
 800106e:	b2db      	uxtb	r3, r3
 8001070:	4618      	mov	r0, r3
 8001072:	f000 f905 	bl	8001280 <tft_send_data>
	tft_send_data(x1 & 0xff);
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	b2db      	uxtb	r3, r3
 800107a:	4618      	mov	r0, r3
 800107c:	f000 f900 	bl	8001280 <tft_send_data>

	tft_send_cmd( TFTCMD_PAGE_ADDR);
 8001080:	202b      	movs	r0, #43	; 0x2b
 8001082:	f000 f8cb 	bl	800121c <tft_send_cmd>
	tft_send_data(y0 >> 8);
 8001086:	88bb      	ldrh	r3, [r7, #4]
 8001088:	0a1b      	lsrs	r3, r3, #8
 800108a:	b29b      	uxth	r3, r3
 800108c:	b2db      	uxtb	r3, r3
 800108e:	4618      	mov	r0, r3
 8001090:	f000 f8f6 	bl	8001280 <tft_send_data>
	tft_send_data(y0 & 0xff);
 8001094:	88bb      	ldrh	r3, [r7, #4]
 8001096:	b2db      	uxtb	r3, r3
 8001098:	4618      	mov	r0, r3
 800109a:	f000 f8f1 	bl	8001280 <tft_send_data>
	tft_send_data(y1 >> 8);
 800109e:	883b      	ldrh	r3, [r7, #0]
 80010a0:	0a1b      	lsrs	r3, r3, #8
 80010a2:	b29b      	uxth	r3, r3
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	4618      	mov	r0, r3
 80010a8:	f000 f8ea 	bl	8001280 <tft_send_data>
	tft_send_data(y1 & 0xff);
 80010ac:	883b      	ldrh	r3, [r7, #0]
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	4618      	mov	r0, r3
 80010b2:	f000 f8e5 	bl	8001280 <tft_send_data>

	tft_send_cmd(TFTCMD_GRAM);
 80010b6:	202c      	movs	r0, #44	; 0x2c
 80010b8:	f000 f8b0 	bl	800121c <tft_send_cmd>
}
 80010bc:	bf00      	nop
 80010be:	370c      	adds	r7, #12
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd90      	pop	{r4, r7, pc}

080010c4 <tft_main_draw>:

void tft_main_draw(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1,
		uint16_t color) {
 80010c4:	b590      	push	{r4, r7, lr}
 80010c6:	b085      	sub	sp, #20
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4604      	mov	r4, r0
 80010cc:	4608      	mov	r0, r1
 80010ce:	4611      	mov	r1, r2
 80010d0:	461a      	mov	r2, r3
 80010d2:	4623      	mov	r3, r4
 80010d4:	80fb      	strh	r3, [r7, #6]
 80010d6:	4603      	mov	r3, r0
 80010d8:	80bb      	strh	r3, [r7, #4]
 80010da:	460b      	mov	r3, r1
 80010dc:	807b      	strh	r3, [r7, #2]
 80010de:	4613      	mov	r3, r2
 80010e0:	803b      	strh	r3, [r7, #0]
	uint32_t n = ((x1 + 1) - x0) * ((y1 + 1) - y0);
 80010e2:	887b      	ldrh	r3, [r7, #2]
 80010e4:	1c5a      	adds	r2, r3, #1
 80010e6:	88fb      	ldrh	r3, [r7, #6]
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	883a      	ldrh	r2, [r7, #0]
 80010ec:	1c51      	adds	r1, r2, #1
 80010ee:	88ba      	ldrh	r2, [r7, #4]
 80010f0:	1a8a      	subs	r2, r1, r2
 80010f2:	fb02 f303 	mul.w	r3, r2, r3
 80010f6:	60fb      	str	r3, [r7, #12]

	if (n > tft_pixel_count)
 80010f8:	4b12      	ldr	r3, [pc, #72]	; (8001144 <tft_main_draw+0x80>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	68fa      	ldr	r2, [r7, #12]
 80010fe:	429a      	cmp	r2, r3
 8001100:	d902      	bls.n	8001108 <tft_main_draw+0x44>
		n = tft_pixel_count;
 8001102:	4b10      	ldr	r3, [pc, #64]	; (8001144 <tft_main_draw+0x80>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	60fb      	str	r3, [r7, #12]

	tft_cursor_position(x0, y0, x1, y1);
 8001108:	883b      	ldrh	r3, [r7, #0]
 800110a:	887a      	ldrh	r2, [r7, #2]
 800110c:	88b9      	ldrh	r1, [r7, #4]
 800110e:	88f8      	ldrh	r0, [r7, #6]
 8001110:	f7ff ff8c 	bl	800102c <tft_cursor_position>
	for (; n > 0; n--) {
 8001114:	e00e      	b.n	8001134 <tft_main_draw+0x70>
		tft_send_data(color >> 8);
 8001116:	8c3b      	ldrh	r3, [r7, #32]
 8001118:	0a1b      	lsrs	r3, r3, #8
 800111a:	b29b      	uxth	r3, r3
 800111c:	b2db      	uxtb	r3, r3
 800111e:	4618      	mov	r0, r3
 8001120:	f000 f8ae 	bl	8001280 <tft_send_data>
		tft_send_data(color & 0xff);
 8001124:	8c3b      	ldrh	r3, [r7, #32]
 8001126:	b2db      	uxtb	r3, r3
 8001128:	4618      	mov	r0, r3
 800112a:	f000 f8a9 	bl	8001280 <tft_send_data>
	for (; n > 0; n--) {
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	3b01      	subs	r3, #1
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d1ed      	bne.n	8001116 <tft_main_draw+0x52>
	}
}
 800113a:	bf00      	nop
 800113c:	bf00      	nop
 800113e:	3714      	adds	r7, #20
 8001140:	46bd      	mov	sp, r7
 8001142:	bd90      	pop	{r4, r7, pc}
 8001144:	200000bc 	.word	0x200000bc

08001148 <tft_fill_rect>:

void tft_fill_rect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color) {
 8001148:	b590      	push	{r4, r7, lr}
 800114a:	b085      	sub	sp, #20
 800114c:	af02      	add	r7, sp, #8
 800114e:	4604      	mov	r4, r0
 8001150:	4608      	mov	r0, r1
 8001152:	4611      	mov	r1, r2
 8001154:	461a      	mov	r2, r3
 8001156:	4623      	mov	r3, r4
 8001158:	80fb      	strh	r3, [r7, #6]
 800115a:	4603      	mov	r3, r0
 800115c:	80bb      	strh	r3, [r7, #4]
 800115e:	460b      	mov	r3, r1
 8001160:	807b      	strh	r3, [r7, #2]
 8001162:	4613      	mov	r3, r2
 8001164:	803b      	strh	r3, [r7, #0]
	tft_main_draw(x, y, x + w, y + h, color);
 8001166:	88f8      	ldrh	r0, [r7, #6]
 8001168:	88b9      	ldrh	r1, [r7, #4]
 800116a:	88fa      	ldrh	r2, [r7, #6]
 800116c:	887b      	ldrh	r3, [r7, #2]
 800116e:	4413      	add	r3, r2
 8001170:	b29c      	uxth	r4, r3
 8001172:	88ba      	ldrh	r2, [r7, #4]
 8001174:	883b      	ldrh	r3, [r7, #0]
 8001176:	4413      	add	r3, r2
 8001178:	b29a      	uxth	r2, r3
 800117a:	8b3b      	ldrh	r3, [r7, #24]
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	4613      	mov	r3, r2
 8001180:	4622      	mov	r2, r4
 8001182:	f7ff ff9f 	bl	80010c4 <tft_main_draw>
}
 8001186:	bf00      	nop
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	bd90      	pop	{r4, r7, pc}
	...

08001190 <tft_fill_screen>:

void tft_fill_screen(uint16_t color) {
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af02      	add	r7, sp, #8
 8001196:	4603      	mov	r3, r0
 8001198:	80fb      	strh	r3, [r7, #6]

	if (rot_num == 1 || rot_num == 3)
 800119a:	4b1d      	ldr	r3, [pc, #116]	; (8001210 <tft_fill_screen+0x80>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b01      	cmp	r3, #1
 80011a0:	d003      	beq.n	80011aa <tft_fill_screen+0x1a>
 80011a2:	4b1b      	ldr	r3, [pc, #108]	; (8001210 <tft_fill_screen+0x80>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	2b03      	cmp	r3, #3
 80011a8:	d113      	bne.n	80011d2 <tft_fill_screen+0x42>
		tft_fill_rect(0, 0, tft_height - 1, tft_width - 1, color);
 80011aa:	4b1a      	ldr	r3, [pc, #104]	; (8001214 <tft_fill_screen+0x84>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	3b01      	subs	r3, #1
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	b21a      	sxth	r2, r3
 80011b6:	4b18      	ldr	r3, [pc, #96]	; (8001218 <tft_fill_screen+0x88>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	b29b      	uxth	r3, r3
 80011bc:	3b01      	subs	r3, #1
 80011be:	b29b      	uxth	r3, r3
 80011c0:	b219      	sxth	r1, r3
 80011c2:	88fb      	ldrh	r3, [r7, #6]
 80011c4:	9300      	str	r3, [sp, #0]
 80011c6:	460b      	mov	r3, r1
 80011c8:	2100      	movs	r1, #0
 80011ca:	2000      	movs	r0, #0
 80011cc:	f7ff ffbc 	bl	8001148 <tft_fill_rect>
	else if (rot_num == 2 || rot_num == 4)
		tft_fill_rect(0, 0, tft_width - 1, tft_height - 1, color);

}
 80011d0:	e01a      	b.n	8001208 <tft_fill_screen+0x78>
	else if (rot_num == 2 || rot_num == 4)
 80011d2:	4b0f      	ldr	r3, [pc, #60]	; (8001210 <tft_fill_screen+0x80>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d003      	beq.n	80011e2 <tft_fill_screen+0x52>
 80011da:	4b0d      	ldr	r3, [pc, #52]	; (8001210 <tft_fill_screen+0x80>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	2b04      	cmp	r3, #4
 80011e0:	d112      	bne.n	8001208 <tft_fill_screen+0x78>
		tft_fill_rect(0, 0, tft_width - 1, tft_height - 1, color);
 80011e2:	4b0d      	ldr	r3, [pc, #52]	; (8001218 <tft_fill_screen+0x88>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	b29b      	uxth	r3, r3
 80011e8:	3b01      	subs	r3, #1
 80011ea:	b29b      	uxth	r3, r3
 80011ec:	b21a      	sxth	r2, r3
 80011ee:	4b09      	ldr	r3, [pc, #36]	; (8001214 <tft_fill_screen+0x84>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	b29b      	uxth	r3, r3
 80011f4:	3b01      	subs	r3, #1
 80011f6:	b29b      	uxth	r3, r3
 80011f8:	b219      	sxth	r1, r3
 80011fa:	88fb      	ldrh	r3, [r7, #6]
 80011fc:	9300      	str	r3, [sp, #0]
 80011fe:	460b      	mov	r3, r1
 8001200:	2100      	movs	r1, #0
 8001202:	2000      	movs	r0, #0
 8001204:	f7ff ffa0 	bl	8001148 <tft_fill_rect>
}
 8001208:	bf00      	nop
 800120a:	3708      	adds	r7, #8
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	20000004 	.word	0x20000004
 8001214:	200000b8 	.word	0x200000b8
 8001218:	200000b4 	.word	0x200000b4

0800121c <tft_send_cmd>:
static GPIO_TypeDef *tft_spi_rst_port;
static uint16_t tft_spi_cs_pin;
static uint16_t tft_spi_dc_pin;
static uint16_t tft_spi_rst_pin;

void tft_send_cmd(uint8_t cmd) {
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	71fb      	strb	r3, [r7, #7]
	tft_spi_dc_cmd(tft_spi_dc_port, tft_spi_dc_pin);
 8001226:	4b11      	ldr	r3, [pc, #68]	; (800126c <tft_send_cmd+0x50>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4a11      	ldr	r2, [pc, #68]	; (8001270 <tft_send_cmd+0x54>)
 800122c:	8811      	ldrh	r1, [r2, #0]
 800122e:	2200      	movs	r2, #0
 8001230:	4618      	mov	r0, r3
 8001232:	f000 fc1d 	bl	8001a70 <HAL_GPIO_WritePin>
	tft_spi_cs_on(tft_spi_cs_port, tft_spi_cs_pin);
 8001236:	4b0f      	ldr	r3, [pc, #60]	; (8001274 <tft_send_cmd+0x58>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a0f      	ldr	r2, [pc, #60]	; (8001278 <tft_send_cmd+0x5c>)
 800123c:	8811      	ldrh	r1, [r2, #0]
 800123e:	2200      	movs	r2, #0
 8001240:	4618      	mov	r0, r3
 8001242:	f000 fc15 	bl	8001a70 <HAL_GPIO_WritePin>
	tft_spi_transmit(tft_spi_handler, cmd);
 8001246:	4b0d      	ldr	r3, [pc, #52]	; (800127c <tft_send_cmd+0x60>)
 8001248:	6818      	ldr	r0, [r3, #0]
 800124a:	1df9      	adds	r1, r7, #7
 800124c:	2305      	movs	r3, #5
 800124e:	2201      	movs	r2, #1
 8001250:	f003 fda5 	bl	8004d9e <HAL_SPI_Transmit>
	tft_spi_cs_off(tft_spi_cs_port, tft_spi_cs_pin);
 8001254:	4b07      	ldr	r3, [pc, #28]	; (8001274 <tft_send_cmd+0x58>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a07      	ldr	r2, [pc, #28]	; (8001278 <tft_send_cmd+0x5c>)
 800125a:	8811      	ldrh	r1, [r2, #0]
 800125c:	2201      	movs	r2, #1
 800125e:	4618      	mov	r0, r3
 8001260:	f000 fc06 	bl	8001a70 <HAL_GPIO_WritePin>
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	200000c8 	.word	0x200000c8
 8001270:	200000d2 	.word	0x200000d2
 8001274:	200000c4 	.word	0x200000c4
 8001278:	200000d0 	.word	0x200000d0
 800127c:	200000c0 	.word	0x200000c0

08001280 <tft_send_data>:

void tft_send_data(uint8_t data) {
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	71fb      	strb	r3, [r7, #7]
	tft_spi_dc_data(tft_spi_dc_port, tft_spi_dc_pin);
 800128a:	4b11      	ldr	r3, [pc, #68]	; (80012d0 <tft_send_data+0x50>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a11      	ldr	r2, [pc, #68]	; (80012d4 <tft_send_data+0x54>)
 8001290:	8811      	ldrh	r1, [r2, #0]
 8001292:	2201      	movs	r2, #1
 8001294:	4618      	mov	r0, r3
 8001296:	f000 fbeb 	bl	8001a70 <HAL_GPIO_WritePin>
	tft_spi_cs_on(tft_spi_cs_port, tft_spi_cs_pin);
 800129a:	4b0f      	ldr	r3, [pc, #60]	; (80012d8 <tft_send_data+0x58>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a0f      	ldr	r2, [pc, #60]	; (80012dc <tft_send_data+0x5c>)
 80012a0:	8811      	ldrh	r1, [r2, #0]
 80012a2:	2200      	movs	r2, #0
 80012a4:	4618      	mov	r0, r3
 80012a6:	f000 fbe3 	bl	8001a70 <HAL_GPIO_WritePin>
	tft_spi_transmit(tft_spi_handler, data);
 80012aa:	4b0d      	ldr	r3, [pc, #52]	; (80012e0 <tft_send_data+0x60>)
 80012ac:	6818      	ldr	r0, [r3, #0]
 80012ae:	1df9      	adds	r1, r7, #7
 80012b0:	2305      	movs	r3, #5
 80012b2:	2201      	movs	r2, #1
 80012b4:	f003 fd73 	bl	8004d9e <HAL_SPI_Transmit>
	tft_spi_cs_off(tft_spi_cs_port, tft_spi_cs_pin);
 80012b8:	4b07      	ldr	r3, [pc, #28]	; (80012d8 <tft_send_data+0x58>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a07      	ldr	r2, [pc, #28]	; (80012dc <tft_send_data+0x5c>)
 80012be:	8811      	ldrh	r1, [r2, #0]
 80012c0:	2201      	movs	r2, #1
 80012c2:	4618      	mov	r0, r3
 80012c4:	f000 fbd4 	bl	8001a70 <HAL_GPIO_WritePin>
}
 80012c8:	bf00      	nop
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	200000c8 	.word	0x200000c8
 80012d4:	200000d2 	.word	0x200000d2
 80012d8:	200000c4 	.word	0x200000c4
 80012dc:	200000d0 	.word	0x200000d0
 80012e0:	200000c0 	.word	0x200000c0

080012e4 <tft_reset_on>:

void tft_reset_on() {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
	tft_spi_rst_on(tft_spi_rst_port, tft_spi_rst_pin);
 80012e8:	4b04      	ldr	r3, [pc, #16]	; (80012fc <tft_reset_on+0x18>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a04      	ldr	r2, [pc, #16]	; (8001300 <tft_reset_on+0x1c>)
 80012ee:	8811      	ldrh	r1, [r2, #0]
 80012f0:	2200      	movs	r2, #0
 80012f2:	4618      	mov	r0, r3
 80012f4:	f000 fbbc 	bl	8001a70 <HAL_GPIO_WritePin>
}
 80012f8:	bf00      	nop
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	200000cc 	.word	0x200000cc
 8001300:	200000d4 	.word	0x200000d4

08001304 <tft_reset_off>:

void tft_reset_off() {
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
	tft_spi_rst_off(tft_spi_rst_port, tft_spi_rst_pin);
 8001308:	4b04      	ldr	r3, [pc, #16]	; (800131c <tft_reset_off+0x18>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a04      	ldr	r2, [pc, #16]	; (8001320 <tft_reset_off+0x1c>)
 800130e:	8811      	ldrh	r1, [r2, #0]
 8001310:	2201      	movs	r2, #1
 8001312:	4618      	mov	r0, r3
 8001314:	f000 fbac 	bl	8001a70 <HAL_GPIO_WritePin>
}
 8001318:	bf00      	nop
 800131a:	bd80      	pop	{r7, pc}
 800131c:	200000cc 	.word	0x200000cc
 8001320:	200000d4 	.word	0x200000d4

08001324 <tft_interface_init>:

void tft_interface_init(SPI_HandleTypeDef *spi, GPIO_TypeDef *cs_port,
		uint16_t cs_pin, GPIO_TypeDef *dc_port, uint16_t dc_pin,
		GPIO_TypeDef *rst_port, uint16_t rst_pin) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	603b      	str	r3, [r7, #0]
 8001330:	4613      	mov	r3, r2
 8001332:	80fb      	strh	r3, [r7, #6]

	tft_spi_handler = spi;
 8001334:	4a10      	ldr	r2, [pc, #64]	; (8001378 <tft_interface_init+0x54>)
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	6013      	str	r3, [r2, #0]
	tft_spi_cs_port = cs_port;
 800133a:	4a10      	ldr	r2, [pc, #64]	; (800137c <tft_interface_init+0x58>)
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	6013      	str	r3, [r2, #0]
	tft_spi_cs_pin = cs_pin;
 8001340:	4a0f      	ldr	r2, [pc, #60]	; (8001380 <tft_interface_init+0x5c>)
 8001342:	88fb      	ldrh	r3, [r7, #6]
 8001344:	8013      	strh	r3, [r2, #0]
	tft_spi_dc_port = dc_port;
 8001346:	4a0f      	ldr	r2, [pc, #60]	; (8001384 <tft_interface_init+0x60>)
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	6013      	str	r3, [r2, #0]
	tft_spi_dc_pin = dc_pin;
 800134c:	4a0e      	ldr	r2, [pc, #56]	; (8001388 <tft_interface_init+0x64>)
 800134e:	8b3b      	ldrh	r3, [r7, #24]
 8001350:	8013      	strh	r3, [r2, #0]
	tft_spi_rst_port = rst_port;
 8001352:	4a0e      	ldr	r2, [pc, #56]	; (800138c <tft_interface_init+0x68>)
 8001354:	69fb      	ldr	r3, [r7, #28]
 8001356:	6013      	str	r3, [r2, #0]
	tft_spi_rst_pin = rst_pin;
 8001358:	4a0d      	ldr	r2, [pc, #52]	; (8001390 <tft_interface_init+0x6c>)
 800135a:	8c3b      	ldrh	r3, [r7, #32]
 800135c:	8013      	strh	r3, [r2, #0]

	tft_spi_cs_off(tft_spi_cs_port, tft_spi_cs_pin);
 800135e:	4b07      	ldr	r3, [pc, #28]	; (800137c <tft_interface_init+0x58>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a07      	ldr	r2, [pc, #28]	; (8001380 <tft_interface_init+0x5c>)
 8001364:	8811      	ldrh	r1, [r2, #0]
 8001366:	2201      	movs	r2, #1
 8001368:	4618      	mov	r0, r3
 800136a:	f000 fb81 	bl	8001a70 <HAL_GPIO_WritePin>
}
 800136e:	bf00      	nop
 8001370:	3710      	adds	r7, #16
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	200000c0 	.word	0x200000c0
 800137c:	200000c4 	.word	0x200000c4
 8001380:	200000d0 	.word	0x200000d0
 8001384:	200000c8 	.word	0x200000c8
 8001388:	200000d2 	.word	0x200000d2
 800138c:	200000cc 	.word	0x200000cc
 8001390:	200000d4 	.word	0x200000d4

08001394 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001394:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013cc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001398:	480d      	ldr	r0, [pc, #52]	; (80013d0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800139a:	490e      	ldr	r1, [pc, #56]	; (80013d4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800139c:	4a0e      	ldr	r2, [pc, #56]	; (80013d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800139e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013a0:	e002      	b.n	80013a8 <LoopCopyDataInit>

080013a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013a6:	3304      	adds	r3, #4

080013a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013ac:	d3f9      	bcc.n	80013a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ae:	4a0b      	ldr	r2, [pc, #44]	; (80013dc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80013b0:	4c0b      	ldr	r4, [pc, #44]	; (80013e0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80013b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013b4:	e001      	b.n	80013ba <LoopFillZerobss>

080013b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013b8:	3204      	adds	r2, #4

080013ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013bc:	d3fb      	bcc.n	80013b6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80013be:	f7ff fceb 	bl	8000d98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013c2:	f007 f8ad 	bl	8008520 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013c6:	f7ff f87b 	bl	80004c0 <main>
  bx  lr    
 80013ca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80013cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013d4:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 80013d8:	0800876c 	.word	0x0800876c
  ldr r2, =_sbss
 80013dc:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 80013e0:	2000091c 	.word	0x2000091c

080013e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013e4:	e7fe      	b.n	80013e4 <ADC_IRQHandler>
	...

080013e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013ec:	4b0e      	ldr	r3, [pc, #56]	; (8001428 <HAL_Init+0x40>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a0d      	ldr	r2, [pc, #52]	; (8001428 <HAL_Init+0x40>)
 80013f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013f8:	4b0b      	ldr	r3, [pc, #44]	; (8001428 <HAL_Init+0x40>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a0a      	ldr	r2, [pc, #40]	; (8001428 <HAL_Init+0x40>)
 80013fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001402:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001404:	4b08      	ldr	r3, [pc, #32]	; (8001428 <HAL_Init+0x40>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a07      	ldr	r2, [pc, #28]	; (8001428 <HAL_Init+0x40>)
 800140a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800140e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001410:	2003      	movs	r0, #3
 8001412:	f000 f94f 	bl	80016b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001416:	2000      	movs	r0, #0
 8001418:	f000 f808 	bl	800142c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800141c:	f7ff fae4 	bl	80009e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001420:	2300      	movs	r3, #0
}
 8001422:	4618      	mov	r0, r3
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	40023c00 	.word	0x40023c00

0800142c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001434:	4b12      	ldr	r3, [pc, #72]	; (8001480 <HAL_InitTick+0x54>)
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	4b12      	ldr	r3, [pc, #72]	; (8001484 <HAL_InitTick+0x58>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	4619      	mov	r1, r3
 800143e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001442:	fbb3 f3f1 	udiv	r3, r3, r1
 8001446:	fbb2 f3f3 	udiv	r3, r2, r3
 800144a:	4618      	mov	r0, r3
 800144c:	f000 f967 	bl	800171e <HAL_SYSTICK_Config>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e00e      	b.n	8001478 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2b0f      	cmp	r3, #15
 800145e:	d80a      	bhi.n	8001476 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001460:	2200      	movs	r2, #0
 8001462:	6879      	ldr	r1, [r7, #4]
 8001464:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001468:	f000 f92f 	bl	80016ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800146c:	4a06      	ldr	r2, [pc, #24]	; (8001488 <HAL_InitTick+0x5c>)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001472:	2300      	movs	r3, #0
 8001474:	e000      	b.n	8001478 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001476:	2301      	movs	r3, #1
}
 8001478:	4618      	mov	r0, r3
 800147a:	3708      	adds	r7, #8
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	20000000 	.word	0x20000000
 8001484:	2000000c 	.word	0x2000000c
 8001488:	20000008 	.word	0x20000008

0800148c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001490:	4b06      	ldr	r3, [pc, #24]	; (80014ac <HAL_IncTick+0x20>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	461a      	mov	r2, r3
 8001496:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <HAL_IncTick+0x24>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4413      	add	r3, r2
 800149c:	4a04      	ldr	r2, [pc, #16]	; (80014b0 <HAL_IncTick+0x24>)
 800149e:	6013      	str	r3, [r2, #0]
}
 80014a0:	bf00      	nop
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	2000000c 	.word	0x2000000c
 80014b0:	2000022c 	.word	0x2000022c

080014b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  return uwTick;
 80014b8:	4b03      	ldr	r3, [pc, #12]	; (80014c8 <HAL_GetTick+0x14>)
 80014ba:	681b      	ldr	r3, [r3, #0]
}
 80014bc:	4618      	mov	r0, r3
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	2000022c 	.word	0x2000022c

080014cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014d4:	f7ff ffee 	bl	80014b4 <HAL_GetTick>
 80014d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80014e4:	d005      	beq.n	80014f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014e6:	4b0a      	ldr	r3, [pc, #40]	; (8001510 <HAL_Delay+0x44>)
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	461a      	mov	r2, r3
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	4413      	add	r3, r2
 80014f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80014f2:	bf00      	nop
 80014f4:	f7ff ffde 	bl	80014b4 <HAL_GetTick>
 80014f8:	4602      	mov	r2, r0
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	68fa      	ldr	r2, [r7, #12]
 8001500:	429a      	cmp	r2, r3
 8001502:	d8f7      	bhi.n	80014f4 <HAL_Delay+0x28>
  {
  }
}
 8001504:	bf00      	nop
 8001506:	bf00      	nop
 8001508:	3710      	adds	r7, #16
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	2000000c 	.word	0x2000000c

08001514 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	f003 0307 	and.w	r3, r3, #7
 8001522:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001524:	4b0c      	ldr	r3, [pc, #48]	; (8001558 <__NVIC_SetPriorityGrouping+0x44>)
 8001526:	68db      	ldr	r3, [r3, #12]
 8001528:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800152a:	68ba      	ldr	r2, [r7, #8]
 800152c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001530:	4013      	ands	r3, r2
 8001532:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800153c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001540:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001544:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001546:	4a04      	ldr	r2, [pc, #16]	; (8001558 <__NVIC_SetPriorityGrouping+0x44>)
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	60d3      	str	r3, [r2, #12]
}
 800154c:	bf00      	nop
 800154e:	3714      	adds	r7, #20
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr
 8001558:	e000ed00 	.word	0xe000ed00

0800155c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001560:	4b04      	ldr	r3, [pc, #16]	; (8001574 <__NVIC_GetPriorityGrouping+0x18>)
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	0a1b      	lsrs	r3, r3, #8
 8001566:	f003 0307 	and.w	r3, r3, #7
}
 800156a:	4618      	mov	r0, r3
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr
 8001574:	e000ed00 	.word	0xe000ed00

08001578 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001586:	2b00      	cmp	r3, #0
 8001588:	db0b      	blt.n	80015a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800158a:	79fb      	ldrb	r3, [r7, #7]
 800158c:	f003 021f 	and.w	r2, r3, #31
 8001590:	4907      	ldr	r1, [pc, #28]	; (80015b0 <__NVIC_EnableIRQ+0x38>)
 8001592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001596:	095b      	lsrs	r3, r3, #5
 8001598:	2001      	movs	r0, #1
 800159a:	fa00 f202 	lsl.w	r2, r0, r2
 800159e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015a2:	bf00      	nop
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	e000e100 	.word	0xe000e100

080015b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	6039      	str	r1, [r7, #0]
 80015be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	db0a      	blt.n	80015de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	b2da      	uxtb	r2, r3
 80015cc:	490c      	ldr	r1, [pc, #48]	; (8001600 <__NVIC_SetPriority+0x4c>)
 80015ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d2:	0112      	lsls	r2, r2, #4
 80015d4:	b2d2      	uxtb	r2, r2
 80015d6:	440b      	add	r3, r1
 80015d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015dc:	e00a      	b.n	80015f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	b2da      	uxtb	r2, r3
 80015e2:	4908      	ldr	r1, [pc, #32]	; (8001604 <__NVIC_SetPriority+0x50>)
 80015e4:	79fb      	ldrb	r3, [r7, #7]
 80015e6:	f003 030f 	and.w	r3, r3, #15
 80015ea:	3b04      	subs	r3, #4
 80015ec:	0112      	lsls	r2, r2, #4
 80015ee:	b2d2      	uxtb	r2, r2
 80015f0:	440b      	add	r3, r1
 80015f2:	761a      	strb	r2, [r3, #24]
}
 80015f4:	bf00      	nop
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr
 8001600:	e000e100 	.word	0xe000e100
 8001604:	e000ed00 	.word	0xe000ed00

08001608 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001608:	b480      	push	{r7}
 800160a:	b089      	sub	sp, #36	; 0x24
 800160c:	af00      	add	r7, sp, #0
 800160e:	60f8      	str	r0, [r7, #12]
 8001610:	60b9      	str	r1, [r7, #8]
 8001612:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f003 0307 	and.w	r3, r3, #7
 800161a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	f1c3 0307 	rsb	r3, r3, #7
 8001622:	2b04      	cmp	r3, #4
 8001624:	bf28      	it	cs
 8001626:	2304      	movcs	r3, #4
 8001628:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	3304      	adds	r3, #4
 800162e:	2b06      	cmp	r3, #6
 8001630:	d902      	bls.n	8001638 <NVIC_EncodePriority+0x30>
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	3b03      	subs	r3, #3
 8001636:	e000      	b.n	800163a <NVIC_EncodePriority+0x32>
 8001638:	2300      	movs	r3, #0
 800163a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800163c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	fa02 f303 	lsl.w	r3, r2, r3
 8001646:	43da      	mvns	r2, r3
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	401a      	ands	r2, r3
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001650:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	fa01 f303 	lsl.w	r3, r1, r3
 800165a:	43d9      	mvns	r1, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001660:	4313      	orrs	r3, r2
         );
}
 8001662:	4618      	mov	r0, r3
 8001664:	3724      	adds	r7, #36	; 0x24
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
	...

08001670 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	3b01      	subs	r3, #1
 800167c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001680:	d301      	bcc.n	8001686 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001682:	2301      	movs	r3, #1
 8001684:	e00f      	b.n	80016a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001686:	4a0a      	ldr	r2, [pc, #40]	; (80016b0 <SysTick_Config+0x40>)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	3b01      	subs	r3, #1
 800168c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800168e:	210f      	movs	r1, #15
 8001690:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001694:	f7ff ff8e 	bl	80015b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001698:	4b05      	ldr	r3, [pc, #20]	; (80016b0 <SysTick_Config+0x40>)
 800169a:	2200      	movs	r2, #0
 800169c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800169e:	4b04      	ldr	r3, [pc, #16]	; (80016b0 <SysTick_Config+0x40>)
 80016a0:	2207      	movs	r2, #7
 80016a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	e000e010 	.word	0xe000e010

080016b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	f7ff ff29 	bl	8001514 <__NVIC_SetPriorityGrouping>
}
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}

080016ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016ca:	b580      	push	{r7, lr}
 80016cc:	b086      	sub	sp, #24
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	4603      	mov	r3, r0
 80016d2:	60b9      	str	r1, [r7, #8]
 80016d4:	607a      	str	r2, [r7, #4]
 80016d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016d8:	2300      	movs	r3, #0
 80016da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016dc:	f7ff ff3e 	bl	800155c <__NVIC_GetPriorityGrouping>
 80016e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	68b9      	ldr	r1, [r7, #8]
 80016e6:	6978      	ldr	r0, [r7, #20]
 80016e8:	f7ff ff8e 	bl	8001608 <NVIC_EncodePriority>
 80016ec:	4602      	mov	r2, r0
 80016ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016f2:	4611      	mov	r1, r2
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff ff5d 	bl	80015b4 <__NVIC_SetPriority>
}
 80016fa:	bf00      	nop
 80016fc:	3718      	adds	r7, #24
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}

08001702 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001702:	b580      	push	{r7, lr}
 8001704:	b082      	sub	sp, #8
 8001706:	af00      	add	r7, sp, #0
 8001708:	4603      	mov	r3, r0
 800170a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800170c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001710:	4618      	mov	r0, r3
 8001712:	f7ff ff31 	bl	8001578 <__NVIC_EnableIRQ>
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800171e:	b580      	push	{r7, lr}
 8001720:	b082      	sub	sp, #8
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001726:	6878      	ldr	r0, [r7, #4]
 8001728:	f7ff ffa2 	bl	8001670 <SysTick_Config>
 800172c:	4603      	mov	r3, r0
}
 800172e:	4618      	mov	r0, r3
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
	...

08001738 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001738:	b480      	push	{r7}
 800173a:	b089      	sub	sp, #36	; 0x24
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001742:	2300      	movs	r3, #0
 8001744:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001746:	2300      	movs	r3, #0
 8001748:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800174a:	2300      	movs	r3, #0
 800174c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800174e:	2300      	movs	r3, #0
 8001750:	61fb      	str	r3, [r7, #28]
 8001752:	e16b      	b.n	8001a2c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001754:	2201      	movs	r2, #1
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	fa02 f303 	lsl.w	r3, r2, r3
 800175c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	697a      	ldr	r2, [r7, #20]
 8001764:	4013      	ands	r3, r2
 8001766:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001768:	693a      	ldr	r2, [r7, #16]
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	429a      	cmp	r2, r3
 800176e:	f040 815a 	bne.w	8001a26 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f003 0303 	and.w	r3, r3, #3
 800177a:	2b01      	cmp	r3, #1
 800177c:	d005      	beq.n	800178a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001786:	2b02      	cmp	r3, #2
 8001788:	d130      	bne.n	80017ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001790:	69fb      	ldr	r3, [r7, #28]
 8001792:	005b      	lsls	r3, r3, #1
 8001794:	2203      	movs	r2, #3
 8001796:	fa02 f303 	lsl.w	r3, r2, r3
 800179a:	43db      	mvns	r3, r3
 800179c:	69ba      	ldr	r2, [r7, #24]
 800179e:	4013      	ands	r3, r2
 80017a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	68da      	ldr	r2, [r3, #12]
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	fa02 f303 	lsl.w	r3, r2, r3
 80017ae:	69ba      	ldr	r2, [r7, #24]
 80017b0:	4313      	orrs	r3, r2
 80017b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	69ba      	ldr	r2, [r7, #24]
 80017b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017c0:	2201      	movs	r2, #1
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	fa02 f303 	lsl.w	r3, r2, r3
 80017c8:	43db      	mvns	r3, r3
 80017ca:	69ba      	ldr	r2, [r7, #24]
 80017cc:	4013      	ands	r3, r2
 80017ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	091b      	lsrs	r3, r3, #4
 80017d6:	f003 0201 	and.w	r2, r3, #1
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	fa02 f303 	lsl.w	r3, r2, r3
 80017e0:	69ba      	ldr	r2, [r7, #24]
 80017e2:	4313      	orrs	r3, r2
 80017e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f003 0303 	and.w	r3, r3, #3
 80017f4:	2b03      	cmp	r3, #3
 80017f6:	d017      	beq.n	8001828 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	68db      	ldr	r3, [r3, #12]
 80017fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80017fe:	69fb      	ldr	r3, [r7, #28]
 8001800:	005b      	lsls	r3, r3, #1
 8001802:	2203      	movs	r2, #3
 8001804:	fa02 f303 	lsl.w	r3, r2, r3
 8001808:	43db      	mvns	r3, r3
 800180a:	69ba      	ldr	r2, [r7, #24]
 800180c:	4013      	ands	r3, r2
 800180e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	689a      	ldr	r2, [r3, #8]
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	005b      	lsls	r3, r3, #1
 8001818:	fa02 f303 	lsl.w	r3, r2, r3
 800181c:	69ba      	ldr	r2, [r7, #24]
 800181e:	4313      	orrs	r3, r2
 8001820:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	69ba      	ldr	r2, [r7, #24]
 8001826:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f003 0303 	and.w	r3, r3, #3
 8001830:	2b02      	cmp	r3, #2
 8001832:	d123      	bne.n	800187c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	08da      	lsrs	r2, r3, #3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	3208      	adds	r2, #8
 800183c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001840:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	f003 0307 	and.w	r3, r3, #7
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	220f      	movs	r2, #15
 800184c:	fa02 f303 	lsl.w	r3, r2, r3
 8001850:	43db      	mvns	r3, r3
 8001852:	69ba      	ldr	r2, [r7, #24]
 8001854:	4013      	ands	r3, r2
 8001856:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	691a      	ldr	r2, [r3, #16]
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	f003 0307 	and.w	r3, r3, #7
 8001862:	009b      	lsls	r3, r3, #2
 8001864:	fa02 f303 	lsl.w	r3, r2, r3
 8001868:	69ba      	ldr	r2, [r7, #24]
 800186a:	4313      	orrs	r3, r2
 800186c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	08da      	lsrs	r2, r3, #3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	3208      	adds	r2, #8
 8001876:	69b9      	ldr	r1, [r7, #24]
 8001878:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	005b      	lsls	r3, r3, #1
 8001886:	2203      	movs	r2, #3
 8001888:	fa02 f303 	lsl.w	r3, r2, r3
 800188c:	43db      	mvns	r3, r3
 800188e:	69ba      	ldr	r2, [r7, #24]
 8001890:	4013      	ands	r3, r2
 8001892:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f003 0203 	and.w	r2, r3, #3
 800189c:	69fb      	ldr	r3, [r7, #28]
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	fa02 f303 	lsl.w	r3, r2, r3
 80018a4:	69ba      	ldr	r2, [r7, #24]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	69ba      	ldr	r2, [r7, #24]
 80018ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	f000 80b4 	beq.w	8001a26 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018be:	2300      	movs	r3, #0
 80018c0:	60fb      	str	r3, [r7, #12]
 80018c2:	4b60      	ldr	r3, [pc, #384]	; (8001a44 <HAL_GPIO_Init+0x30c>)
 80018c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c6:	4a5f      	ldr	r2, [pc, #380]	; (8001a44 <HAL_GPIO_Init+0x30c>)
 80018c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018cc:	6453      	str	r3, [r2, #68]	; 0x44
 80018ce:	4b5d      	ldr	r3, [pc, #372]	; (8001a44 <HAL_GPIO_Init+0x30c>)
 80018d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018d6:	60fb      	str	r3, [r7, #12]
 80018d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018da:	4a5b      	ldr	r2, [pc, #364]	; (8001a48 <HAL_GPIO_Init+0x310>)
 80018dc:	69fb      	ldr	r3, [r7, #28]
 80018de:	089b      	lsrs	r3, r3, #2
 80018e0:	3302      	adds	r3, #2
 80018e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	f003 0303 	and.w	r3, r3, #3
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	220f      	movs	r2, #15
 80018f2:	fa02 f303 	lsl.w	r3, r2, r3
 80018f6:	43db      	mvns	r3, r3
 80018f8:	69ba      	ldr	r2, [r7, #24]
 80018fa:	4013      	ands	r3, r2
 80018fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4a52      	ldr	r2, [pc, #328]	; (8001a4c <HAL_GPIO_Init+0x314>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d02b      	beq.n	800195e <HAL_GPIO_Init+0x226>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4a51      	ldr	r2, [pc, #324]	; (8001a50 <HAL_GPIO_Init+0x318>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d025      	beq.n	800195a <HAL_GPIO_Init+0x222>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4a50      	ldr	r2, [pc, #320]	; (8001a54 <HAL_GPIO_Init+0x31c>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d01f      	beq.n	8001956 <HAL_GPIO_Init+0x21e>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4a4f      	ldr	r2, [pc, #316]	; (8001a58 <HAL_GPIO_Init+0x320>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d019      	beq.n	8001952 <HAL_GPIO_Init+0x21a>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4a4e      	ldr	r2, [pc, #312]	; (8001a5c <HAL_GPIO_Init+0x324>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d013      	beq.n	800194e <HAL_GPIO_Init+0x216>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4a4d      	ldr	r2, [pc, #308]	; (8001a60 <HAL_GPIO_Init+0x328>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d00d      	beq.n	800194a <HAL_GPIO_Init+0x212>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4a4c      	ldr	r2, [pc, #304]	; (8001a64 <HAL_GPIO_Init+0x32c>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d007      	beq.n	8001946 <HAL_GPIO_Init+0x20e>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4a4b      	ldr	r2, [pc, #300]	; (8001a68 <HAL_GPIO_Init+0x330>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d101      	bne.n	8001942 <HAL_GPIO_Init+0x20a>
 800193e:	2307      	movs	r3, #7
 8001940:	e00e      	b.n	8001960 <HAL_GPIO_Init+0x228>
 8001942:	2308      	movs	r3, #8
 8001944:	e00c      	b.n	8001960 <HAL_GPIO_Init+0x228>
 8001946:	2306      	movs	r3, #6
 8001948:	e00a      	b.n	8001960 <HAL_GPIO_Init+0x228>
 800194a:	2305      	movs	r3, #5
 800194c:	e008      	b.n	8001960 <HAL_GPIO_Init+0x228>
 800194e:	2304      	movs	r3, #4
 8001950:	e006      	b.n	8001960 <HAL_GPIO_Init+0x228>
 8001952:	2303      	movs	r3, #3
 8001954:	e004      	b.n	8001960 <HAL_GPIO_Init+0x228>
 8001956:	2302      	movs	r3, #2
 8001958:	e002      	b.n	8001960 <HAL_GPIO_Init+0x228>
 800195a:	2301      	movs	r3, #1
 800195c:	e000      	b.n	8001960 <HAL_GPIO_Init+0x228>
 800195e:	2300      	movs	r3, #0
 8001960:	69fa      	ldr	r2, [r7, #28]
 8001962:	f002 0203 	and.w	r2, r2, #3
 8001966:	0092      	lsls	r2, r2, #2
 8001968:	4093      	lsls	r3, r2
 800196a:	69ba      	ldr	r2, [r7, #24]
 800196c:	4313      	orrs	r3, r2
 800196e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001970:	4935      	ldr	r1, [pc, #212]	; (8001a48 <HAL_GPIO_Init+0x310>)
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	089b      	lsrs	r3, r3, #2
 8001976:	3302      	adds	r3, #2
 8001978:	69ba      	ldr	r2, [r7, #24]
 800197a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800197e:	4b3b      	ldr	r3, [pc, #236]	; (8001a6c <HAL_GPIO_Init+0x334>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	43db      	mvns	r3, r3
 8001988:	69ba      	ldr	r2, [r7, #24]
 800198a:	4013      	ands	r3, r2
 800198c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001996:	2b00      	cmp	r3, #0
 8001998:	d003      	beq.n	80019a2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800199a:	69ba      	ldr	r2, [r7, #24]
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	4313      	orrs	r3, r2
 80019a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80019a2:	4a32      	ldr	r2, [pc, #200]	; (8001a6c <HAL_GPIO_Init+0x334>)
 80019a4:	69bb      	ldr	r3, [r7, #24]
 80019a6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80019a8:	4b30      	ldr	r3, [pc, #192]	; (8001a6c <HAL_GPIO_Init+0x334>)
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	43db      	mvns	r3, r3
 80019b2:	69ba      	ldr	r2, [r7, #24]
 80019b4:	4013      	ands	r3, r2
 80019b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d003      	beq.n	80019cc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80019c4:	69ba      	ldr	r2, [r7, #24]
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019cc:	4a27      	ldr	r2, [pc, #156]	; (8001a6c <HAL_GPIO_Init+0x334>)
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019d2:	4b26      	ldr	r3, [pc, #152]	; (8001a6c <HAL_GPIO_Init+0x334>)
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	43db      	mvns	r3, r3
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	4013      	ands	r3, r2
 80019e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d003      	beq.n	80019f6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80019ee:	69ba      	ldr	r2, [r7, #24]
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019f6:	4a1d      	ldr	r2, [pc, #116]	; (8001a6c <HAL_GPIO_Init+0x334>)
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019fc:	4b1b      	ldr	r3, [pc, #108]	; (8001a6c <HAL_GPIO_Init+0x334>)
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	43db      	mvns	r3, r3
 8001a06:	69ba      	ldr	r2, [r7, #24]
 8001a08:	4013      	ands	r3, r2
 8001a0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d003      	beq.n	8001a20 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a20:	4a12      	ldr	r2, [pc, #72]	; (8001a6c <HAL_GPIO_Init+0x334>)
 8001a22:	69bb      	ldr	r3, [r7, #24]
 8001a24:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	3301      	adds	r3, #1
 8001a2a:	61fb      	str	r3, [r7, #28]
 8001a2c:	69fb      	ldr	r3, [r7, #28]
 8001a2e:	2b0f      	cmp	r3, #15
 8001a30:	f67f ae90 	bls.w	8001754 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a34:	bf00      	nop
 8001a36:	bf00      	nop
 8001a38:	3724      	adds	r7, #36	; 0x24
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	40023800 	.word	0x40023800
 8001a48:	40013800 	.word	0x40013800
 8001a4c:	40020000 	.word	0x40020000
 8001a50:	40020400 	.word	0x40020400
 8001a54:	40020800 	.word	0x40020800
 8001a58:	40020c00 	.word	0x40020c00
 8001a5c:	40021000 	.word	0x40021000
 8001a60:	40021400 	.word	0x40021400
 8001a64:	40021800 	.word	0x40021800
 8001a68:	40021c00 	.word	0x40021c00
 8001a6c:	40013c00 	.word	0x40013c00

08001a70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	460b      	mov	r3, r1
 8001a7a:	807b      	strh	r3, [r7, #2]
 8001a7c:	4613      	mov	r3, r2
 8001a7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a80:	787b      	ldrb	r3, [r7, #1]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d003      	beq.n	8001a8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a86:	887a      	ldrh	r2, [r7, #2]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a8c:	e003      	b.n	8001a96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a8e:	887b      	ldrh	r3, [r7, #2]
 8001a90:	041a      	lsls	r2, r3, #16
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	619a      	str	r2, [r3, #24]
}
 8001a96:	bf00      	nop
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr

08001aa2 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001aa2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001aa4:	b08f      	sub	sp, #60	; 0x3c
 8001aa6:	af0a      	add	r7, sp, #40	; 0x28
 8001aa8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d101      	bne.n	8001ab4 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e054      	b.n	8001b5e <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d106      	bne.n	8001ad4 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f006 fa76 	bl	8007fc0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2203      	movs	r2, #3
 8001ad8:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ae0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d102      	bne.n	8001aee <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2200      	movs	r2, #0
 8001aec:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f003 fbcc 	bl	8005290 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	603b      	str	r3, [r7, #0]
 8001afe:	687e      	ldr	r6, [r7, #4]
 8001b00:	466d      	mov	r5, sp
 8001b02:	f106 0410 	add.w	r4, r6, #16
 8001b06:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b08:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b0c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b0e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b12:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b16:	1d33      	adds	r3, r6, #4
 8001b18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b1a:	6838      	ldr	r0, [r7, #0]
 8001b1c:	f003 fb46 	bl	80051ac <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2101      	movs	r1, #1
 8001b26:	4618      	mov	r0, r3
 8001b28:	f003 fbc3 	bl	80052b2 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	603b      	str	r3, [r7, #0]
 8001b32:	687e      	ldr	r6, [r7, #4]
 8001b34:	466d      	mov	r5, sp
 8001b36:	f106 0410 	add.w	r4, r6, #16
 8001b3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b42:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b46:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b4a:	1d33      	adds	r3, r6, #4
 8001b4c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b4e:	6838      	ldr	r0, [r7, #0]
 8001b50:	f003 fd2a 	bl	80055a8 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2201      	movs	r2, #1
 8001b58:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8001b5c:	2300      	movs	r3, #0
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3714      	adds	r7, #20
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001b66 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8001b66:	b590      	push	{r4, r7, lr}
 8001b68:	b089      	sub	sp, #36	; 0x24
 8001b6a:	af04      	add	r7, sp, #16
 8001b6c:	6078      	str	r0, [r7, #4]
 8001b6e:	4608      	mov	r0, r1
 8001b70:	4611      	mov	r1, r2
 8001b72:	461a      	mov	r2, r3
 8001b74:	4603      	mov	r3, r0
 8001b76:	70fb      	strb	r3, [r7, #3]
 8001b78:	460b      	mov	r3, r1
 8001b7a:	70bb      	strb	r3, [r7, #2]
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001b86:	2b01      	cmp	r3, #1
 8001b88:	d101      	bne.n	8001b8e <HAL_HCD_HC_Init+0x28>
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	e076      	b.n	8001c7c <HAL_HCD_HC_Init+0x116>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2201      	movs	r2, #1
 8001b92:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8001b96:	78fb      	ldrb	r3, [r7, #3]
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	212c      	movs	r1, #44	; 0x2c
 8001b9c:	fb01 f303 	mul.w	r3, r1, r3
 8001ba0:	4413      	add	r3, r2
 8001ba2:	333d      	adds	r3, #61	; 0x3d
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001ba8:	78fb      	ldrb	r3, [r7, #3]
 8001baa:	687a      	ldr	r2, [r7, #4]
 8001bac:	212c      	movs	r1, #44	; 0x2c
 8001bae:	fb01 f303 	mul.w	r3, r1, r3
 8001bb2:	4413      	add	r3, r2
 8001bb4:	3338      	adds	r3, #56	; 0x38
 8001bb6:	787a      	ldrb	r2, [r7, #1]
 8001bb8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8001bba:	78fb      	ldrb	r3, [r7, #3]
 8001bbc:	687a      	ldr	r2, [r7, #4]
 8001bbe:	212c      	movs	r1, #44	; 0x2c
 8001bc0:	fb01 f303 	mul.w	r3, r1, r3
 8001bc4:	4413      	add	r3, r2
 8001bc6:	3340      	adds	r3, #64	; 0x40
 8001bc8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001bca:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001bcc:	78fb      	ldrb	r3, [r7, #3]
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	212c      	movs	r1, #44	; 0x2c
 8001bd2:	fb01 f303 	mul.w	r3, r1, r3
 8001bd6:	4413      	add	r3, r2
 8001bd8:	3339      	adds	r3, #57	; 0x39
 8001bda:	78fa      	ldrb	r2, [r7, #3]
 8001bdc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001bde:	78fb      	ldrb	r3, [r7, #3]
 8001be0:	687a      	ldr	r2, [r7, #4]
 8001be2:	212c      	movs	r1, #44	; 0x2c
 8001be4:	fb01 f303 	mul.w	r3, r1, r3
 8001be8:	4413      	add	r3, r2
 8001bea:	333f      	adds	r3, #63	; 0x3f
 8001bec:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001bf0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001bf2:	78fb      	ldrb	r3, [r7, #3]
 8001bf4:	78ba      	ldrb	r2, [r7, #2]
 8001bf6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001bfa:	b2d0      	uxtb	r0, r2
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	212c      	movs	r1, #44	; 0x2c
 8001c00:	fb01 f303 	mul.w	r3, r1, r3
 8001c04:	4413      	add	r3, r2
 8001c06:	333a      	adds	r3, #58	; 0x3a
 8001c08:	4602      	mov	r2, r0
 8001c0a:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8001c0c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	da09      	bge.n	8001c28 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001c14:	78fb      	ldrb	r3, [r7, #3]
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	212c      	movs	r1, #44	; 0x2c
 8001c1a:	fb01 f303 	mul.w	r3, r1, r3
 8001c1e:	4413      	add	r3, r2
 8001c20:	333b      	adds	r3, #59	; 0x3b
 8001c22:	2201      	movs	r2, #1
 8001c24:	701a      	strb	r2, [r3, #0]
 8001c26:	e008      	b.n	8001c3a <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001c28:	78fb      	ldrb	r3, [r7, #3]
 8001c2a:	687a      	ldr	r2, [r7, #4]
 8001c2c:	212c      	movs	r1, #44	; 0x2c
 8001c2e:	fb01 f303 	mul.w	r3, r1, r3
 8001c32:	4413      	add	r3, r2
 8001c34:	333b      	adds	r3, #59	; 0x3b
 8001c36:	2200      	movs	r2, #0
 8001c38:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001c3a:	78fb      	ldrb	r3, [r7, #3]
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	212c      	movs	r1, #44	; 0x2c
 8001c40:	fb01 f303 	mul.w	r3, r1, r3
 8001c44:	4413      	add	r3, r2
 8001c46:	333c      	adds	r3, #60	; 0x3c
 8001c48:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001c4c:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6818      	ldr	r0, [r3, #0]
 8001c52:	787c      	ldrb	r4, [r7, #1]
 8001c54:	78ba      	ldrb	r2, [r7, #2]
 8001c56:	78f9      	ldrb	r1, [r7, #3]
 8001c58:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001c5a:	9302      	str	r3, [sp, #8]
 8001c5c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001c60:	9301      	str	r3, [sp, #4]
 8001c62:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001c66:	9300      	str	r3, [sp, #0]
 8001c68:	4623      	mov	r3, r4
 8001c6a:	f003 fe17 	bl	800589c <USB_HC_Init>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2200      	movs	r2, #0
 8001c76:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001c7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3714      	adds	r7, #20
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd90      	pop	{r4, r7, pc}

08001c84 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001c90:	2300      	movs	r3, #0
 8001c92:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d101      	bne.n	8001ca2 <HAL_HCD_HC_Halt+0x1e>
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	e00f      	b.n	8001cc2 <HAL_HCD_HC_Halt+0x3e>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	78fa      	ldrb	r2, [r7, #3]
 8001cb0:	4611      	mov	r1, r2
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f004 f853 	bl	8005d5e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2200      	movs	r2, #0
 8001cbc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3710      	adds	r7, #16
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
	...

08001ccc <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b082      	sub	sp, #8
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
 8001cd4:	4608      	mov	r0, r1
 8001cd6:	4611      	mov	r1, r2
 8001cd8:	461a      	mov	r2, r3
 8001cda:	4603      	mov	r3, r0
 8001cdc:	70fb      	strb	r3, [r7, #3]
 8001cde:	460b      	mov	r3, r1
 8001ce0:	70bb      	strb	r3, [r7, #2]
 8001ce2:	4613      	mov	r3, r2
 8001ce4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001ce6:	78fb      	ldrb	r3, [r7, #3]
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	212c      	movs	r1, #44	; 0x2c
 8001cec:	fb01 f303 	mul.w	r3, r1, r3
 8001cf0:	4413      	add	r3, r2
 8001cf2:	333b      	adds	r3, #59	; 0x3b
 8001cf4:	78ba      	ldrb	r2, [r7, #2]
 8001cf6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001cf8:	78fb      	ldrb	r3, [r7, #3]
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	212c      	movs	r1, #44	; 0x2c
 8001cfe:	fb01 f303 	mul.w	r3, r1, r3
 8001d02:	4413      	add	r3, r2
 8001d04:	333f      	adds	r3, #63	; 0x3f
 8001d06:	787a      	ldrb	r2, [r7, #1]
 8001d08:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001d0a:	7c3b      	ldrb	r3, [r7, #16]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d112      	bne.n	8001d36 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001d10:	78fb      	ldrb	r3, [r7, #3]
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	212c      	movs	r1, #44	; 0x2c
 8001d16:	fb01 f303 	mul.w	r3, r1, r3
 8001d1a:	4413      	add	r3, r2
 8001d1c:	3342      	adds	r3, #66	; 0x42
 8001d1e:	2203      	movs	r2, #3
 8001d20:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001d22:	78fb      	ldrb	r3, [r7, #3]
 8001d24:	687a      	ldr	r2, [r7, #4]
 8001d26:	212c      	movs	r1, #44	; 0x2c
 8001d28:	fb01 f303 	mul.w	r3, r1, r3
 8001d2c:	4413      	add	r3, r2
 8001d2e:	333d      	adds	r3, #61	; 0x3d
 8001d30:	7f3a      	ldrb	r2, [r7, #28]
 8001d32:	701a      	strb	r2, [r3, #0]
 8001d34:	e008      	b.n	8001d48 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001d36:	78fb      	ldrb	r3, [r7, #3]
 8001d38:	687a      	ldr	r2, [r7, #4]
 8001d3a:	212c      	movs	r1, #44	; 0x2c
 8001d3c:	fb01 f303 	mul.w	r3, r1, r3
 8001d40:	4413      	add	r3, r2
 8001d42:	3342      	adds	r3, #66	; 0x42
 8001d44:	2202      	movs	r2, #2
 8001d46:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001d48:	787b      	ldrb	r3, [r7, #1]
 8001d4a:	2b03      	cmp	r3, #3
 8001d4c:	f200 80c6 	bhi.w	8001edc <HAL_HCD_HC_SubmitRequest+0x210>
 8001d50:	a201      	add	r2, pc, #4	; (adr r2, 8001d58 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8001d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d56:	bf00      	nop
 8001d58:	08001d69 	.word	0x08001d69
 8001d5c:	08001ec9 	.word	0x08001ec9
 8001d60:	08001dcd 	.word	0x08001dcd
 8001d64:	08001e4b 	.word	0x08001e4b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001d68:	7c3b      	ldrb	r3, [r7, #16]
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	f040 80b8 	bne.w	8001ee0 <HAL_HCD_HC_SubmitRequest+0x214>
 8001d70:	78bb      	ldrb	r3, [r7, #2]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f040 80b4 	bne.w	8001ee0 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8001d78:	8b3b      	ldrh	r3, [r7, #24]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d108      	bne.n	8001d90 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8001d7e:	78fb      	ldrb	r3, [r7, #3]
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	212c      	movs	r1, #44	; 0x2c
 8001d84:	fb01 f303 	mul.w	r3, r1, r3
 8001d88:	4413      	add	r3, r2
 8001d8a:	3355      	adds	r3, #85	; 0x55
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001d90:	78fb      	ldrb	r3, [r7, #3]
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	212c      	movs	r1, #44	; 0x2c
 8001d96:	fb01 f303 	mul.w	r3, r1, r3
 8001d9a:	4413      	add	r3, r2
 8001d9c:	3355      	adds	r3, #85	; 0x55
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d109      	bne.n	8001db8 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001da4:	78fb      	ldrb	r3, [r7, #3]
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	212c      	movs	r1, #44	; 0x2c
 8001daa:	fb01 f303 	mul.w	r3, r1, r3
 8001dae:	4413      	add	r3, r2
 8001db0:	3342      	adds	r3, #66	; 0x42
 8001db2:	2200      	movs	r2, #0
 8001db4:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001db6:	e093      	b.n	8001ee0 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001db8:	78fb      	ldrb	r3, [r7, #3]
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	212c      	movs	r1, #44	; 0x2c
 8001dbe:	fb01 f303 	mul.w	r3, r1, r3
 8001dc2:	4413      	add	r3, r2
 8001dc4:	3342      	adds	r3, #66	; 0x42
 8001dc6:	2202      	movs	r2, #2
 8001dc8:	701a      	strb	r2, [r3, #0]
      break;
 8001dca:	e089      	b.n	8001ee0 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001dcc:	78bb      	ldrb	r3, [r7, #2]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d11d      	bne.n	8001e0e <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001dd2:	78fb      	ldrb	r3, [r7, #3]
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	212c      	movs	r1, #44	; 0x2c
 8001dd8:	fb01 f303 	mul.w	r3, r1, r3
 8001ddc:	4413      	add	r3, r2
 8001dde:	3355      	adds	r3, #85	; 0x55
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d109      	bne.n	8001dfa <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001de6:	78fb      	ldrb	r3, [r7, #3]
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	212c      	movs	r1, #44	; 0x2c
 8001dec:	fb01 f303 	mul.w	r3, r1, r3
 8001df0:	4413      	add	r3, r2
 8001df2:	3342      	adds	r3, #66	; 0x42
 8001df4:	2200      	movs	r2, #0
 8001df6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001df8:	e073      	b.n	8001ee2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001dfa:	78fb      	ldrb	r3, [r7, #3]
 8001dfc:	687a      	ldr	r2, [r7, #4]
 8001dfe:	212c      	movs	r1, #44	; 0x2c
 8001e00:	fb01 f303 	mul.w	r3, r1, r3
 8001e04:	4413      	add	r3, r2
 8001e06:	3342      	adds	r3, #66	; 0x42
 8001e08:	2202      	movs	r2, #2
 8001e0a:	701a      	strb	r2, [r3, #0]
      break;
 8001e0c:	e069      	b.n	8001ee2 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001e0e:	78fb      	ldrb	r3, [r7, #3]
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	212c      	movs	r1, #44	; 0x2c
 8001e14:	fb01 f303 	mul.w	r3, r1, r3
 8001e18:	4413      	add	r3, r2
 8001e1a:	3354      	adds	r3, #84	; 0x54
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d109      	bne.n	8001e36 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001e22:	78fb      	ldrb	r3, [r7, #3]
 8001e24:	687a      	ldr	r2, [r7, #4]
 8001e26:	212c      	movs	r1, #44	; 0x2c
 8001e28:	fb01 f303 	mul.w	r3, r1, r3
 8001e2c:	4413      	add	r3, r2
 8001e2e:	3342      	adds	r3, #66	; 0x42
 8001e30:	2200      	movs	r2, #0
 8001e32:	701a      	strb	r2, [r3, #0]
      break;
 8001e34:	e055      	b.n	8001ee2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001e36:	78fb      	ldrb	r3, [r7, #3]
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	212c      	movs	r1, #44	; 0x2c
 8001e3c:	fb01 f303 	mul.w	r3, r1, r3
 8001e40:	4413      	add	r3, r2
 8001e42:	3342      	adds	r3, #66	; 0x42
 8001e44:	2202      	movs	r2, #2
 8001e46:	701a      	strb	r2, [r3, #0]
      break;
 8001e48:	e04b      	b.n	8001ee2 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001e4a:	78bb      	ldrb	r3, [r7, #2]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d11d      	bne.n	8001e8c <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001e50:	78fb      	ldrb	r3, [r7, #3]
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	212c      	movs	r1, #44	; 0x2c
 8001e56:	fb01 f303 	mul.w	r3, r1, r3
 8001e5a:	4413      	add	r3, r2
 8001e5c:	3355      	adds	r3, #85	; 0x55
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d109      	bne.n	8001e78 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001e64:	78fb      	ldrb	r3, [r7, #3]
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	212c      	movs	r1, #44	; 0x2c
 8001e6a:	fb01 f303 	mul.w	r3, r1, r3
 8001e6e:	4413      	add	r3, r2
 8001e70:	3342      	adds	r3, #66	; 0x42
 8001e72:	2200      	movs	r2, #0
 8001e74:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001e76:	e034      	b.n	8001ee2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001e78:	78fb      	ldrb	r3, [r7, #3]
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	212c      	movs	r1, #44	; 0x2c
 8001e7e:	fb01 f303 	mul.w	r3, r1, r3
 8001e82:	4413      	add	r3, r2
 8001e84:	3342      	adds	r3, #66	; 0x42
 8001e86:	2202      	movs	r2, #2
 8001e88:	701a      	strb	r2, [r3, #0]
      break;
 8001e8a:	e02a      	b.n	8001ee2 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001e8c:	78fb      	ldrb	r3, [r7, #3]
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	212c      	movs	r1, #44	; 0x2c
 8001e92:	fb01 f303 	mul.w	r3, r1, r3
 8001e96:	4413      	add	r3, r2
 8001e98:	3354      	adds	r3, #84	; 0x54
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d109      	bne.n	8001eb4 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ea0:	78fb      	ldrb	r3, [r7, #3]
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	212c      	movs	r1, #44	; 0x2c
 8001ea6:	fb01 f303 	mul.w	r3, r1, r3
 8001eaa:	4413      	add	r3, r2
 8001eac:	3342      	adds	r3, #66	; 0x42
 8001eae:	2200      	movs	r2, #0
 8001eb0:	701a      	strb	r2, [r3, #0]
      break;
 8001eb2:	e016      	b.n	8001ee2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001eb4:	78fb      	ldrb	r3, [r7, #3]
 8001eb6:	687a      	ldr	r2, [r7, #4]
 8001eb8:	212c      	movs	r1, #44	; 0x2c
 8001eba:	fb01 f303 	mul.w	r3, r1, r3
 8001ebe:	4413      	add	r3, r2
 8001ec0:	3342      	adds	r3, #66	; 0x42
 8001ec2:	2202      	movs	r2, #2
 8001ec4:	701a      	strb	r2, [r3, #0]
      break;
 8001ec6:	e00c      	b.n	8001ee2 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ec8:	78fb      	ldrb	r3, [r7, #3]
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	212c      	movs	r1, #44	; 0x2c
 8001ece:	fb01 f303 	mul.w	r3, r1, r3
 8001ed2:	4413      	add	r3, r2
 8001ed4:	3342      	adds	r3, #66	; 0x42
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	701a      	strb	r2, [r3, #0]
      break;
 8001eda:	e002      	b.n	8001ee2 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8001edc:	bf00      	nop
 8001ede:	e000      	b.n	8001ee2 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8001ee0:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001ee2:	78fb      	ldrb	r3, [r7, #3]
 8001ee4:	687a      	ldr	r2, [r7, #4]
 8001ee6:	212c      	movs	r1, #44	; 0x2c
 8001ee8:	fb01 f303 	mul.w	r3, r1, r3
 8001eec:	4413      	add	r3, r2
 8001eee:	3344      	adds	r3, #68	; 0x44
 8001ef0:	697a      	ldr	r2, [r7, #20]
 8001ef2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001ef4:	78fb      	ldrb	r3, [r7, #3]
 8001ef6:	8b3a      	ldrh	r2, [r7, #24]
 8001ef8:	6879      	ldr	r1, [r7, #4]
 8001efa:	202c      	movs	r0, #44	; 0x2c
 8001efc:	fb00 f303 	mul.w	r3, r0, r3
 8001f00:	440b      	add	r3, r1
 8001f02:	334c      	adds	r3, #76	; 0x4c
 8001f04:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001f06:	78fb      	ldrb	r3, [r7, #3]
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	212c      	movs	r1, #44	; 0x2c
 8001f0c:	fb01 f303 	mul.w	r3, r1, r3
 8001f10:	4413      	add	r3, r2
 8001f12:	3360      	adds	r3, #96	; 0x60
 8001f14:	2200      	movs	r2, #0
 8001f16:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001f18:	78fb      	ldrb	r3, [r7, #3]
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	212c      	movs	r1, #44	; 0x2c
 8001f1e:	fb01 f303 	mul.w	r3, r1, r3
 8001f22:	4413      	add	r3, r2
 8001f24:	3350      	adds	r3, #80	; 0x50
 8001f26:	2200      	movs	r2, #0
 8001f28:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001f2a:	78fb      	ldrb	r3, [r7, #3]
 8001f2c:	687a      	ldr	r2, [r7, #4]
 8001f2e:	212c      	movs	r1, #44	; 0x2c
 8001f30:	fb01 f303 	mul.w	r3, r1, r3
 8001f34:	4413      	add	r3, r2
 8001f36:	3339      	adds	r3, #57	; 0x39
 8001f38:	78fa      	ldrb	r2, [r7, #3]
 8001f3a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001f3c:	78fb      	ldrb	r3, [r7, #3]
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	212c      	movs	r1, #44	; 0x2c
 8001f42:	fb01 f303 	mul.w	r3, r1, r3
 8001f46:	4413      	add	r3, r2
 8001f48:	3361      	adds	r3, #97	; 0x61
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6818      	ldr	r0, [r3, #0]
 8001f52:	78fb      	ldrb	r3, [r7, #3]
 8001f54:	222c      	movs	r2, #44	; 0x2c
 8001f56:	fb02 f303 	mul.w	r3, r2, r3
 8001f5a:	3338      	adds	r3, #56	; 0x38
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	18d1      	adds	r1, r2, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	691b      	ldr	r3, [r3, #16]
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	461a      	mov	r2, r3
 8001f68:	f003 fda6 	bl	8005ab8 <USB_HC_StartXfer>
 8001f6c:	4603      	mov	r3, r0
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop

08001f78 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f003 fac9 	bl	8005526 <USB_GetMode>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b01      	cmp	r3, #1
 8001f98:	f040 80f6 	bne.w	8002188 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f003 faad 	bl	8005500 <USB_ReadInterrupts>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	f000 80ec 	beq.w	8002186 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f003 faa4 	bl	8005500 <USB_ReadInterrupts>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fbe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001fc2:	d104      	bne.n	8001fce <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001fcc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f003 fa94 	bl	8005500 <USB_ReadInterrupts>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fde:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001fe2:	d104      	bne.n	8001fee <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001fec:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f003 fa84 	bl	8005500 <USB_ReadInterrupts>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001ffe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002002:	d104      	bne.n	800200e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800200c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4618      	mov	r0, r3
 8002014:	f003 fa74 	bl	8005500 <USB_ReadInterrupts>
 8002018:	4603      	mov	r3, r0
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	2b02      	cmp	r3, #2
 8002020:	d103      	bne.n	800202a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2202      	movs	r2, #2
 8002028:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4618      	mov	r0, r3
 8002030:	f003 fa66 	bl	8005500 <USB_ReadInterrupts>
 8002034:	4603      	mov	r3, r0
 8002036:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800203a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800203e:	d11c      	bne.n	800207a <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002048:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b00      	cmp	r3, #0
 8002058:	d10f      	bne.n	800207a <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800205a:	2110      	movs	r1, #16
 800205c:	6938      	ldr	r0, [r7, #16]
 800205e:	f003 f975 	bl	800534c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002062:	6938      	ldr	r0, [r7, #16]
 8002064:	f003 f996 	bl	8005394 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	2101      	movs	r1, #1
 800206e:	4618      	mov	r0, r3
 8002070:	f003 fb4e 	bl	8005710 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002074:	6878      	ldr	r0, [r7, #4]
 8002076:	f006 f821 	bl	80080bc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4618      	mov	r0, r3
 8002080:	f003 fa3e 	bl	8005500 <USB_ReadInterrupts>
 8002084:	4603      	mov	r3, r0
 8002086:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800208a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800208e:	d102      	bne.n	8002096 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f001 fa03 	bl	800349c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4618      	mov	r0, r3
 800209c:	f003 fa30 	bl	8005500 <USB_ReadInterrupts>
 80020a0:	4603      	mov	r3, r0
 80020a2:	f003 0308 	and.w	r3, r3, #8
 80020a6:	2b08      	cmp	r3, #8
 80020a8:	d106      	bne.n	80020b8 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f005 ffea 	bl	8008084 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2208      	movs	r2, #8
 80020b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4618      	mov	r0, r3
 80020be:	f003 fa1f 	bl	8005500 <USB_ReadInterrupts>
 80020c2:	4603      	mov	r3, r0
 80020c4:	f003 0310 	and.w	r3, r3, #16
 80020c8:	2b10      	cmp	r3, #16
 80020ca:	d101      	bne.n	80020d0 <HAL_HCD_IRQHandler+0x158>
 80020cc:	2301      	movs	r3, #1
 80020ce:	e000      	b.n	80020d2 <HAL_HCD_IRQHandler+0x15a>
 80020d0:	2300      	movs	r3, #0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d012      	beq.n	80020fc <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	699a      	ldr	r2, [r3, #24]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f022 0210 	bic.w	r2, r2, #16
 80020e4:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f001 f906 	bl	80032f8 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	699a      	ldr	r2, [r3, #24]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f042 0210 	orr.w	r2, r2, #16
 80020fa:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4618      	mov	r0, r3
 8002102:	f003 f9fd 	bl	8005500 <USB_ReadInterrupts>
 8002106:	4603      	mov	r3, r0
 8002108:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800210c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002110:	d13a      	bne.n	8002188 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4618      	mov	r0, r3
 8002118:	f003 fe10 	bl	8005d3c <USB_HC_ReadInterrupt>
 800211c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800211e:	2300      	movs	r3, #0
 8002120:	617b      	str	r3, [r7, #20]
 8002122:	e025      	b.n	8002170 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	f003 030f 	and.w	r3, r3, #15
 800212a:	68ba      	ldr	r2, [r7, #8]
 800212c:	fa22 f303 	lsr.w	r3, r2, r3
 8002130:	f003 0301 	and.w	r3, r3, #1
 8002134:	2b00      	cmp	r3, #0
 8002136:	d018      	beq.n	800216a <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	015a      	lsls	r2, r3, #5
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	4413      	add	r3, r2
 8002140:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800214a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800214e:	d106      	bne.n	800215e <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	b2db      	uxtb	r3, r3
 8002154:	4619      	mov	r1, r3
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f000 f8ab 	bl	80022b2 <HCD_HC_IN_IRQHandler>
 800215c:	e005      	b.n	800216a <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	b2db      	uxtb	r3, r3
 8002162:	4619      	mov	r1, r3
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f000 fcc6 	bl	8002af6 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	3301      	adds	r3, #1
 800216e:	617b      	str	r3, [r7, #20]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	697a      	ldr	r2, [r7, #20]
 8002176:	429a      	cmp	r2, r3
 8002178:	d3d4      	bcc.n	8002124 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002182:	615a      	str	r2, [r3, #20]
 8002184:	e000      	b.n	8002188 <HAL_HCD_IRQHandler+0x210>
      return;
 8002186:	bf00      	nop
    }
  }
}
 8002188:	3718      	adds	r7, #24
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}

0800218e <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800218e:	b580      	push	{r7, lr}
 8002190:	b082      	sub	sp, #8
 8002192:	af00      	add	r7, sp, #0
 8002194:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800219c:	2b01      	cmp	r3, #1
 800219e:	d101      	bne.n	80021a4 <HAL_HCD_Start+0x16>
 80021a0:	2302      	movs	r3, #2
 80021a2:	e013      	b.n	80021cc <HAL_HCD_Start+0x3e>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2201      	movs	r2, #1
 80021a8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2101      	movs	r1, #1
 80021b2:	4618      	mov	r0, r3
 80021b4:	f003 fb10 	bl	80057d8 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4618      	mov	r0, r3
 80021be:	f003 f856 	bl	800526e <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2200      	movs	r2, #0
 80021c6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80021ca:	2300      	movs	r3, #0
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3708      	adds	r7, #8
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}

080021d4 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d101      	bne.n	80021ea <HAL_HCD_Stop+0x16>
 80021e6:	2302      	movs	r3, #2
 80021e8:	e00d      	b.n	8002206 <HAL_HCD_Stop+0x32>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2201      	movs	r2, #1
 80021ee:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4618      	mov	r0, r3
 80021f8:	f003 ff0a 	bl	8006010 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2200      	movs	r2, #0
 8002200:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800220e:	b580      	push	{r7, lr}
 8002210:	b082      	sub	sp, #8
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4618      	mov	r0, r3
 800221c:	f003 fab2 	bl	8005784 <USB_ResetPort>
 8002220:	4603      	mov	r3, r0
}
 8002222:	4618      	mov	r0, r3
 8002224:	3708      	adds	r7, #8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}

0800222a <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800222a:	b480      	push	{r7}
 800222c:	b083      	sub	sp, #12
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
 8002232:	460b      	mov	r3, r1
 8002234:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002236:	78fb      	ldrb	r3, [r7, #3]
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	212c      	movs	r1, #44	; 0x2c
 800223c:	fb01 f303 	mul.w	r3, r1, r3
 8002240:	4413      	add	r3, r2
 8002242:	3360      	adds	r3, #96	; 0x60
 8002244:	781b      	ldrb	r3, [r3, #0]
}
 8002246:	4618      	mov	r0, r3
 8002248:	370c      	adds	r7, #12
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr

08002252 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002252:	b480      	push	{r7}
 8002254:	b083      	sub	sp, #12
 8002256:	af00      	add	r7, sp, #0
 8002258:	6078      	str	r0, [r7, #4]
 800225a:	460b      	mov	r3, r1
 800225c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800225e:	78fb      	ldrb	r3, [r7, #3]
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	212c      	movs	r1, #44	; 0x2c
 8002264:	fb01 f303 	mul.w	r3, r1, r3
 8002268:	4413      	add	r3, r2
 800226a:	3350      	adds	r3, #80	; 0x50
 800226c:	681b      	ldr	r3, [r3, #0]
}
 800226e:	4618      	mov	r0, r3
 8002270:	370c      	adds	r7, #12
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr

0800227a <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800227a:	b580      	push	{r7, lr}
 800227c:	b082      	sub	sp, #8
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4618      	mov	r0, r3
 8002288:	f003 faf6 	bl	8005878 <USB_GetCurrentFrame>
 800228c:	4603      	mov	r3, r0
}
 800228e:	4618      	mov	r0, r3
 8002290:	3708      	adds	r7, #8
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b082      	sub	sp, #8
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4618      	mov	r0, r3
 80022a4:	f003 fad1 	bl	800584a <USB_GetHostSpeed>
 80022a8:	4603      	mov	r3, r0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3708      	adds	r7, #8
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b086      	sub	sp, #24
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
 80022ba:	460b      	mov	r3, r1
 80022bc:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80022c8:	78fb      	ldrb	r3, [r7, #3]
 80022ca:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	015a      	lsls	r2, r3, #5
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	4413      	add	r3, r2
 80022d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f003 0304 	and.w	r3, r3, #4
 80022de:	2b04      	cmp	r3, #4
 80022e0:	d119      	bne.n	8002316 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	015a      	lsls	r2, r3, #5
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	4413      	add	r3, r2
 80022ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022ee:	461a      	mov	r2, r3
 80022f0:	2304      	movs	r3, #4
 80022f2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	015a      	lsls	r2, r3, #5
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	4413      	add	r3, r2
 80022fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	68fa      	ldr	r2, [r7, #12]
 8002304:	0151      	lsls	r1, r2, #5
 8002306:	693a      	ldr	r2, [r7, #16]
 8002308:	440a      	add	r2, r1
 800230a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800230e:	f043 0302 	orr.w	r3, r3, #2
 8002312:	60d3      	str	r3, [r2, #12]
 8002314:	e101      	b.n	800251a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	015a      	lsls	r2, r3, #5
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	4413      	add	r3, r2
 800231e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002328:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800232c:	d12b      	bne.n	8002386 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	015a      	lsls	r2, r3, #5
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	4413      	add	r3, r2
 8002336:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800233a:	461a      	mov	r2, r3
 800233c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002340:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	212c      	movs	r1, #44	; 0x2c
 8002348:	fb01 f303 	mul.w	r3, r1, r3
 800234c:	4413      	add	r3, r2
 800234e:	3361      	adds	r3, #97	; 0x61
 8002350:	2207      	movs	r2, #7
 8002352:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	015a      	lsls	r2, r3, #5
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	4413      	add	r3, r2
 800235c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	68fa      	ldr	r2, [r7, #12]
 8002364:	0151      	lsls	r1, r2, #5
 8002366:	693a      	ldr	r2, [r7, #16]
 8002368:	440a      	add	r2, r1
 800236a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800236e:	f043 0302 	orr.w	r3, r3, #2
 8002372:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	68fa      	ldr	r2, [r7, #12]
 800237a:	b2d2      	uxtb	r2, r2
 800237c:	4611      	mov	r1, r2
 800237e:	4618      	mov	r0, r3
 8002380:	f003 fced 	bl	8005d5e <USB_HC_Halt>
 8002384:	e0c9      	b.n	800251a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	015a      	lsls	r2, r3, #5
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	4413      	add	r3, r2
 800238e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	f003 0320 	and.w	r3, r3, #32
 8002398:	2b20      	cmp	r3, #32
 800239a:	d109      	bne.n	80023b0 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	015a      	lsls	r2, r3, #5
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	4413      	add	r3, r2
 80023a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023a8:	461a      	mov	r2, r3
 80023aa:	2320      	movs	r3, #32
 80023ac:	6093      	str	r3, [r2, #8]
 80023ae:	e0b4      	b.n	800251a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	015a      	lsls	r2, r3, #5
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	4413      	add	r3, r2
 80023b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	f003 0308 	and.w	r3, r3, #8
 80023c2:	2b08      	cmp	r3, #8
 80023c4:	d133      	bne.n	800242e <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	015a      	lsls	r2, r3, #5
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	4413      	add	r3, r2
 80023ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	68fa      	ldr	r2, [r7, #12]
 80023d6:	0151      	lsls	r1, r2, #5
 80023d8:	693a      	ldr	r2, [r7, #16]
 80023da:	440a      	add	r2, r1
 80023dc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80023e0:	f043 0302 	orr.w	r3, r3, #2
 80023e4:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	212c      	movs	r1, #44	; 0x2c
 80023ec:	fb01 f303 	mul.w	r3, r1, r3
 80023f0:	4413      	add	r3, r2
 80023f2:	3361      	adds	r3, #97	; 0x61
 80023f4:	2205      	movs	r2, #5
 80023f6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	015a      	lsls	r2, r3, #5
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	4413      	add	r3, r2
 8002400:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002404:	461a      	mov	r2, r3
 8002406:	2310      	movs	r3, #16
 8002408:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	015a      	lsls	r2, r3, #5
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	4413      	add	r3, r2
 8002412:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002416:	461a      	mov	r2, r3
 8002418:	2308      	movs	r3, #8
 800241a:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	68fa      	ldr	r2, [r7, #12]
 8002422:	b2d2      	uxtb	r2, r2
 8002424:	4611      	mov	r1, r2
 8002426:	4618      	mov	r0, r3
 8002428:	f003 fc99 	bl	8005d5e <USB_HC_Halt>
 800242c:	e075      	b.n	800251a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	015a      	lsls	r2, r3, #5
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	4413      	add	r3, r2
 8002436:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002440:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002444:	d134      	bne.n	80024b0 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	015a      	lsls	r2, r3, #5
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	4413      	add	r3, r2
 800244e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	68fa      	ldr	r2, [r7, #12]
 8002456:	0151      	lsls	r1, r2, #5
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	440a      	add	r2, r1
 800245c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002460:	f043 0302 	orr.w	r3, r3, #2
 8002464:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	212c      	movs	r1, #44	; 0x2c
 800246c:	fb01 f303 	mul.w	r3, r1, r3
 8002470:	4413      	add	r3, r2
 8002472:	3361      	adds	r3, #97	; 0x61
 8002474:	2208      	movs	r2, #8
 8002476:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	015a      	lsls	r2, r3, #5
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	4413      	add	r3, r2
 8002480:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002484:	461a      	mov	r2, r3
 8002486:	2310      	movs	r3, #16
 8002488:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	015a      	lsls	r2, r3, #5
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	4413      	add	r3, r2
 8002492:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002496:	461a      	mov	r2, r3
 8002498:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800249c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	68fa      	ldr	r2, [r7, #12]
 80024a4:	b2d2      	uxtb	r2, r2
 80024a6:	4611      	mov	r1, r2
 80024a8:	4618      	mov	r0, r3
 80024aa:	f003 fc58 	bl	8005d5e <USB_HC_Halt>
 80024ae:	e034      	b.n	800251a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	015a      	lsls	r2, r3, #5
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	4413      	add	r3, r2
 80024b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024c2:	2b80      	cmp	r3, #128	; 0x80
 80024c4:	d129      	bne.n	800251a <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	015a      	lsls	r2, r3, #5
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	4413      	add	r3, r2
 80024ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	68fa      	ldr	r2, [r7, #12]
 80024d6:	0151      	lsls	r1, r2, #5
 80024d8:	693a      	ldr	r2, [r7, #16]
 80024da:	440a      	add	r2, r1
 80024dc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80024e0:	f043 0302 	orr.w	r3, r3, #2
 80024e4:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	212c      	movs	r1, #44	; 0x2c
 80024ec:	fb01 f303 	mul.w	r3, r1, r3
 80024f0:	4413      	add	r3, r2
 80024f2:	3361      	adds	r3, #97	; 0x61
 80024f4:	2206      	movs	r2, #6
 80024f6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	68fa      	ldr	r2, [r7, #12]
 80024fe:	b2d2      	uxtb	r2, r2
 8002500:	4611      	mov	r1, r2
 8002502:	4618      	mov	r0, r3
 8002504:	f003 fc2b 	bl	8005d5e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	015a      	lsls	r2, r3, #5
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	4413      	add	r3, r2
 8002510:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002514:	461a      	mov	r2, r3
 8002516:	2380      	movs	r3, #128	; 0x80
 8002518:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	015a      	lsls	r2, r3, #5
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	4413      	add	r3, r2
 8002522:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800252c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002530:	d122      	bne.n	8002578 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	015a      	lsls	r2, r3, #5
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	4413      	add	r3, r2
 800253a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	68fa      	ldr	r2, [r7, #12]
 8002542:	0151      	lsls	r1, r2, #5
 8002544:	693a      	ldr	r2, [r7, #16]
 8002546:	440a      	add	r2, r1
 8002548:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800254c:	f043 0302 	orr.w	r3, r3, #2
 8002550:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	68fa      	ldr	r2, [r7, #12]
 8002558:	b2d2      	uxtb	r2, r2
 800255a:	4611      	mov	r1, r2
 800255c:	4618      	mov	r0, r3
 800255e:	f003 fbfe 	bl	8005d5e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	015a      	lsls	r2, r3, #5
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	4413      	add	r3, r2
 800256a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800256e:	461a      	mov	r2, r3
 8002570:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002574:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8002576:	e2ba      	b.n	8002aee <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	015a      	lsls	r2, r3, #5
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	4413      	add	r3, r2
 8002580:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	2b01      	cmp	r3, #1
 800258c:	f040 811b 	bne.w	80027c6 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	691b      	ldr	r3, [r3, #16]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d019      	beq.n	80025cc <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002598:	687a      	ldr	r2, [r7, #4]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	212c      	movs	r1, #44	; 0x2c
 800259e:	fb01 f303 	mul.w	r3, r1, r3
 80025a2:	4413      	add	r3, r2
 80025a4:	3348      	adds	r3, #72	; 0x48
 80025a6:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	0159      	lsls	r1, r3, #5
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	440b      	add	r3, r1
 80025b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025b4:	691b      	ldr	r3, [r3, #16]
 80025b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80025ba:	1ad2      	subs	r2, r2, r3
 80025bc:	6879      	ldr	r1, [r7, #4]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	202c      	movs	r0, #44	; 0x2c
 80025c2:	fb00 f303 	mul.w	r3, r0, r3
 80025c6:	440b      	add	r3, r1
 80025c8:	3350      	adds	r3, #80	; 0x50
 80025ca:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	212c      	movs	r1, #44	; 0x2c
 80025d2:	fb01 f303 	mul.w	r3, r1, r3
 80025d6:	4413      	add	r3, r2
 80025d8:	3361      	adds	r3, #97	; 0x61
 80025da:	2201      	movs	r2, #1
 80025dc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	212c      	movs	r1, #44	; 0x2c
 80025e4:	fb01 f303 	mul.w	r3, r1, r3
 80025e8:	4413      	add	r3, r2
 80025ea:	335c      	adds	r3, #92	; 0x5c
 80025ec:	2200      	movs	r2, #0
 80025ee:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	015a      	lsls	r2, r3, #5
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	4413      	add	r3, r2
 80025f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025fc:	461a      	mov	r2, r3
 80025fe:	2301      	movs	r3, #1
 8002600:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	212c      	movs	r1, #44	; 0x2c
 8002608:	fb01 f303 	mul.w	r3, r1, r3
 800260c:	4413      	add	r3, r2
 800260e:	333f      	adds	r3, #63	; 0x3f
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d009      	beq.n	800262a <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	212c      	movs	r1, #44	; 0x2c
 800261c:	fb01 f303 	mul.w	r3, r1, r3
 8002620:	4413      	add	r3, r2
 8002622:	333f      	adds	r3, #63	; 0x3f
 8002624:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002626:	2b02      	cmp	r3, #2
 8002628:	d121      	bne.n	800266e <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	015a      	lsls	r2, r3, #5
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	4413      	add	r3, r2
 8002632:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	68fa      	ldr	r2, [r7, #12]
 800263a:	0151      	lsls	r1, r2, #5
 800263c:	693a      	ldr	r2, [r7, #16]
 800263e:	440a      	add	r2, r1
 8002640:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002644:	f043 0302 	orr.w	r3, r3, #2
 8002648:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	b2d2      	uxtb	r2, r2
 8002652:	4611      	mov	r1, r2
 8002654:	4618      	mov	r0, r3
 8002656:	f003 fb82 	bl	8005d5e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	015a      	lsls	r2, r3, #5
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	4413      	add	r3, r2
 8002662:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002666:	461a      	mov	r2, r3
 8002668:	2310      	movs	r3, #16
 800266a:	6093      	str	r3, [r2, #8]
 800266c:	e066      	b.n	800273c <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	212c      	movs	r1, #44	; 0x2c
 8002674:	fb01 f303 	mul.w	r3, r1, r3
 8002678:	4413      	add	r3, r2
 800267a:	333f      	adds	r3, #63	; 0x3f
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	2b03      	cmp	r3, #3
 8002680:	d127      	bne.n	80026d2 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	015a      	lsls	r2, r3, #5
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	4413      	add	r3, r2
 800268a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	68fa      	ldr	r2, [r7, #12]
 8002692:	0151      	lsls	r1, r2, #5
 8002694:	693a      	ldr	r2, [r7, #16]
 8002696:	440a      	add	r2, r1
 8002698:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800269c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80026a0:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	212c      	movs	r1, #44	; 0x2c
 80026a8:	fb01 f303 	mul.w	r3, r1, r3
 80026ac:	4413      	add	r3, r2
 80026ae:	3360      	adds	r3, #96	; 0x60
 80026b0:	2201      	movs	r2, #1
 80026b2:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	b2d9      	uxtb	r1, r3
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	202c      	movs	r0, #44	; 0x2c
 80026be:	fb00 f303 	mul.w	r3, r0, r3
 80026c2:	4413      	add	r3, r2
 80026c4:	3360      	adds	r3, #96	; 0x60
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	461a      	mov	r2, r3
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f005 fd04 	bl	80080d8 <HAL_HCD_HC_NotifyURBChange_Callback>
 80026d0:	e034      	b.n	800273c <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	212c      	movs	r1, #44	; 0x2c
 80026d8:	fb01 f303 	mul.w	r3, r1, r3
 80026dc:	4413      	add	r3, r2
 80026de:	333f      	adds	r3, #63	; 0x3f
 80026e0:	781b      	ldrb	r3, [r3, #0]
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d12a      	bne.n	800273c <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	212c      	movs	r1, #44	; 0x2c
 80026ec:	fb01 f303 	mul.w	r3, r1, r3
 80026f0:	4413      	add	r3, r2
 80026f2:	3360      	adds	r3, #96	; 0x60
 80026f4:	2201      	movs	r2, #1
 80026f6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80026f8:	687a      	ldr	r2, [r7, #4]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	212c      	movs	r1, #44	; 0x2c
 80026fe:	fb01 f303 	mul.w	r3, r1, r3
 8002702:	4413      	add	r3, r2
 8002704:	3354      	adds	r3, #84	; 0x54
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	f083 0301 	eor.w	r3, r3, #1
 800270c:	b2d8      	uxtb	r0, r3
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	212c      	movs	r1, #44	; 0x2c
 8002714:	fb01 f303 	mul.w	r3, r1, r3
 8002718:	4413      	add	r3, r2
 800271a:	3354      	adds	r3, #84	; 0x54
 800271c:	4602      	mov	r2, r0
 800271e:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	b2d9      	uxtb	r1, r3
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	202c      	movs	r0, #44	; 0x2c
 800272a:	fb00 f303 	mul.w	r3, r0, r3
 800272e:	4413      	add	r3, r2
 8002730:	3360      	adds	r3, #96	; 0x60
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	461a      	mov	r2, r3
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f005 fcce 	bl	80080d8 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	691b      	ldr	r3, [r3, #16]
 8002740:	2b01      	cmp	r3, #1
 8002742:	d12b      	bne.n	800279c <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8002744:	687a      	ldr	r2, [r7, #4]
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	212c      	movs	r1, #44	; 0x2c
 800274a:	fb01 f303 	mul.w	r3, r1, r3
 800274e:	4413      	add	r3, r2
 8002750:	3348      	adds	r3, #72	; 0x48
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	6879      	ldr	r1, [r7, #4]
 8002756:	68fa      	ldr	r2, [r7, #12]
 8002758:	202c      	movs	r0, #44	; 0x2c
 800275a:	fb00 f202 	mul.w	r2, r0, r2
 800275e:	440a      	add	r2, r1
 8002760:	3240      	adds	r2, #64	; 0x40
 8002762:	8812      	ldrh	r2, [r2, #0]
 8002764:	fbb3 f3f2 	udiv	r3, r3, r2
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	2b00      	cmp	r3, #0
 800276e:	f000 81be 	beq.w	8002aee <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	212c      	movs	r1, #44	; 0x2c
 8002778:	fb01 f303 	mul.w	r3, r1, r3
 800277c:	4413      	add	r3, r2
 800277e:	3354      	adds	r3, #84	; 0x54
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	f083 0301 	eor.w	r3, r3, #1
 8002786:	b2d8      	uxtb	r0, r3
 8002788:	687a      	ldr	r2, [r7, #4]
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	212c      	movs	r1, #44	; 0x2c
 800278e:	fb01 f303 	mul.w	r3, r1, r3
 8002792:	4413      	add	r3, r2
 8002794:	3354      	adds	r3, #84	; 0x54
 8002796:	4602      	mov	r2, r0
 8002798:	701a      	strb	r2, [r3, #0]
}
 800279a:	e1a8      	b.n	8002aee <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	212c      	movs	r1, #44	; 0x2c
 80027a2:	fb01 f303 	mul.w	r3, r1, r3
 80027a6:	4413      	add	r3, r2
 80027a8:	3354      	adds	r3, #84	; 0x54
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	f083 0301 	eor.w	r3, r3, #1
 80027b0:	b2d8      	uxtb	r0, r3
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	212c      	movs	r1, #44	; 0x2c
 80027b8:	fb01 f303 	mul.w	r3, r1, r3
 80027bc:	4413      	add	r3, r2
 80027be:	3354      	adds	r3, #84	; 0x54
 80027c0:	4602      	mov	r2, r0
 80027c2:	701a      	strb	r2, [r3, #0]
}
 80027c4:	e193      	b.n	8002aee <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	015a      	lsls	r2, r3, #5
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	4413      	add	r3, r2
 80027ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	f003 0302 	and.w	r3, r3, #2
 80027d8:	2b02      	cmp	r3, #2
 80027da:	f040 8106 	bne.w	80029ea <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	015a      	lsls	r2, r3, #5
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	4413      	add	r3, r2
 80027e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	68fa      	ldr	r2, [r7, #12]
 80027ee:	0151      	lsls	r1, r2, #5
 80027f0:	693a      	ldr	r2, [r7, #16]
 80027f2:	440a      	add	r2, r1
 80027f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80027f8:	f023 0302 	bic.w	r3, r3, #2
 80027fc:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	212c      	movs	r1, #44	; 0x2c
 8002804:	fb01 f303 	mul.w	r3, r1, r3
 8002808:	4413      	add	r3, r2
 800280a:	3361      	adds	r3, #97	; 0x61
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	2b01      	cmp	r3, #1
 8002810:	d109      	bne.n	8002826 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	212c      	movs	r1, #44	; 0x2c
 8002818:	fb01 f303 	mul.w	r3, r1, r3
 800281c:	4413      	add	r3, r2
 800281e:	3360      	adds	r3, #96	; 0x60
 8002820:	2201      	movs	r2, #1
 8002822:	701a      	strb	r2, [r3, #0]
 8002824:	e0c9      	b.n	80029ba <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	212c      	movs	r1, #44	; 0x2c
 800282c:	fb01 f303 	mul.w	r3, r1, r3
 8002830:	4413      	add	r3, r2
 8002832:	3361      	adds	r3, #97	; 0x61
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	2b05      	cmp	r3, #5
 8002838:	d109      	bne.n	800284e <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	212c      	movs	r1, #44	; 0x2c
 8002840:	fb01 f303 	mul.w	r3, r1, r3
 8002844:	4413      	add	r3, r2
 8002846:	3360      	adds	r3, #96	; 0x60
 8002848:	2205      	movs	r2, #5
 800284a:	701a      	strb	r2, [r3, #0]
 800284c:	e0b5      	b.n	80029ba <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	212c      	movs	r1, #44	; 0x2c
 8002854:	fb01 f303 	mul.w	r3, r1, r3
 8002858:	4413      	add	r3, r2
 800285a:	3361      	adds	r3, #97	; 0x61
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	2b06      	cmp	r3, #6
 8002860:	d009      	beq.n	8002876 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	212c      	movs	r1, #44	; 0x2c
 8002868:	fb01 f303 	mul.w	r3, r1, r3
 800286c:	4413      	add	r3, r2
 800286e:	3361      	adds	r3, #97	; 0x61
 8002870:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002872:	2b08      	cmp	r3, #8
 8002874:	d150      	bne.n	8002918 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	212c      	movs	r1, #44	; 0x2c
 800287c:	fb01 f303 	mul.w	r3, r1, r3
 8002880:	4413      	add	r3, r2
 8002882:	335c      	adds	r3, #92	; 0x5c
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	1c5a      	adds	r2, r3, #1
 8002888:	6879      	ldr	r1, [r7, #4]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	202c      	movs	r0, #44	; 0x2c
 800288e:	fb00 f303 	mul.w	r3, r0, r3
 8002892:	440b      	add	r3, r1
 8002894:	335c      	adds	r3, #92	; 0x5c
 8002896:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	212c      	movs	r1, #44	; 0x2c
 800289e:	fb01 f303 	mul.w	r3, r1, r3
 80028a2:	4413      	add	r3, r2
 80028a4:	335c      	adds	r3, #92	; 0x5c
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d912      	bls.n	80028d2 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80028ac:	687a      	ldr	r2, [r7, #4]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	212c      	movs	r1, #44	; 0x2c
 80028b2:	fb01 f303 	mul.w	r3, r1, r3
 80028b6:	4413      	add	r3, r2
 80028b8:	335c      	adds	r3, #92	; 0x5c
 80028ba:	2200      	movs	r2, #0
 80028bc:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80028be:	687a      	ldr	r2, [r7, #4]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	212c      	movs	r1, #44	; 0x2c
 80028c4:	fb01 f303 	mul.w	r3, r1, r3
 80028c8:	4413      	add	r3, r2
 80028ca:	3360      	adds	r3, #96	; 0x60
 80028cc:	2204      	movs	r2, #4
 80028ce:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80028d0:	e073      	b.n	80029ba <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80028d2:	687a      	ldr	r2, [r7, #4]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	212c      	movs	r1, #44	; 0x2c
 80028d8:	fb01 f303 	mul.w	r3, r1, r3
 80028dc:	4413      	add	r3, r2
 80028de:	3360      	adds	r3, #96	; 0x60
 80028e0:	2202      	movs	r2, #2
 80028e2:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	015a      	lsls	r2, r3, #5
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	4413      	add	r3, r2
 80028ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80028fa:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002902:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	015a      	lsls	r2, r3, #5
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	4413      	add	r3, r2
 800290c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002910:	461a      	mov	r2, r3
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002916:	e050      	b.n	80029ba <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	212c      	movs	r1, #44	; 0x2c
 800291e:	fb01 f303 	mul.w	r3, r1, r3
 8002922:	4413      	add	r3, r2
 8002924:	3361      	adds	r3, #97	; 0x61
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	2b03      	cmp	r3, #3
 800292a:	d122      	bne.n	8002972 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	212c      	movs	r1, #44	; 0x2c
 8002932:	fb01 f303 	mul.w	r3, r1, r3
 8002936:	4413      	add	r3, r2
 8002938:	3360      	adds	r3, #96	; 0x60
 800293a:	2202      	movs	r2, #2
 800293c:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	015a      	lsls	r2, r3, #5
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	4413      	add	r3, r2
 8002946:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002954:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800295c:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	015a      	lsls	r2, r3, #5
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	4413      	add	r3, r2
 8002966:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800296a:	461a      	mov	r2, r3
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	6013      	str	r3, [r2, #0]
 8002970:	e023      	b.n	80029ba <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	212c      	movs	r1, #44	; 0x2c
 8002978:	fb01 f303 	mul.w	r3, r1, r3
 800297c:	4413      	add	r3, r2
 800297e:	3361      	adds	r3, #97	; 0x61
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	2b07      	cmp	r3, #7
 8002984:	d119      	bne.n	80029ba <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8002986:	687a      	ldr	r2, [r7, #4]
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	212c      	movs	r1, #44	; 0x2c
 800298c:	fb01 f303 	mul.w	r3, r1, r3
 8002990:	4413      	add	r3, r2
 8002992:	335c      	adds	r3, #92	; 0x5c
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	1c5a      	adds	r2, r3, #1
 8002998:	6879      	ldr	r1, [r7, #4]
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	202c      	movs	r0, #44	; 0x2c
 800299e:	fb00 f303 	mul.w	r3, r0, r3
 80029a2:	440b      	add	r3, r1
 80029a4:	335c      	adds	r3, #92	; 0x5c
 80029a6:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 80029a8:	687a      	ldr	r2, [r7, #4]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	212c      	movs	r1, #44	; 0x2c
 80029ae:	fb01 f303 	mul.w	r3, r1, r3
 80029b2:	4413      	add	r3, r2
 80029b4:	3360      	adds	r3, #96	; 0x60
 80029b6:	2204      	movs	r2, #4
 80029b8:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	015a      	lsls	r2, r3, #5
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	4413      	add	r3, r2
 80029c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029c6:	461a      	mov	r2, r3
 80029c8:	2302      	movs	r3, #2
 80029ca:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	b2d9      	uxtb	r1, r3
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	202c      	movs	r0, #44	; 0x2c
 80029d6:	fb00 f303 	mul.w	r3, r0, r3
 80029da:	4413      	add	r3, r2
 80029dc:	3360      	adds	r3, #96	; 0x60
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	461a      	mov	r2, r3
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f005 fb78 	bl	80080d8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80029e8:	e081      	b.n	8002aee <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	015a      	lsls	r2, r3, #5
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	4413      	add	r3, r2
 80029f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	f003 0310 	and.w	r3, r3, #16
 80029fc:	2b10      	cmp	r3, #16
 80029fe:	d176      	bne.n	8002aee <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	212c      	movs	r1, #44	; 0x2c
 8002a06:	fb01 f303 	mul.w	r3, r1, r3
 8002a0a:	4413      	add	r3, r2
 8002a0c:	333f      	adds	r3, #63	; 0x3f
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	2b03      	cmp	r3, #3
 8002a12:	d121      	bne.n	8002a58 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002a14:	687a      	ldr	r2, [r7, #4]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	212c      	movs	r1, #44	; 0x2c
 8002a1a:	fb01 f303 	mul.w	r3, r1, r3
 8002a1e:	4413      	add	r3, r2
 8002a20:	335c      	adds	r3, #92	; 0x5c
 8002a22:	2200      	movs	r2, #0
 8002a24:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	015a      	lsls	r2, r3, #5
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	4413      	add	r3, r2
 8002a2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	68fa      	ldr	r2, [r7, #12]
 8002a36:	0151      	lsls	r1, r2, #5
 8002a38:	693a      	ldr	r2, [r7, #16]
 8002a3a:	440a      	add	r2, r1
 8002a3c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002a40:	f043 0302 	orr.w	r3, r3, #2
 8002a44:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	68fa      	ldr	r2, [r7, #12]
 8002a4c:	b2d2      	uxtb	r2, r2
 8002a4e:	4611      	mov	r1, r2
 8002a50:	4618      	mov	r0, r3
 8002a52:	f003 f984 	bl	8005d5e <USB_HC_Halt>
 8002a56:	e041      	b.n	8002adc <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002a58:	687a      	ldr	r2, [r7, #4]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	212c      	movs	r1, #44	; 0x2c
 8002a5e:	fb01 f303 	mul.w	r3, r1, r3
 8002a62:	4413      	add	r3, r2
 8002a64:	333f      	adds	r3, #63	; 0x3f
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d009      	beq.n	8002a80 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002a6c:	687a      	ldr	r2, [r7, #4]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	212c      	movs	r1, #44	; 0x2c
 8002a72:	fb01 f303 	mul.w	r3, r1, r3
 8002a76:	4413      	add	r3, r2
 8002a78:	333f      	adds	r3, #63	; 0x3f
 8002a7a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	d12d      	bne.n	8002adc <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	212c      	movs	r1, #44	; 0x2c
 8002a86:	fb01 f303 	mul.w	r3, r1, r3
 8002a8a:	4413      	add	r3, r2
 8002a8c:	335c      	adds	r3, #92	; 0x5c
 8002a8e:	2200      	movs	r2, #0
 8002a90:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	691b      	ldr	r3, [r3, #16]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d120      	bne.n	8002adc <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8002a9a:	687a      	ldr	r2, [r7, #4]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	212c      	movs	r1, #44	; 0x2c
 8002aa0:	fb01 f303 	mul.w	r3, r1, r3
 8002aa4:	4413      	add	r3, r2
 8002aa6:	3361      	adds	r3, #97	; 0x61
 8002aa8:	2203      	movs	r2, #3
 8002aaa:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	015a      	lsls	r2, r3, #5
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	4413      	add	r3, r2
 8002ab4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	68fa      	ldr	r2, [r7, #12]
 8002abc:	0151      	lsls	r1, r2, #5
 8002abe:	693a      	ldr	r2, [r7, #16]
 8002ac0:	440a      	add	r2, r1
 8002ac2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002ac6:	f043 0302 	orr.w	r3, r3, #2
 8002aca:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	68fa      	ldr	r2, [r7, #12]
 8002ad2:	b2d2      	uxtb	r2, r2
 8002ad4:	4611      	mov	r1, r2
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f003 f941 	bl	8005d5e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	015a      	lsls	r2, r3, #5
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	4413      	add	r3, r2
 8002ae4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ae8:	461a      	mov	r2, r3
 8002aea:	2310      	movs	r3, #16
 8002aec:	6093      	str	r3, [r2, #8]
}
 8002aee:	bf00      	nop
 8002af0:	3718      	adds	r7, #24
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}

08002af6 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002af6:	b580      	push	{r7, lr}
 8002af8:	b088      	sub	sp, #32
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
 8002afe:	460b      	mov	r3, r1
 8002b00:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8002b0c:	78fb      	ldrb	r3, [r7, #3]
 8002b0e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	015a      	lsls	r2, r3, #5
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	4413      	add	r3, r2
 8002b18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f003 0304 	and.w	r3, r3, #4
 8002b22:	2b04      	cmp	r3, #4
 8002b24:	d119      	bne.n	8002b5a <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	015a      	lsls	r2, r3, #5
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	4413      	add	r3, r2
 8002b2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b32:	461a      	mov	r2, r3
 8002b34:	2304      	movs	r3, #4
 8002b36:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	015a      	lsls	r2, r3, #5
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	4413      	add	r3, r2
 8002b40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	0151      	lsls	r1, r2, #5
 8002b4a:	69ba      	ldr	r2, [r7, #24]
 8002b4c:	440a      	add	r2, r1
 8002b4e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002b52:	f043 0302 	orr.w	r3, r3, #2
 8002b56:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8002b58:	e3ca      	b.n	80032f0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	015a      	lsls	r2, r3, #5
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	4413      	add	r3, r2
 8002b62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f003 0320 	and.w	r3, r3, #32
 8002b6c:	2b20      	cmp	r3, #32
 8002b6e:	d13e      	bne.n	8002bee <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	015a      	lsls	r2, r3, #5
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	4413      	add	r3, r2
 8002b78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	2320      	movs	r3, #32
 8002b80:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	212c      	movs	r1, #44	; 0x2c
 8002b88:	fb01 f303 	mul.w	r3, r1, r3
 8002b8c:	4413      	add	r3, r2
 8002b8e:	333d      	adds	r3, #61	; 0x3d
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	f040 83ac 	bne.w	80032f0 <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 8002b98:	687a      	ldr	r2, [r7, #4]
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	212c      	movs	r1, #44	; 0x2c
 8002b9e:	fb01 f303 	mul.w	r3, r1, r3
 8002ba2:	4413      	add	r3, r2
 8002ba4:	333d      	adds	r3, #61	; 0x3d
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	212c      	movs	r1, #44	; 0x2c
 8002bb0:	fb01 f303 	mul.w	r3, r1, r3
 8002bb4:	4413      	add	r3, r2
 8002bb6:	3360      	adds	r3, #96	; 0x60
 8002bb8:	2202      	movs	r2, #2
 8002bba:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	015a      	lsls	r2, r3, #5
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	4413      	add	r3, r2
 8002bc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	697a      	ldr	r2, [r7, #20]
 8002bcc:	0151      	lsls	r1, r2, #5
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	440a      	add	r2, r1
 8002bd2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002bd6:	f043 0302 	orr.w	r3, r3, #2
 8002bda:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	697a      	ldr	r2, [r7, #20]
 8002be2:	b2d2      	uxtb	r2, r2
 8002be4:	4611      	mov	r1, r2
 8002be6:	4618      	mov	r0, r3
 8002be8:	f003 f8b9 	bl	8005d5e <USB_HC_Halt>
}
 8002bec:	e380      	b.n	80032f0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	015a      	lsls	r2, r3, #5
 8002bf2:	69bb      	ldr	r3, [r7, #24]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c04:	d122      	bne.n	8002c4c <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	015a      	lsls	r2, r3, #5
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	4413      	add	r3, r2
 8002c0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	697a      	ldr	r2, [r7, #20]
 8002c16:	0151      	lsls	r1, r2, #5
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	440a      	add	r2, r1
 8002c1c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002c20:	f043 0302 	orr.w	r3, r3, #2
 8002c24:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	697a      	ldr	r2, [r7, #20]
 8002c2c:	b2d2      	uxtb	r2, r2
 8002c2e:	4611      	mov	r1, r2
 8002c30:	4618      	mov	r0, r3
 8002c32:	f003 f894 	bl	8005d5e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	015a      	lsls	r2, r3, #5
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c42:	461a      	mov	r2, r3
 8002c44:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c48:	6093      	str	r3, [r2, #8]
}
 8002c4a:	e351      	b.n	80032f0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	015a      	lsls	r2, r3, #5
 8002c50:	69bb      	ldr	r3, [r7, #24]
 8002c52:	4413      	add	r3, r2
 8002c54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f003 0301 	and.w	r3, r3, #1
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d150      	bne.n	8002d04 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	212c      	movs	r1, #44	; 0x2c
 8002c68:	fb01 f303 	mul.w	r3, r1, r3
 8002c6c:	4413      	add	r3, r2
 8002c6e:	335c      	adds	r3, #92	; 0x5c
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	015a      	lsls	r2, r3, #5
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	4413      	add	r3, r2
 8002c7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c86:	2b40      	cmp	r3, #64	; 0x40
 8002c88:	d111      	bne.n	8002cae <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	212c      	movs	r1, #44	; 0x2c
 8002c90:	fb01 f303 	mul.w	r3, r1, r3
 8002c94:	4413      	add	r3, r2
 8002c96:	333d      	adds	r3, #61	; 0x3d
 8002c98:	2201      	movs	r2, #1
 8002c9a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	015a      	lsls	r2, r3, #5
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	4413      	add	r3, r2
 8002ca4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ca8:	461a      	mov	r2, r3
 8002caa:	2340      	movs	r3, #64	; 0x40
 8002cac:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	015a      	lsls	r2, r3, #5
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	4413      	add	r3, r2
 8002cb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	697a      	ldr	r2, [r7, #20]
 8002cbe:	0151      	lsls	r1, r2, #5
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	440a      	add	r2, r1
 8002cc4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002cc8:	f043 0302 	orr.w	r3, r3, #2
 8002ccc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	697a      	ldr	r2, [r7, #20]
 8002cd4:	b2d2      	uxtb	r2, r2
 8002cd6:	4611      	mov	r1, r2
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f003 f840 	bl	8005d5e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	015a      	lsls	r2, r3, #5
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	4413      	add	r3, r2
 8002ce6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cea:	461a      	mov	r2, r3
 8002cec:	2301      	movs	r3, #1
 8002cee:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002cf0:	687a      	ldr	r2, [r7, #4]
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	212c      	movs	r1, #44	; 0x2c
 8002cf6:	fb01 f303 	mul.w	r3, r1, r3
 8002cfa:	4413      	add	r3, r2
 8002cfc:	3361      	adds	r3, #97	; 0x61
 8002cfe:	2201      	movs	r2, #1
 8002d00:	701a      	strb	r2, [r3, #0]
}
 8002d02:	e2f5      	b.n	80032f0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	015a      	lsls	r2, r3, #5
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	4413      	add	r3, r2
 8002d0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d16:	2b40      	cmp	r3, #64	; 0x40
 8002d18:	d13c      	bne.n	8002d94 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	212c      	movs	r1, #44	; 0x2c
 8002d20:	fb01 f303 	mul.w	r3, r1, r3
 8002d24:	4413      	add	r3, r2
 8002d26:	3361      	adds	r3, #97	; 0x61
 8002d28:	2204      	movs	r2, #4
 8002d2a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	212c      	movs	r1, #44	; 0x2c
 8002d32:	fb01 f303 	mul.w	r3, r1, r3
 8002d36:	4413      	add	r3, r2
 8002d38:	333d      	adds	r3, #61	; 0x3d
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	212c      	movs	r1, #44	; 0x2c
 8002d44:	fb01 f303 	mul.w	r3, r1, r3
 8002d48:	4413      	add	r3, r2
 8002d4a:	335c      	adds	r3, #92	; 0x5c
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	015a      	lsls	r2, r3, #5
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	4413      	add	r3, r2
 8002d58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	697a      	ldr	r2, [r7, #20]
 8002d60:	0151      	lsls	r1, r2, #5
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	440a      	add	r2, r1
 8002d66:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002d6a:	f043 0302 	orr.w	r3, r3, #2
 8002d6e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	697a      	ldr	r2, [r7, #20]
 8002d76:	b2d2      	uxtb	r2, r2
 8002d78:	4611      	mov	r1, r2
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f002 ffef 	bl	8005d5e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	015a      	lsls	r2, r3, #5
 8002d84:	69bb      	ldr	r3, [r7, #24]
 8002d86:	4413      	add	r3, r2
 8002d88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	2340      	movs	r3, #64	; 0x40
 8002d90:	6093      	str	r3, [r2, #8]
}
 8002d92:	e2ad      	b.n	80032f0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	015a      	lsls	r2, r3, #5
 8002d98:	69bb      	ldr	r3, [r7, #24]
 8002d9a:	4413      	add	r3, r2
 8002d9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f003 0308 	and.w	r3, r3, #8
 8002da6:	2b08      	cmp	r3, #8
 8002da8:	d12a      	bne.n	8002e00 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	015a      	lsls	r2, r3, #5
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	4413      	add	r3, r2
 8002db2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002db6:	461a      	mov	r2, r3
 8002db8:	2308      	movs	r3, #8
 8002dba:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	015a      	lsls	r2, r3, #5
 8002dc0:	69bb      	ldr	r3, [r7, #24]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dc8:	68db      	ldr	r3, [r3, #12]
 8002dca:	697a      	ldr	r2, [r7, #20]
 8002dcc:	0151      	lsls	r1, r2, #5
 8002dce:	69ba      	ldr	r2, [r7, #24]
 8002dd0:	440a      	add	r2, r1
 8002dd2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002dd6:	f043 0302 	orr.w	r3, r3, #2
 8002dda:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	697a      	ldr	r2, [r7, #20]
 8002de2:	b2d2      	uxtb	r2, r2
 8002de4:	4611      	mov	r1, r2
 8002de6:	4618      	mov	r0, r3
 8002de8:	f002 ffb9 	bl	8005d5e <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	212c      	movs	r1, #44	; 0x2c
 8002df2:	fb01 f303 	mul.w	r3, r1, r3
 8002df6:	4413      	add	r3, r2
 8002df8:	3361      	adds	r3, #97	; 0x61
 8002dfa:	2205      	movs	r2, #5
 8002dfc:	701a      	strb	r2, [r3, #0]
}
 8002dfe:	e277      	b.n	80032f0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	015a      	lsls	r2, r3, #5
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	4413      	add	r3, r2
 8002e08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	f003 0310 	and.w	r3, r3, #16
 8002e12:	2b10      	cmp	r3, #16
 8002e14:	d150      	bne.n	8002eb8 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	212c      	movs	r1, #44	; 0x2c
 8002e1c:	fb01 f303 	mul.w	r3, r1, r3
 8002e20:	4413      	add	r3, r2
 8002e22:	335c      	adds	r3, #92	; 0x5c
 8002e24:	2200      	movs	r2, #0
 8002e26:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	212c      	movs	r1, #44	; 0x2c
 8002e2e:	fb01 f303 	mul.w	r3, r1, r3
 8002e32:	4413      	add	r3, r2
 8002e34:	3361      	adds	r3, #97	; 0x61
 8002e36:	2203      	movs	r2, #3
 8002e38:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	212c      	movs	r1, #44	; 0x2c
 8002e40:	fb01 f303 	mul.w	r3, r1, r3
 8002e44:	4413      	add	r3, r2
 8002e46:	333d      	adds	r3, #61	; 0x3d
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d112      	bne.n	8002e74 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	212c      	movs	r1, #44	; 0x2c
 8002e54:	fb01 f303 	mul.w	r3, r1, r3
 8002e58:	4413      	add	r3, r2
 8002e5a:	333c      	adds	r3, #60	; 0x3c
 8002e5c:	781b      	ldrb	r3, [r3, #0]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d108      	bne.n	8002e74 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	212c      	movs	r1, #44	; 0x2c
 8002e68:	fb01 f303 	mul.w	r3, r1, r3
 8002e6c:	4413      	add	r3, r2
 8002e6e:	333d      	adds	r3, #61	; 0x3d
 8002e70:	2201      	movs	r2, #1
 8002e72:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	015a      	lsls	r2, r3, #5
 8002e78:	69bb      	ldr	r3, [r7, #24]
 8002e7a:	4413      	add	r3, r2
 8002e7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	697a      	ldr	r2, [r7, #20]
 8002e84:	0151      	lsls	r1, r2, #5
 8002e86:	69ba      	ldr	r2, [r7, #24]
 8002e88:	440a      	add	r2, r1
 8002e8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002e8e:	f043 0302 	orr.w	r3, r3, #2
 8002e92:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	697a      	ldr	r2, [r7, #20]
 8002e9a:	b2d2      	uxtb	r2, r2
 8002e9c:	4611      	mov	r1, r2
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f002 ff5d 	bl	8005d5e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	015a      	lsls	r2, r3, #5
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	4413      	add	r3, r2
 8002eac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	2310      	movs	r3, #16
 8002eb4:	6093      	str	r3, [r2, #8]
}
 8002eb6:	e21b      	b.n	80032f0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	015a      	lsls	r2, r3, #5
 8002ebc:	69bb      	ldr	r3, [r7, #24]
 8002ebe:	4413      	add	r3, r2
 8002ec0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eca:	2b80      	cmp	r3, #128	; 0x80
 8002ecc:	d174      	bne.n	8002fb8 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	691b      	ldr	r3, [r3, #16]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d121      	bne.n	8002f1a <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	212c      	movs	r1, #44	; 0x2c
 8002edc:	fb01 f303 	mul.w	r3, r1, r3
 8002ee0:	4413      	add	r3, r2
 8002ee2:	3361      	adds	r3, #97	; 0x61
 8002ee4:	2206      	movs	r2, #6
 8002ee6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	015a      	lsls	r2, r3, #5
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	4413      	add	r3, r2
 8002ef0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	697a      	ldr	r2, [r7, #20]
 8002ef8:	0151      	lsls	r1, r2, #5
 8002efa:	69ba      	ldr	r2, [r7, #24]
 8002efc:	440a      	add	r2, r1
 8002efe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002f02:	f043 0302 	orr.w	r3, r3, #2
 8002f06:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	697a      	ldr	r2, [r7, #20]
 8002f0e:	b2d2      	uxtb	r2, r2
 8002f10:	4611      	mov	r1, r2
 8002f12:	4618      	mov	r0, r3
 8002f14:	f002 ff23 	bl	8005d5e <USB_HC_Halt>
 8002f18:	e044      	b.n	8002fa4 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	212c      	movs	r1, #44	; 0x2c
 8002f20:	fb01 f303 	mul.w	r3, r1, r3
 8002f24:	4413      	add	r3, r2
 8002f26:	335c      	adds	r3, #92	; 0x5c
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	1c5a      	adds	r2, r3, #1
 8002f2c:	6879      	ldr	r1, [r7, #4]
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	202c      	movs	r0, #44	; 0x2c
 8002f32:	fb00 f303 	mul.w	r3, r0, r3
 8002f36:	440b      	add	r3, r1
 8002f38:	335c      	adds	r3, #92	; 0x5c
 8002f3a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	212c      	movs	r1, #44	; 0x2c
 8002f42:	fb01 f303 	mul.w	r3, r1, r3
 8002f46:	4413      	add	r3, r2
 8002f48:	335c      	adds	r3, #92	; 0x5c
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d920      	bls.n	8002f92 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	212c      	movs	r1, #44	; 0x2c
 8002f56:	fb01 f303 	mul.w	r3, r1, r3
 8002f5a:	4413      	add	r3, r2
 8002f5c:	335c      	adds	r3, #92	; 0x5c
 8002f5e:	2200      	movs	r2, #0
 8002f60:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	212c      	movs	r1, #44	; 0x2c
 8002f68:	fb01 f303 	mul.w	r3, r1, r3
 8002f6c:	4413      	add	r3, r2
 8002f6e:	3360      	adds	r3, #96	; 0x60
 8002f70:	2204      	movs	r2, #4
 8002f72:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	b2d9      	uxtb	r1, r3
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	202c      	movs	r0, #44	; 0x2c
 8002f7e:	fb00 f303 	mul.w	r3, r0, r3
 8002f82:	4413      	add	r3, r2
 8002f84:	3360      	adds	r3, #96	; 0x60
 8002f86:	781b      	ldrb	r3, [r3, #0]
 8002f88:	461a      	mov	r2, r3
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f005 f8a4 	bl	80080d8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002f90:	e008      	b.n	8002fa4 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	212c      	movs	r1, #44	; 0x2c
 8002f98:	fb01 f303 	mul.w	r3, r1, r3
 8002f9c:	4413      	add	r3, r2
 8002f9e:	3360      	adds	r3, #96	; 0x60
 8002fa0:	2202      	movs	r2, #2
 8002fa2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	015a      	lsls	r2, r3, #5
 8002fa8:	69bb      	ldr	r3, [r7, #24]
 8002faa:	4413      	add	r3, r2
 8002fac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	2380      	movs	r3, #128	; 0x80
 8002fb4:	6093      	str	r3, [r2, #8]
}
 8002fb6:	e19b      	b.n	80032f0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	015a      	lsls	r2, r3, #5
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	4413      	add	r3, r2
 8002fc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fce:	d134      	bne.n	800303a <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	015a      	lsls	r2, r3, #5
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	4413      	add	r3, r2
 8002fd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	697a      	ldr	r2, [r7, #20]
 8002fe0:	0151      	lsls	r1, r2, #5
 8002fe2:	69ba      	ldr	r2, [r7, #24]
 8002fe4:	440a      	add	r2, r1
 8002fe6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002fea:	f043 0302 	orr.w	r3, r3, #2
 8002fee:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	697a      	ldr	r2, [r7, #20]
 8002ff6:	b2d2      	uxtb	r2, r2
 8002ff8:	4611      	mov	r1, r2
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f002 feaf 	bl	8005d5e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	015a      	lsls	r2, r3, #5
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	4413      	add	r3, r2
 8003008:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800300c:	461a      	mov	r2, r3
 800300e:	2310      	movs	r3, #16
 8003010:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	015a      	lsls	r2, r3, #5
 8003016:	69bb      	ldr	r3, [r7, #24]
 8003018:	4413      	add	r3, r2
 800301a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800301e:	461a      	mov	r2, r3
 8003020:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003024:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	212c      	movs	r1, #44	; 0x2c
 800302c:	fb01 f303 	mul.w	r3, r1, r3
 8003030:	4413      	add	r3, r2
 8003032:	3361      	adds	r3, #97	; 0x61
 8003034:	2208      	movs	r2, #8
 8003036:	701a      	strb	r2, [r3, #0]
}
 8003038:	e15a      	b.n	80032f0 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	015a      	lsls	r2, r3, #5
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	4413      	add	r3, r2
 8003042:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b02      	cmp	r3, #2
 800304e:	f040 814f 	bne.w	80032f0 <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	015a      	lsls	r2, r3, #5
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	4413      	add	r3, r2
 800305a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	697a      	ldr	r2, [r7, #20]
 8003062:	0151      	lsls	r1, r2, #5
 8003064:	69ba      	ldr	r2, [r7, #24]
 8003066:	440a      	add	r2, r1
 8003068:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800306c:	f023 0302 	bic.w	r3, r3, #2
 8003070:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	212c      	movs	r1, #44	; 0x2c
 8003078:	fb01 f303 	mul.w	r3, r1, r3
 800307c:	4413      	add	r3, r2
 800307e:	3361      	adds	r3, #97	; 0x61
 8003080:	781b      	ldrb	r3, [r3, #0]
 8003082:	2b01      	cmp	r3, #1
 8003084:	d17d      	bne.n	8003182 <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	212c      	movs	r1, #44	; 0x2c
 800308c:	fb01 f303 	mul.w	r3, r1, r3
 8003090:	4413      	add	r3, r2
 8003092:	3360      	adds	r3, #96	; 0x60
 8003094:	2201      	movs	r2, #1
 8003096:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003098:	687a      	ldr	r2, [r7, #4]
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	212c      	movs	r1, #44	; 0x2c
 800309e:	fb01 f303 	mul.w	r3, r1, r3
 80030a2:	4413      	add	r3, r2
 80030a4:	333f      	adds	r3, #63	; 0x3f
 80030a6:	781b      	ldrb	r3, [r3, #0]
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d00a      	beq.n	80030c2 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	212c      	movs	r1, #44	; 0x2c
 80030b2:	fb01 f303 	mul.w	r3, r1, r3
 80030b6:	4413      	add	r3, r2
 80030b8:	333f      	adds	r3, #63	; 0x3f
 80030ba:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80030bc:	2b03      	cmp	r3, #3
 80030be:	f040 8100 	bne.w	80032c2 <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d113      	bne.n	80030f2 <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 80030ca:	687a      	ldr	r2, [r7, #4]
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	212c      	movs	r1, #44	; 0x2c
 80030d0:	fb01 f303 	mul.w	r3, r1, r3
 80030d4:	4413      	add	r3, r2
 80030d6:	3355      	adds	r3, #85	; 0x55
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	f083 0301 	eor.w	r3, r3, #1
 80030de:	b2d8      	uxtb	r0, r3
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	212c      	movs	r1, #44	; 0x2c
 80030e6:	fb01 f303 	mul.w	r3, r1, r3
 80030ea:	4413      	add	r3, r2
 80030ec:	3355      	adds	r3, #85	; 0x55
 80030ee:	4602      	mov	r2, r0
 80030f0:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	691b      	ldr	r3, [r3, #16]
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	f040 80e3 	bne.w	80032c2 <HCD_HC_OUT_IRQHandler+0x7cc>
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	212c      	movs	r1, #44	; 0x2c
 8003102:	fb01 f303 	mul.w	r3, r1, r3
 8003106:	4413      	add	r3, r2
 8003108:	334c      	adds	r3, #76	; 0x4c
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2b00      	cmp	r3, #0
 800310e:	f000 80d8 	beq.w	80032c2 <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	212c      	movs	r1, #44	; 0x2c
 8003118:	fb01 f303 	mul.w	r3, r1, r3
 800311c:	4413      	add	r3, r2
 800311e:	334c      	adds	r3, #76	; 0x4c
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	6879      	ldr	r1, [r7, #4]
 8003124:	697a      	ldr	r2, [r7, #20]
 8003126:	202c      	movs	r0, #44	; 0x2c
 8003128:	fb00 f202 	mul.w	r2, r0, r2
 800312c:	440a      	add	r2, r1
 800312e:	3240      	adds	r2, #64	; 0x40
 8003130:	8812      	ldrh	r2, [r2, #0]
 8003132:	4413      	add	r3, r2
 8003134:	3b01      	subs	r3, #1
 8003136:	6879      	ldr	r1, [r7, #4]
 8003138:	697a      	ldr	r2, [r7, #20]
 800313a:	202c      	movs	r0, #44	; 0x2c
 800313c:	fb00 f202 	mul.w	r2, r0, r2
 8003140:	440a      	add	r2, r1
 8003142:	3240      	adds	r2, #64	; 0x40
 8003144:	8812      	ldrh	r2, [r2, #0]
 8003146:	fbb3 f3f2 	udiv	r3, r3, r2
 800314a:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f003 0301 	and.w	r3, r3, #1
 8003152:	2b00      	cmp	r3, #0
 8003154:	f000 80b5 	beq.w	80032c2 <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	212c      	movs	r1, #44	; 0x2c
 800315e:	fb01 f303 	mul.w	r3, r1, r3
 8003162:	4413      	add	r3, r2
 8003164:	3355      	adds	r3, #85	; 0x55
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	f083 0301 	eor.w	r3, r3, #1
 800316c:	b2d8      	uxtb	r0, r3
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	212c      	movs	r1, #44	; 0x2c
 8003174:	fb01 f303 	mul.w	r3, r1, r3
 8003178:	4413      	add	r3, r2
 800317a:	3355      	adds	r3, #85	; 0x55
 800317c:	4602      	mov	r2, r0
 800317e:	701a      	strb	r2, [r3, #0]
 8003180:	e09f      	b.n	80032c2 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	212c      	movs	r1, #44	; 0x2c
 8003188:	fb01 f303 	mul.w	r3, r1, r3
 800318c:	4413      	add	r3, r2
 800318e:	3361      	adds	r3, #97	; 0x61
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	2b03      	cmp	r3, #3
 8003194:	d109      	bne.n	80031aa <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	212c      	movs	r1, #44	; 0x2c
 800319c:	fb01 f303 	mul.w	r3, r1, r3
 80031a0:	4413      	add	r3, r2
 80031a2:	3360      	adds	r3, #96	; 0x60
 80031a4:	2202      	movs	r2, #2
 80031a6:	701a      	strb	r2, [r3, #0]
 80031a8:	e08b      	b.n	80032c2 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	212c      	movs	r1, #44	; 0x2c
 80031b0:	fb01 f303 	mul.w	r3, r1, r3
 80031b4:	4413      	add	r3, r2
 80031b6:	3361      	adds	r3, #97	; 0x61
 80031b8:	781b      	ldrb	r3, [r3, #0]
 80031ba:	2b04      	cmp	r3, #4
 80031bc:	d109      	bne.n	80031d2 <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	212c      	movs	r1, #44	; 0x2c
 80031c4:	fb01 f303 	mul.w	r3, r1, r3
 80031c8:	4413      	add	r3, r2
 80031ca:	3360      	adds	r3, #96	; 0x60
 80031cc:	2202      	movs	r2, #2
 80031ce:	701a      	strb	r2, [r3, #0]
 80031d0:	e077      	b.n	80032c2 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	212c      	movs	r1, #44	; 0x2c
 80031d8:	fb01 f303 	mul.w	r3, r1, r3
 80031dc:	4413      	add	r3, r2
 80031de:	3361      	adds	r3, #97	; 0x61
 80031e0:	781b      	ldrb	r3, [r3, #0]
 80031e2:	2b05      	cmp	r3, #5
 80031e4:	d109      	bne.n	80031fa <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80031e6:	687a      	ldr	r2, [r7, #4]
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	212c      	movs	r1, #44	; 0x2c
 80031ec:	fb01 f303 	mul.w	r3, r1, r3
 80031f0:	4413      	add	r3, r2
 80031f2:	3360      	adds	r3, #96	; 0x60
 80031f4:	2205      	movs	r2, #5
 80031f6:	701a      	strb	r2, [r3, #0]
 80031f8:	e063      	b.n	80032c2 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	212c      	movs	r1, #44	; 0x2c
 8003200:	fb01 f303 	mul.w	r3, r1, r3
 8003204:	4413      	add	r3, r2
 8003206:	3361      	adds	r3, #97	; 0x61
 8003208:	781b      	ldrb	r3, [r3, #0]
 800320a:	2b06      	cmp	r3, #6
 800320c:	d009      	beq.n	8003222 <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	212c      	movs	r1, #44	; 0x2c
 8003214:	fb01 f303 	mul.w	r3, r1, r3
 8003218:	4413      	add	r3, r2
 800321a:	3361      	adds	r3, #97	; 0x61
 800321c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800321e:	2b08      	cmp	r3, #8
 8003220:	d14f      	bne.n	80032c2 <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	212c      	movs	r1, #44	; 0x2c
 8003228:	fb01 f303 	mul.w	r3, r1, r3
 800322c:	4413      	add	r3, r2
 800322e:	335c      	adds	r3, #92	; 0x5c
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	1c5a      	adds	r2, r3, #1
 8003234:	6879      	ldr	r1, [r7, #4]
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	202c      	movs	r0, #44	; 0x2c
 800323a:	fb00 f303 	mul.w	r3, r0, r3
 800323e:	440b      	add	r3, r1
 8003240:	335c      	adds	r3, #92	; 0x5c
 8003242:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003244:	687a      	ldr	r2, [r7, #4]
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	212c      	movs	r1, #44	; 0x2c
 800324a:	fb01 f303 	mul.w	r3, r1, r3
 800324e:	4413      	add	r3, r2
 8003250:	335c      	adds	r3, #92	; 0x5c
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2b02      	cmp	r3, #2
 8003256:	d912      	bls.n	800327e <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	212c      	movs	r1, #44	; 0x2c
 800325e:	fb01 f303 	mul.w	r3, r1, r3
 8003262:	4413      	add	r3, r2
 8003264:	335c      	adds	r3, #92	; 0x5c
 8003266:	2200      	movs	r2, #0
 8003268:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	212c      	movs	r1, #44	; 0x2c
 8003270:	fb01 f303 	mul.w	r3, r1, r3
 8003274:	4413      	add	r3, r2
 8003276:	3360      	adds	r3, #96	; 0x60
 8003278:	2204      	movs	r2, #4
 800327a:	701a      	strb	r2, [r3, #0]
 800327c:	e021      	b.n	80032c2 <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	212c      	movs	r1, #44	; 0x2c
 8003284:	fb01 f303 	mul.w	r3, r1, r3
 8003288:	4413      	add	r3, r2
 800328a:	3360      	adds	r3, #96	; 0x60
 800328c:	2202      	movs	r2, #2
 800328e:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	015a      	lsls	r2, r3, #5
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	4413      	add	r3, r2
 8003298:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80032a6:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80032ae:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	015a      	lsls	r2, r3, #5
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	4413      	add	r3, r2
 80032b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032bc:	461a      	mov	r2, r3
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	015a      	lsls	r2, r3, #5
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	4413      	add	r3, r2
 80032ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032ce:	461a      	mov	r2, r3
 80032d0:	2302      	movs	r3, #2
 80032d2:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	b2d9      	uxtb	r1, r3
 80032d8:	687a      	ldr	r2, [r7, #4]
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	202c      	movs	r0, #44	; 0x2c
 80032de:	fb00 f303 	mul.w	r3, r0, r3
 80032e2:	4413      	add	r3, r2
 80032e4:	3360      	adds	r3, #96	; 0x60
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	461a      	mov	r2, r3
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f004 fef4 	bl	80080d8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80032f0:	bf00      	nop
 80032f2:	3720      	adds	r7, #32
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b08a      	sub	sp, #40	; 0x28
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003308:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	6a1b      	ldr	r3, [r3, #32]
 8003310:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	f003 030f 	and.w	r3, r3, #15
 8003318:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	0c5b      	lsrs	r3, r3, #17
 800331e:	f003 030f 	and.w	r3, r3, #15
 8003322:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003324:	69fb      	ldr	r3, [r7, #28]
 8003326:	091b      	lsrs	r3, r3, #4
 8003328:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800332c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	2b02      	cmp	r3, #2
 8003332:	d004      	beq.n	800333e <HCD_RXQLVL_IRQHandler+0x46>
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	2b05      	cmp	r3, #5
 8003338:	f000 80a9 	beq.w	800348e <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800333c:	e0aa      	b.n	8003494 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	2b00      	cmp	r3, #0
 8003342:	f000 80a6 	beq.w	8003492 <HCD_RXQLVL_IRQHandler+0x19a>
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	69bb      	ldr	r3, [r7, #24]
 800334a:	212c      	movs	r1, #44	; 0x2c
 800334c:	fb01 f303 	mul.w	r3, r1, r3
 8003350:	4413      	add	r3, r2
 8003352:	3344      	adds	r3, #68	; 0x44
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2b00      	cmp	r3, #0
 8003358:	f000 809b 	beq.w	8003492 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 800335c:	687a      	ldr	r2, [r7, #4]
 800335e:	69bb      	ldr	r3, [r7, #24]
 8003360:	212c      	movs	r1, #44	; 0x2c
 8003362:	fb01 f303 	mul.w	r3, r1, r3
 8003366:	4413      	add	r3, r2
 8003368:	3350      	adds	r3, #80	; 0x50
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	441a      	add	r2, r3
 8003370:	6879      	ldr	r1, [r7, #4]
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	202c      	movs	r0, #44	; 0x2c
 8003376:	fb00 f303 	mul.w	r3, r0, r3
 800337a:	440b      	add	r3, r1
 800337c:	334c      	adds	r3, #76	; 0x4c
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	429a      	cmp	r2, r3
 8003382:	d87a      	bhi.n	800347a <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6818      	ldr	r0, [r3, #0]
 8003388:	687a      	ldr	r2, [r7, #4]
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	212c      	movs	r1, #44	; 0x2c
 800338e:	fb01 f303 	mul.w	r3, r1, r3
 8003392:	4413      	add	r3, r2
 8003394:	3344      	adds	r3, #68	; 0x44
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	693a      	ldr	r2, [r7, #16]
 800339a:	b292      	uxth	r2, r2
 800339c:	4619      	mov	r1, r3
 800339e:	f002 f857 	bl	8005450 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	69bb      	ldr	r3, [r7, #24]
 80033a6:	212c      	movs	r1, #44	; 0x2c
 80033a8:	fb01 f303 	mul.w	r3, r1, r3
 80033ac:	4413      	add	r3, r2
 80033ae:	3344      	adds	r3, #68	; 0x44
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	441a      	add	r2, r3
 80033b6:	6879      	ldr	r1, [r7, #4]
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	202c      	movs	r0, #44	; 0x2c
 80033bc:	fb00 f303 	mul.w	r3, r0, r3
 80033c0:	440b      	add	r3, r1
 80033c2:	3344      	adds	r3, #68	; 0x44
 80033c4:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	69bb      	ldr	r3, [r7, #24]
 80033ca:	212c      	movs	r1, #44	; 0x2c
 80033cc:	fb01 f303 	mul.w	r3, r1, r3
 80033d0:	4413      	add	r3, r2
 80033d2:	3350      	adds	r3, #80	; 0x50
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	441a      	add	r2, r3
 80033da:	6879      	ldr	r1, [r7, #4]
 80033dc:	69bb      	ldr	r3, [r7, #24]
 80033de:	202c      	movs	r0, #44	; 0x2c
 80033e0:	fb00 f303 	mul.w	r3, r0, r3
 80033e4:	440b      	add	r3, r1
 80033e6:	3350      	adds	r3, #80	; 0x50
 80033e8:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80033ea:	69bb      	ldr	r3, [r7, #24]
 80033ec:	015a      	lsls	r2, r3, #5
 80033ee:	6a3b      	ldr	r3, [r7, #32]
 80033f0:	4413      	add	r3, r2
 80033f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033f6:	691b      	ldr	r3, [r3, #16]
 80033f8:	0cdb      	lsrs	r3, r3, #19
 80033fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033fe:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	69bb      	ldr	r3, [r7, #24]
 8003404:	212c      	movs	r1, #44	; 0x2c
 8003406:	fb01 f303 	mul.w	r3, r1, r3
 800340a:	4413      	add	r3, r2
 800340c:	3340      	adds	r3, #64	; 0x40
 800340e:	881b      	ldrh	r3, [r3, #0]
 8003410:	461a      	mov	r2, r3
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	4293      	cmp	r3, r2
 8003416:	d13c      	bne.n	8003492 <HCD_RXQLVL_IRQHandler+0x19a>
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d039      	beq.n	8003492 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 800341e:	69bb      	ldr	r3, [r7, #24]
 8003420:	015a      	lsls	r2, r3, #5
 8003422:	6a3b      	ldr	r3, [r7, #32]
 8003424:	4413      	add	r3, r2
 8003426:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003434:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800343c:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	015a      	lsls	r2, r3, #5
 8003442:	6a3b      	ldr	r3, [r7, #32]
 8003444:	4413      	add	r3, r2
 8003446:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800344a:	461a      	mov	r2, r3
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	212c      	movs	r1, #44	; 0x2c
 8003456:	fb01 f303 	mul.w	r3, r1, r3
 800345a:	4413      	add	r3, r2
 800345c:	3354      	adds	r3, #84	; 0x54
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	f083 0301 	eor.w	r3, r3, #1
 8003464:	b2d8      	uxtb	r0, r3
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	212c      	movs	r1, #44	; 0x2c
 800346c:	fb01 f303 	mul.w	r3, r1, r3
 8003470:	4413      	add	r3, r2
 8003472:	3354      	adds	r3, #84	; 0x54
 8003474:	4602      	mov	r2, r0
 8003476:	701a      	strb	r2, [r3, #0]
      break;
 8003478:	e00b      	b.n	8003492 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	212c      	movs	r1, #44	; 0x2c
 8003480:	fb01 f303 	mul.w	r3, r1, r3
 8003484:	4413      	add	r3, r2
 8003486:	3360      	adds	r3, #96	; 0x60
 8003488:	2204      	movs	r2, #4
 800348a:	701a      	strb	r2, [r3, #0]
      break;
 800348c:	e001      	b.n	8003492 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 800348e:	bf00      	nop
 8003490:	e000      	b.n	8003494 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8003492:	bf00      	nop
  }
}
 8003494:	bf00      	nop
 8003496:	3728      	adds	r7, #40	; 0x28
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}

0800349c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b086      	sub	sp, #24
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80034c8:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	f003 0302 	and.w	r3, r3, #2
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	d10b      	bne.n	80034ec <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f003 0301 	and.w	r3, r3, #1
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d102      	bne.n	80034e4 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f004 fdde 	bl	80080a0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	f043 0302 	orr.w	r3, r3, #2
 80034ea:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f003 0308 	and.w	r3, r3, #8
 80034f2:	2b08      	cmp	r3, #8
 80034f4:	d132      	bne.n	800355c <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	f043 0308 	orr.w	r3, r3, #8
 80034fc:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	f003 0304 	and.w	r3, r3, #4
 8003504:	2b04      	cmp	r3, #4
 8003506:	d126      	bne.n	8003556 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	699b      	ldr	r3, [r3, #24]
 800350c:	2b02      	cmp	r3, #2
 800350e:	d113      	bne.n	8003538 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8003516:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800351a:	d106      	bne.n	800352a <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2102      	movs	r1, #2
 8003522:	4618      	mov	r0, r3
 8003524:	f002 f8f4 	bl	8005710 <USB_InitFSLSPClkSel>
 8003528:	e011      	b.n	800354e <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	2101      	movs	r1, #1
 8003530:	4618      	mov	r0, r3
 8003532:	f002 f8ed 	bl	8005710 <USB_InitFSLSPClkSel>
 8003536:	e00a      	b.n	800354e <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	2b01      	cmp	r3, #1
 800353e:	d106      	bne.n	800354e <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003546:	461a      	mov	r2, r3
 8003548:	f64e 2360 	movw	r3, #60000	; 0xea60
 800354c:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f004 fdd0 	bl	80080f4 <HAL_HCD_PortEnabled_Callback>
 8003554:	e002      	b.n	800355c <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f004 fdda 	bl	8008110 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	f003 0320 	and.w	r3, r3, #32
 8003562:	2b20      	cmp	r3, #32
 8003564:	d103      	bne.n	800356e <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	f043 0320 	orr.w	r3, r3, #32
 800356c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003574:	461a      	mov	r2, r3
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	6013      	str	r3, [r2, #0]
}
 800357a:	bf00      	nop
 800357c:	3718      	adds	r7, #24
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
	...

08003584 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d101      	bne.n	8003596 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e12b      	b.n	80037ee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800359c:	b2db      	uxtb	r3, r3
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d106      	bne.n	80035b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f7fd fa44 	bl	8000a38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2224      	movs	r2, #36	; 0x24
 80035b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f022 0201 	bic.w	r2, r2, #1
 80035c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80035e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035e8:	f001 f9fc 	bl	80049e4 <HAL_RCC_GetPCLK1Freq>
 80035ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	4a81      	ldr	r2, [pc, #516]	; (80037f8 <HAL_I2C_Init+0x274>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d807      	bhi.n	8003608 <HAL_I2C_Init+0x84>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	4a80      	ldr	r2, [pc, #512]	; (80037fc <HAL_I2C_Init+0x278>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	bf94      	ite	ls
 8003600:	2301      	movls	r3, #1
 8003602:	2300      	movhi	r3, #0
 8003604:	b2db      	uxtb	r3, r3
 8003606:	e006      	b.n	8003616 <HAL_I2C_Init+0x92>
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	4a7d      	ldr	r2, [pc, #500]	; (8003800 <HAL_I2C_Init+0x27c>)
 800360c:	4293      	cmp	r3, r2
 800360e:	bf94      	ite	ls
 8003610:	2301      	movls	r3, #1
 8003612:	2300      	movhi	r3, #0
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e0e7      	b.n	80037ee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	4a78      	ldr	r2, [pc, #480]	; (8003804 <HAL_I2C_Init+0x280>)
 8003622:	fba2 2303 	umull	r2, r3, r2, r3
 8003626:	0c9b      	lsrs	r3, r3, #18
 8003628:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68ba      	ldr	r2, [r7, #8]
 800363a:	430a      	orrs	r2, r1
 800363c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	6a1b      	ldr	r3, [r3, #32]
 8003644:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	4a6a      	ldr	r2, [pc, #424]	; (80037f8 <HAL_I2C_Init+0x274>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d802      	bhi.n	8003658 <HAL_I2C_Init+0xd4>
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	3301      	adds	r3, #1
 8003656:	e009      	b.n	800366c <HAL_I2C_Init+0xe8>
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800365e:	fb02 f303 	mul.w	r3, r2, r3
 8003662:	4a69      	ldr	r2, [pc, #420]	; (8003808 <HAL_I2C_Init+0x284>)
 8003664:	fba2 2303 	umull	r2, r3, r2, r3
 8003668:	099b      	lsrs	r3, r3, #6
 800366a:	3301      	adds	r3, #1
 800366c:	687a      	ldr	r2, [r7, #4]
 800366e:	6812      	ldr	r2, [r2, #0]
 8003670:	430b      	orrs	r3, r1
 8003672:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	69db      	ldr	r3, [r3, #28]
 800367a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800367e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	495c      	ldr	r1, [pc, #368]	; (80037f8 <HAL_I2C_Init+0x274>)
 8003688:	428b      	cmp	r3, r1
 800368a:	d819      	bhi.n	80036c0 <HAL_I2C_Init+0x13c>
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	1e59      	subs	r1, r3, #1
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	005b      	lsls	r3, r3, #1
 8003696:	fbb1 f3f3 	udiv	r3, r1, r3
 800369a:	1c59      	adds	r1, r3, #1
 800369c:	f640 73fc 	movw	r3, #4092	; 0xffc
 80036a0:	400b      	ands	r3, r1
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d00a      	beq.n	80036bc <HAL_I2C_Init+0x138>
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	1e59      	subs	r1, r3, #1
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	005b      	lsls	r3, r3, #1
 80036b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80036b4:	3301      	adds	r3, #1
 80036b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ba:	e051      	b.n	8003760 <HAL_I2C_Init+0x1dc>
 80036bc:	2304      	movs	r3, #4
 80036be:	e04f      	b.n	8003760 <HAL_I2C_Init+0x1dc>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d111      	bne.n	80036ec <HAL_I2C_Init+0x168>
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	1e58      	subs	r0, r3, #1
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6859      	ldr	r1, [r3, #4]
 80036d0:	460b      	mov	r3, r1
 80036d2:	005b      	lsls	r3, r3, #1
 80036d4:	440b      	add	r3, r1
 80036d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80036da:	3301      	adds	r3, #1
 80036dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	bf0c      	ite	eq
 80036e4:	2301      	moveq	r3, #1
 80036e6:	2300      	movne	r3, #0
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	e012      	b.n	8003712 <HAL_I2C_Init+0x18e>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	1e58      	subs	r0, r3, #1
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6859      	ldr	r1, [r3, #4]
 80036f4:	460b      	mov	r3, r1
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	440b      	add	r3, r1
 80036fa:	0099      	lsls	r1, r3, #2
 80036fc:	440b      	add	r3, r1
 80036fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003702:	3301      	adds	r3, #1
 8003704:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003708:	2b00      	cmp	r3, #0
 800370a:	bf0c      	ite	eq
 800370c:	2301      	moveq	r3, #1
 800370e:	2300      	movne	r3, #0
 8003710:	b2db      	uxtb	r3, r3
 8003712:	2b00      	cmp	r3, #0
 8003714:	d001      	beq.n	800371a <HAL_I2C_Init+0x196>
 8003716:	2301      	movs	r3, #1
 8003718:	e022      	b.n	8003760 <HAL_I2C_Init+0x1dc>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d10e      	bne.n	8003740 <HAL_I2C_Init+0x1bc>
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	1e58      	subs	r0, r3, #1
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6859      	ldr	r1, [r3, #4]
 800372a:	460b      	mov	r3, r1
 800372c:	005b      	lsls	r3, r3, #1
 800372e:	440b      	add	r3, r1
 8003730:	fbb0 f3f3 	udiv	r3, r0, r3
 8003734:	3301      	adds	r3, #1
 8003736:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800373a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800373e:	e00f      	b.n	8003760 <HAL_I2C_Init+0x1dc>
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	1e58      	subs	r0, r3, #1
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6859      	ldr	r1, [r3, #4]
 8003748:	460b      	mov	r3, r1
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	440b      	add	r3, r1
 800374e:	0099      	lsls	r1, r3, #2
 8003750:	440b      	add	r3, r1
 8003752:	fbb0 f3f3 	udiv	r3, r0, r3
 8003756:	3301      	adds	r3, #1
 8003758:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800375c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003760:	6879      	ldr	r1, [r7, #4]
 8003762:	6809      	ldr	r1, [r1, #0]
 8003764:	4313      	orrs	r3, r2
 8003766:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	69da      	ldr	r2, [r3, #28]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6a1b      	ldr	r3, [r3, #32]
 800377a:	431a      	orrs	r2, r3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	430a      	orrs	r2, r1
 8003782:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800378e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	6911      	ldr	r1, [r2, #16]
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	68d2      	ldr	r2, [r2, #12]
 800379a:	4311      	orrs	r1, r2
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	6812      	ldr	r2, [r2, #0]
 80037a0:	430b      	orrs	r3, r1
 80037a2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	695a      	ldr	r2, [r3, #20]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	431a      	orrs	r2, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	430a      	orrs	r2, r1
 80037be:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f042 0201 	orr.w	r2, r2, #1
 80037ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2220      	movs	r2, #32
 80037da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80037ec:	2300      	movs	r3, #0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3710      	adds	r7, #16
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop
 80037f8:	000186a0 	.word	0x000186a0
 80037fc:	001e847f 	.word	0x001e847f
 8003800:	003d08ff 	.word	0x003d08ff
 8003804:	431bde83 	.word	0x431bde83
 8003808:	10624dd3 	.word	0x10624dd3

0800380c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b088      	sub	sp, #32
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d101      	bne.n	800381e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e128      	b.n	8003a70 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b00      	cmp	r3, #0
 8003828:	d109      	bne.n	800383e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a90      	ldr	r2, [pc, #576]	; (8003a78 <HAL_I2S_Init+0x26c>)
 8003836:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f7fd f945 	bl	8000ac8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2202      	movs	r2, #2
 8003842:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	69db      	ldr	r3, [r3, #28]
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	6812      	ldr	r2, [r2, #0]
 8003850:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003854:	f023 030f 	bic.w	r3, r3, #15
 8003858:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	2202      	movs	r2, #2
 8003860:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	695b      	ldr	r3, [r3, #20]
 8003866:	2b02      	cmp	r3, #2
 8003868:	d060      	beq.n	800392c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d102      	bne.n	8003878 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003872:	2310      	movs	r3, #16
 8003874:	617b      	str	r3, [r7, #20]
 8003876:	e001      	b.n	800387c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003878:	2320      	movs	r3, #32
 800387a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	2b20      	cmp	r3, #32
 8003882:	d802      	bhi.n	800388a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	005b      	lsls	r3, r3, #1
 8003888:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800388a:	2001      	movs	r0, #1
 800388c:	f001 f9a0 	bl	8004bd0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003890:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	691b      	ldr	r3, [r3, #16]
 8003896:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800389a:	d125      	bne.n	80038e8 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d010      	beq.n	80038c6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	68fa      	ldr	r2, [r7, #12]
 80038aa:	fbb2 f2f3 	udiv	r2, r2, r3
 80038ae:	4613      	mov	r3, r2
 80038b0:	009b      	lsls	r3, r3, #2
 80038b2:	4413      	add	r3, r2
 80038b4:	005b      	lsls	r3, r3, #1
 80038b6:	461a      	mov	r2, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	695b      	ldr	r3, [r3, #20]
 80038bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80038c0:	3305      	adds	r3, #5
 80038c2:	613b      	str	r3, [r7, #16]
 80038c4:	e01f      	b.n	8003906 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	00db      	lsls	r3, r3, #3
 80038ca:	68fa      	ldr	r2, [r7, #12]
 80038cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80038d0:	4613      	mov	r3, r2
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	4413      	add	r3, r2
 80038d6:	005b      	lsls	r3, r3, #1
 80038d8:	461a      	mov	r2, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	fbb2 f3f3 	udiv	r3, r2, r3
 80038e2:	3305      	adds	r3, #5
 80038e4:	613b      	str	r3, [r7, #16]
 80038e6:	e00e      	b.n	8003906 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80038e8:	68fa      	ldr	r2, [r7, #12]
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80038f0:	4613      	mov	r3, r2
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	4413      	add	r3, r2
 80038f6:	005b      	lsls	r3, r3, #1
 80038f8:	461a      	mov	r2, r3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	695b      	ldr	r3, [r3, #20]
 80038fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003902:	3305      	adds	r3, #5
 8003904:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	4a5c      	ldr	r2, [pc, #368]	; (8003a7c <HAL_I2S_Init+0x270>)
 800390a:	fba2 2303 	umull	r2, r3, r2, r3
 800390e:	08db      	lsrs	r3, r3, #3
 8003910:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	f003 0301 	and.w	r3, r3, #1
 8003918:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	69bb      	ldr	r3, [r7, #24]
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	085b      	lsrs	r3, r3, #1
 8003922:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	021b      	lsls	r3, r3, #8
 8003928:	61bb      	str	r3, [r7, #24]
 800392a:	e003      	b.n	8003934 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800392c:	2302      	movs	r3, #2
 800392e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003930:	2300      	movs	r3, #0
 8003932:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	2b01      	cmp	r3, #1
 8003938:	d902      	bls.n	8003940 <HAL_I2S_Init+0x134>
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	2bff      	cmp	r3, #255	; 0xff
 800393e:	d907      	bls.n	8003950 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003944:	f043 0210 	orr.w	r2, r3, #16
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e08f      	b.n	8003a70 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	691a      	ldr	r2, [r3, #16]
 8003954:	69bb      	ldr	r3, [r7, #24]
 8003956:	ea42 0103 	orr.w	r1, r2, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	69fa      	ldr	r2, [r7, #28]
 8003960:	430a      	orrs	r2, r1
 8003962:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	69db      	ldr	r3, [r3, #28]
 800396a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800396e:	f023 030f 	bic.w	r3, r3, #15
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	6851      	ldr	r1, [r2, #4]
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	6892      	ldr	r2, [r2, #8]
 800397a:	4311      	orrs	r1, r2
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	68d2      	ldr	r2, [r2, #12]
 8003980:	4311      	orrs	r1, r2
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	6992      	ldr	r2, [r2, #24]
 8003986:	430a      	orrs	r2, r1
 8003988:	431a      	orrs	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003992:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6a1b      	ldr	r3, [r3, #32]
 8003998:	2b01      	cmp	r3, #1
 800399a:	d161      	bne.n	8003a60 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	4a38      	ldr	r2, [pc, #224]	; (8003a80 <HAL_I2S_Init+0x274>)
 80039a0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a37      	ldr	r2, [pc, #220]	; (8003a84 <HAL_I2S_Init+0x278>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d101      	bne.n	80039b0 <HAL_I2S_Init+0x1a4>
 80039ac:	4b36      	ldr	r3, [pc, #216]	; (8003a88 <HAL_I2S_Init+0x27c>)
 80039ae:	e001      	b.n	80039b4 <HAL_I2S_Init+0x1a8>
 80039b0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039b4:	69db      	ldr	r3, [r3, #28]
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	6812      	ldr	r2, [r2, #0]
 80039ba:	4932      	ldr	r1, [pc, #200]	; (8003a84 <HAL_I2S_Init+0x278>)
 80039bc:	428a      	cmp	r2, r1
 80039be:	d101      	bne.n	80039c4 <HAL_I2S_Init+0x1b8>
 80039c0:	4a31      	ldr	r2, [pc, #196]	; (8003a88 <HAL_I2S_Init+0x27c>)
 80039c2:	e001      	b.n	80039c8 <HAL_I2S_Init+0x1bc>
 80039c4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80039c8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80039cc:	f023 030f 	bic.w	r3, r3, #15
 80039d0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a2b      	ldr	r2, [pc, #172]	; (8003a84 <HAL_I2S_Init+0x278>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d101      	bne.n	80039e0 <HAL_I2S_Init+0x1d4>
 80039dc:	4b2a      	ldr	r3, [pc, #168]	; (8003a88 <HAL_I2S_Init+0x27c>)
 80039de:	e001      	b.n	80039e4 <HAL_I2S_Init+0x1d8>
 80039e0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039e4:	2202      	movs	r2, #2
 80039e6:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a25      	ldr	r2, [pc, #148]	; (8003a84 <HAL_I2S_Init+0x278>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d101      	bne.n	80039f6 <HAL_I2S_Init+0x1ea>
 80039f2:	4b25      	ldr	r3, [pc, #148]	; (8003a88 <HAL_I2S_Init+0x27c>)
 80039f4:	e001      	b.n	80039fa <HAL_I2S_Init+0x1ee>
 80039f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039fa:	69db      	ldr	r3, [r3, #28]
 80039fc:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a06:	d003      	beq.n	8003a10 <HAL_I2S_Init+0x204>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d103      	bne.n	8003a18 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003a10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a14:	613b      	str	r3, [r7, #16]
 8003a16:	e001      	b.n	8003a1c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003a26:	4313      	orrs	r3, r2
 8003a28:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003a30:	4313      	orrs	r3, r2
 8003a32:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	699b      	ldr	r3, [r3, #24]
 8003a38:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	b29a      	uxth	r2, r3
 8003a3e:	897b      	ldrh	r3, [r7, #10]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003a48:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a0d      	ldr	r2, [pc, #52]	; (8003a84 <HAL_I2S_Init+0x278>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d101      	bne.n	8003a58 <HAL_I2S_Init+0x24c>
 8003a54:	4b0c      	ldr	r3, [pc, #48]	; (8003a88 <HAL_I2S_Init+0x27c>)
 8003a56:	e001      	b.n	8003a5c <HAL_I2S_Init+0x250>
 8003a58:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a5c:	897a      	ldrh	r2, [r7, #10]
 8003a5e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2201      	movs	r2, #1
 8003a6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003a6e:	2300      	movs	r3, #0
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3720      	adds	r7, #32
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	08003b83 	.word	0x08003b83
 8003a7c:	cccccccd 	.word	0xcccccccd
 8003a80:	08003c99 	.word	0x08003c99
 8003a84:	40003800 	.word	0x40003800
 8003a88:	40003400 	.word	0x40003400

08003a8c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003a94:	bf00      	nop
 8003a96:	370c      	adds	r7, #12
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr

08003aa0 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003aa8:	bf00      	nop
 8003aaa:	370c      	adds	r7, #12
 8003aac:	46bd      	mov	sp, r7
 8003aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab2:	4770      	bx	lr

08003ab4 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b083      	sub	sp, #12
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003abc:	bf00      	nop
 8003abe:	370c      	adds	r7, #12
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr

08003ac8 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b082      	sub	sp, #8
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad4:	881a      	ldrh	r2, [r3, #0]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae0:	1c9a      	adds	r2, r3, #2
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	3b01      	subs	r3, #1
 8003aee:	b29a      	uxth	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d10e      	bne.n	8003b1c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	685a      	ldr	r2, [r3, #4]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003b0c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2201      	movs	r2, #1
 8003b12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f7ff ffb8 	bl	8003a8c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003b1c:	bf00      	nop
 8003b1e:	3708      	adds	r7, #8
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}

08003b24 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	68da      	ldr	r2, [r3, #12]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b36:	b292      	uxth	r2, r2
 8003b38:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b3e:	1c9a      	adds	r2, r3, #2
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	b29a      	uxth	r2, r3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d10e      	bne.n	8003b7a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	685a      	ldr	r2, [r3, #4]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003b6a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f7ff ff93 	bl	8003aa0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003b7a:	bf00      	nop
 8003b7c:	3708      	adds	r7, #8
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}

08003b82 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003b82:	b580      	push	{r7, lr}
 8003b84:	b086      	sub	sp, #24
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	2b04      	cmp	r3, #4
 8003b9c:	d13a      	bne.n	8003c14 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	f003 0301 	and.w	r3, r3, #1
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d109      	bne.n	8003bbc <I2S_IRQHandler+0x3a>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bb2:	2b40      	cmp	r3, #64	; 0x40
 8003bb4:	d102      	bne.n	8003bbc <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f7ff ffb4 	bl	8003b24 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bc2:	2b40      	cmp	r3, #64	; 0x40
 8003bc4:	d126      	bne.n	8003c14 <I2S_IRQHandler+0x92>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	f003 0320 	and.w	r3, r3, #32
 8003bd0:	2b20      	cmp	r3, #32
 8003bd2:	d11f      	bne.n	8003c14 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	685a      	ldr	r2, [r3, #4]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003be2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003be4:	2300      	movs	r3, #0
 8003be6:	613b      	str	r3, [r7, #16]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	613b      	str	r3, [r7, #16]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	613b      	str	r3, [r7, #16]
 8003bf8:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c06:	f043 0202 	orr.w	r2, r3, #2
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f7ff ff50 	bl	8003ab4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	2b03      	cmp	r3, #3
 8003c1e:	d136      	bne.n	8003c8e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	f003 0302 	and.w	r3, r3, #2
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	d109      	bne.n	8003c3e <I2S_IRQHandler+0xbc>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c34:	2b80      	cmp	r3, #128	; 0x80
 8003c36:	d102      	bne.n	8003c3e <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f7ff ff45 	bl	8003ac8 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	f003 0308 	and.w	r3, r3, #8
 8003c44:	2b08      	cmp	r3, #8
 8003c46:	d122      	bne.n	8003c8e <I2S_IRQHandler+0x10c>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	f003 0320 	and.w	r3, r3, #32
 8003c52:	2b20      	cmp	r3, #32
 8003c54:	d11b      	bne.n	8003c8e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	685a      	ldr	r2, [r3, #4]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003c64:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003c66:	2300      	movs	r3, #0
 8003c68:	60fb      	str	r3, [r7, #12]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	60fb      	str	r3, [r7, #12]
 8003c72:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c80:	f043 0204 	orr.w	r2, r3, #4
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	f7ff ff13 	bl	8003ab4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003c8e:	bf00      	nop
 8003c90:	3718      	adds	r7, #24
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
	...

08003c98 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b088      	sub	sp, #32
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4aa2      	ldr	r2, [pc, #648]	; (8003f38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d101      	bne.n	8003cb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003cb2:	4ba2      	ldr	r3, [pc, #648]	; (8003f3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003cb4:	e001      	b.n	8003cba <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003cb6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a9b      	ldr	r2, [pc, #620]	; (8003f38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d101      	bne.n	8003cd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003cd0:	4b9a      	ldr	r3, [pc, #616]	; (8003f3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003cd2:	e001      	b.n	8003cd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003cd4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ce4:	d004      	beq.n	8003cf0 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	f040 8099 	bne.w	8003e22 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	f003 0302 	and.w	r3, r3, #2
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d107      	bne.n	8003d0a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d002      	beq.n	8003d0a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	f000 f925 	bl	8003f54 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003d0a:	69bb      	ldr	r3, [r7, #24]
 8003d0c:	f003 0301 	and.w	r3, r3, #1
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d107      	bne.n	8003d24 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d002      	beq.n	8003d24 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f000 f9c8 	bl	80040b4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003d24:	69bb      	ldr	r3, [r7, #24]
 8003d26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d2a:	2b40      	cmp	r3, #64	; 0x40
 8003d2c:	d13a      	bne.n	8003da4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	f003 0320 	and.w	r3, r3, #32
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d035      	beq.n	8003da4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a7e      	ldr	r2, [pc, #504]	; (8003f38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d101      	bne.n	8003d46 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003d42:	4b7e      	ldr	r3, [pc, #504]	; (8003f3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003d44:	e001      	b.n	8003d4a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003d46:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003d4a:	685a      	ldr	r2, [r3, #4]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4979      	ldr	r1, [pc, #484]	; (8003f38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003d52:	428b      	cmp	r3, r1
 8003d54:	d101      	bne.n	8003d5a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003d56:	4b79      	ldr	r3, [pc, #484]	; (8003f3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003d58:	e001      	b.n	8003d5e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003d5a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003d5e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003d62:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	685a      	ldr	r2, [r3, #4]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003d72:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003d74:	2300      	movs	r3, #0
 8003d76:	60fb      	str	r3, [r7, #12]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	68db      	ldr	r3, [r3, #12]
 8003d7e:	60fb      	str	r3, [r7, #12]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	60fb      	str	r3, [r7, #12]
 8003d88:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d96:	f043 0202 	orr.w	r2, r3, #2
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f7ff fe88 	bl	8003ab4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003da4:	69fb      	ldr	r3, [r7, #28]
 8003da6:	f003 0308 	and.w	r3, r3, #8
 8003daa:	2b08      	cmp	r3, #8
 8003dac:	f040 80be 	bne.w	8003f2c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	f003 0320 	and.w	r3, r3, #32
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	f000 80b8 	beq.w	8003f2c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	685a      	ldr	r2, [r3, #4]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003dca:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a59      	ldr	r2, [pc, #356]	; (8003f38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d101      	bne.n	8003dda <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003dd6:	4b59      	ldr	r3, [pc, #356]	; (8003f3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003dd8:	e001      	b.n	8003dde <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003dda:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003dde:	685a      	ldr	r2, [r3, #4]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4954      	ldr	r1, [pc, #336]	; (8003f38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003de6:	428b      	cmp	r3, r1
 8003de8:	d101      	bne.n	8003dee <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003dea:	4b54      	ldr	r3, [pc, #336]	; (8003f3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003dec:	e001      	b.n	8003df2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003dee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003df2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003df6:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003df8:	2300      	movs	r3, #0
 8003dfa:	60bb      	str	r3, [r7, #8]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	60bb      	str	r3, [r7, #8]
 8003e04:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e12:	f043 0204 	orr.w	r2, r3, #4
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f7ff fe4a 	bl	8003ab4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003e20:	e084      	b.n	8003f2c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	f003 0302 	and.w	r3, r3, #2
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d107      	bne.n	8003e3c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d002      	beq.n	8003e3c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f000 f8be 	bl	8003fb8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003e3c:	69fb      	ldr	r3, [r7, #28]
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d107      	bne.n	8003e56 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d002      	beq.n	8003e56 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	f000 f8fd 	bl	8004050 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e5c:	2b40      	cmp	r3, #64	; 0x40
 8003e5e:	d12f      	bne.n	8003ec0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	f003 0320 	and.w	r3, r3, #32
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d02a      	beq.n	8003ec0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	685a      	ldr	r2, [r3, #4]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003e78:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a2e      	ldr	r2, [pc, #184]	; (8003f38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d101      	bne.n	8003e88 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003e84:	4b2d      	ldr	r3, [pc, #180]	; (8003f3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003e86:	e001      	b.n	8003e8c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003e88:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e8c:	685a      	ldr	r2, [r3, #4]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4929      	ldr	r1, [pc, #164]	; (8003f38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003e94:	428b      	cmp	r3, r1
 8003e96:	d101      	bne.n	8003e9c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003e98:	4b28      	ldr	r3, [pc, #160]	; (8003f3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003e9a:	e001      	b.n	8003ea0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003e9c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ea0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003ea4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eb2:	f043 0202 	orr.w	r2, r3, #2
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f7ff fdfa 	bl	8003ab4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	f003 0308 	and.w	r3, r3, #8
 8003ec6:	2b08      	cmp	r3, #8
 8003ec8:	d131      	bne.n	8003f2e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	f003 0320 	and.w	r3, r3, #32
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d02c      	beq.n	8003f2e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a17      	ldr	r2, [pc, #92]	; (8003f38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d101      	bne.n	8003ee2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003ede:	4b17      	ldr	r3, [pc, #92]	; (8003f3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003ee0:	e001      	b.n	8003ee6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003ee2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ee6:	685a      	ldr	r2, [r3, #4]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4912      	ldr	r1, [pc, #72]	; (8003f38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003eee:	428b      	cmp	r3, r1
 8003ef0:	d101      	bne.n	8003ef6 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8003ef2:	4b12      	ldr	r3, [pc, #72]	; (8003f3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003ef4:	e001      	b.n	8003efa <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8003ef6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003efa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003efe:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	685a      	ldr	r2, [r3, #4]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003f0e:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f1c:	f043 0204 	orr.w	r2, r3, #4
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f7ff fdc5 	bl	8003ab4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f2a:	e000      	b.n	8003f2e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003f2c:	bf00      	nop
}
 8003f2e:	bf00      	nop
 8003f30:	3720      	adds	r7, #32
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop
 8003f38:	40003800 	.word	0x40003800
 8003f3c:	40003400 	.word	0x40003400

08003f40 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003f48:	bf00      	nop
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr

08003f54 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f60:	1c99      	adds	r1, r3, #2
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	6251      	str	r1, [r2, #36]	; 0x24
 8003f66:	881a      	ldrh	r2, [r3, #0]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	3b01      	subs	r3, #1
 8003f76:	b29a      	uxth	r2, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d113      	bne.n	8003fae <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	685a      	ldr	r2, [r3, #4]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003f94:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003f9a:	b29b      	uxth	r3, r3
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d106      	bne.n	8003fae <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f7ff ffc9 	bl	8003f40 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003fae:	bf00      	nop
 8003fb0:	3708      	adds	r7, #8
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
	...

08003fb8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc4:	1c99      	adds	r1, r3, #2
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	6251      	str	r1, [r2, #36]	; 0x24
 8003fca:	8819      	ldrh	r1, [r3, #0]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a1d      	ldr	r2, [pc, #116]	; (8004048 <I2SEx_TxISR_I2SExt+0x90>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d101      	bne.n	8003fda <I2SEx_TxISR_I2SExt+0x22>
 8003fd6:	4b1d      	ldr	r3, [pc, #116]	; (800404c <I2SEx_TxISR_I2SExt+0x94>)
 8003fd8:	e001      	b.n	8003fde <I2SEx_TxISR_I2SExt+0x26>
 8003fda:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003fde:	460a      	mov	r2, r1
 8003fe0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	3b01      	subs	r3, #1
 8003fea:	b29a      	uxth	r2, r3
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d121      	bne.n	800403e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a12      	ldr	r2, [pc, #72]	; (8004048 <I2SEx_TxISR_I2SExt+0x90>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d101      	bne.n	8004008 <I2SEx_TxISR_I2SExt+0x50>
 8004004:	4b11      	ldr	r3, [pc, #68]	; (800404c <I2SEx_TxISR_I2SExt+0x94>)
 8004006:	e001      	b.n	800400c <I2SEx_TxISR_I2SExt+0x54>
 8004008:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800400c:	685a      	ldr	r2, [r3, #4]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	490d      	ldr	r1, [pc, #52]	; (8004048 <I2SEx_TxISR_I2SExt+0x90>)
 8004014:	428b      	cmp	r3, r1
 8004016:	d101      	bne.n	800401c <I2SEx_TxISR_I2SExt+0x64>
 8004018:	4b0c      	ldr	r3, [pc, #48]	; (800404c <I2SEx_TxISR_I2SExt+0x94>)
 800401a:	e001      	b.n	8004020 <I2SEx_TxISR_I2SExt+0x68>
 800401c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004020:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004024:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800402a:	b29b      	uxth	r3, r3
 800402c:	2b00      	cmp	r3, #0
 800402e:	d106      	bne.n	800403e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f7ff ff81 	bl	8003f40 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800403e:	bf00      	nop
 8004040:	3708      	adds	r7, #8
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}
 8004046:	bf00      	nop
 8004048:	40003800 	.word	0x40003800
 800404c:	40003400 	.word	0x40003400

08004050 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b082      	sub	sp, #8
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	68d8      	ldr	r0, [r3, #12]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004062:	1c99      	adds	r1, r3, #2
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004068:	b282      	uxth	r2, r0
 800406a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004070:	b29b      	uxth	r3, r3
 8004072:	3b01      	subs	r3, #1
 8004074:	b29a      	uxth	r2, r3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800407e:	b29b      	uxth	r3, r3
 8004080:	2b00      	cmp	r3, #0
 8004082:	d113      	bne.n	80040ac <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	685a      	ldr	r2, [r3, #4]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004092:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004098:	b29b      	uxth	r3, r3
 800409a:	2b00      	cmp	r3, #0
 800409c:	d106      	bne.n	80040ac <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2201      	movs	r2, #1
 80040a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f7ff ff4a 	bl	8003f40 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80040ac:	bf00      	nop
 80040ae:	3708      	adds	r7, #8
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a20      	ldr	r2, [pc, #128]	; (8004144 <I2SEx_RxISR_I2SExt+0x90>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d101      	bne.n	80040ca <I2SEx_RxISR_I2SExt+0x16>
 80040c6:	4b20      	ldr	r3, [pc, #128]	; (8004148 <I2SEx_RxISR_I2SExt+0x94>)
 80040c8:	e001      	b.n	80040ce <I2SEx_RxISR_I2SExt+0x1a>
 80040ca:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80040ce:	68d8      	ldr	r0, [r3, #12]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d4:	1c99      	adds	r1, r3, #2
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	62d1      	str	r1, [r2, #44]	; 0x2c
 80040da:	b282      	uxth	r2, r0
 80040dc:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	3b01      	subs	r3, #1
 80040e6:	b29a      	uxth	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d121      	bne.n	800413a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a12      	ldr	r2, [pc, #72]	; (8004144 <I2SEx_RxISR_I2SExt+0x90>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d101      	bne.n	8004104 <I2SEx_RxISR_I2SExt+0x50>
 8004100:	4b11      	ldr	r3, [pc, #68]	; (8004148 <I2SEx_RxISR_I2SExt+0x94>)
 8004102:	e001      	b.n	8004108 <I2SEx_RxISR_I2SExt+0x54>
 8004104:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004108:	685a      	ldr	r2, [r3, #4]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	490d      	ldr	r1, [pc, #52]	; (8004144 <I2SEx_RxISR_I2SExt+0x90>)
 8004110:	428b      	cmp	r3, r1
 8004112:	d101      	bne.n	8004118 <I2SEx_RxISR_I2SExt+0x64>
 8004114:	4b0c      	ldr	r3, [pc, #48]	; (8004148 <I2SEx_RxISR_I2SExt+0x94>)
 8004116:	e001      	b.n	800411c <I2SEx_RxISR_I2SExt+0x68>
 8004118:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800411c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004120:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004126:	b29b      	uxth	r3, r3
 8004128:	2b00      	cmp	r3, #0
 800412a:	d106      	bne.n	800413a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004134:	6878      	ldr	r0, [r7, #4]
 8004136:	f7ff ff03 	bl	8003f40 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800413a:	bf00      	nop
 800413c:	3708      	adds	r7, #8
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
 8004142:	bf00      	nop
 8004144:	40003800 	.word	0x40003800
 8004148:	40003400 	.word	0x40003400

0800414c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b086      	sub	sp, #24
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d101      	bne.n	800415e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e264      	b.n	8004628 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0301 	and.w	r3, r3, #1
 8004166:	2b00      	cmp	r3, #0
 8004168:	d075      	beq.n	8004256 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800416a:	4ba3      	ldr	r3, [pc, #652]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	f003 030c 	and.w	r3, r3, #12
 8004172:	2b04      	cmp	r3, #4
 8004174:	d00c      	beq.n	8004190 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004176:	4ba0      	ldr	r3, [pc, #640]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800417e:	2b08      	cmp	r3, #8
 8004180:	d112      	bne.n	80041a8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004182:	4b9d      	ldr	r3, [pc, #628]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800418a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800418e:	d10b      	bne.n	80041a8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004190:	4b99      	ldr	r3, [pc, #612]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004198:	2b00      	cmp	r3, #0
 800419a:	d05b      	beq.n	8004254 <HAL_RCC_OscConfig+0x108>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d157      	bne.n	8004254 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e23f      	b.n	8004628 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041b0:	d106      	bne.n	80041c0 <HAL_RCC_OscConfig+0x74>
 80041b2:	4b91      	ldr	r3, [pc, #580]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a90      	ldr	r2, [pc, #576]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 80041b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041bc:	6013      	str	r3, [r2, #0]
 80041be:	e01d      	b.n	80041fc <HAL_RCC_OscConfig+0xb0>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80041c8:	d10c      	bne.n	80041e4 <HAL_RCC_OscConfig+0x98>
 80041ca:	4b8b      	ldr	r3, [pc, #556]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a8a      	ldr	r2, [pc, #552]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 80041d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80041d4:	6013      	str	r3, [r2, #0]
 80041d6:	4b88      	ldr	r3, [pc, #544]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a87      	ldr	r2, [pc, #540]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 80041dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041e0:	6013      	str	r3, [r2, #0]
 80041e2:	e00b      	b.n	80041fc <HAL_RCC_OscConfig+0xb0>
 80041e4:	4b84      	ldr	r3, [pc, #528]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a83      	ldr	r2, [pc, #524]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 80041ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041ee:	6013      	str	r3, [r2, #0]
 80041f0:	4b81      	ldr	r3, [pc, #516]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a80      	ldr	r2, [pc, #512]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 80041f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d013      	beq.n	800422c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004204:	f7fd f956 	bl	80014b4 <HAL_GetTick>
 8004208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800420a:	e008      	b.n	800421e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800420c:	f7fd f952 	bl	80014b4 <HAL_GetTick>
 8004210:	4602      	mov	r2, r0
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	2b64      	cmp	r3, #100	; 0x64
 8004218:	d901      	bls.n	800421e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e204      	b.n	8004628 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800421e:	4b76      	ldr	r3, [pc, #472]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d0f0      	beq.n	800420c <HAL_RCC_OscConfig+0xc0>
 800422a:	e014      	b.n	8004256 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800422c:	f7fd f942 	bl	80014b4 <HAL_GetTick>
 8004230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004232:	e008      	b.n	8004246 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004234:	f7fd f93e 	bl	80014b4 <HAL_GetTick>
 8004238:	4602      	mov	r2, r0
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	1ad3      	subs	r3, r2, r3
 800423e:	2b64      	cmp	r3, #100	; 0x64
 8004240:	d901      	bls.n	8004246 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e1f0      	b.n	8004628 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004246:	4b6c      	ldr	r3, [pc, #432]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800424e:	2b00      	cmp	r3, #0
 8004250:	d1f0      	bne.n	8004234 <HAL_RCC_OscConfig+0xe8>
 8004252:	e000      	b.n	8004256 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004254:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0302 	and.w	r3, r3, #2
 800425e:	2b00      	cmp	r3, #0
 8004260:	d063      	beq.n	800432a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004262:	4b65      	ldr	r3, [pc, #404]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	f003 030c 	and.w	r3, r3, #12
 800426a:	2b00      	cmp	r3, #0
 800426c:	d00b      	beq.n	8004286 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800426e:	4b62      	ldr	r3, [pc, #392]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004276:	2b08      	cmp	r3, #8
 8004278:	d11c      	bne.n	80042b4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800427a:	4b5f      	ldr	r3, [pc, #380]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d116      	bne.n	80042b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004286:	4b5c      	ldr	r3, [pc, #368]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0302 	and.w	r3, r3, #2
 800428e:	2b00      	cmp	r3, #0
 8004290:	d005      	beq.n	800429e <HAL_RCC_OscConfig+0x152>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	2b01      	cmp	r3, #1
 8004298:	d001      	beq.n	800429e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e1c4      	b.n	8004628 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800429e:	4b56      	ldr	r3, [pc, #344]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	691b      	ldr	r3, [r3, #16]
 80042aa:	00db      	lsls	r3, r3, #3
 80042ac:	4952      	ldr	r1, [pc, #328]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 80042ae:	4313      	orrs	r3, r2
 80042b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042b2:	e03a      	b.n	800432a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d020      	beq.n	80042fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042bc:	4b4f      	ldr	r3, [pc, #316]	; (80043fc <HAL_RCC_OscConfig+0x2b0>)
 80042be:	2201      	movs	r2, #1
 80042c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042c2:	f7fd f8f7 	bl	80014b4 <HAL_GetTick>
 80042c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042c8:	e008      	b.n	80042dc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042ca:	f7fd f8f3 	bl	80014b4 <HAL_GetTick>
 80042ce:	4602      	mov	r2, r0
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d901      	bls.n	80042dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e1a5      	b.n	8004628 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042dc:	4b46      	ldr	r3, [pc, #280]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0302 	and.w	r3, r3, #2
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d0f0      	beq.n	80042ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042e8:	4b43      	ldr	r3, [pc, #268]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	691b      	ldr	r3, [r3, #16]
 80042f4:	00db      	lsls	r3, r3, #3
 80042f6:	4940      	ldr	r1, [pc, #256]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 80042f8:	4313      	orrs	r3, r2
 80042fa:	600b      	str	r3, [r1, #0]
 80042fc:	e015      	b.n	800432a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042fe:	4b3f      	ldr	r3, [pc, #252]	; (80043fc <HAL_RCC_OscConfig+0x2b0>)
 8004300:	2200      	movs	r2, #0
 8004302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004304:	f7fd f8d6 	bl	80014b4 <HAL_GetTick>
 8004308:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800430a:	e008      	b.n	800431e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800430c:	f7fd f8d2 	bl	80014b4 <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	2b02      	cmp	r3, #2
 8004318:	d901      	bls.n	800431e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e184      	b.n	8004628 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800431e:	4b36      	ldr	r3, [pc, #216]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0302 	and.w	r3, r3, #2
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1f0      	bne.n	800430c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0308 	and.w	r3, r3, #8
 8004332:	2b00      	cmp	r3, #0
 8004334:	d030      	beq.n	8004398 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d016      	beq.n	800436c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800433e:	4b30      	ldr	r3, [pc, #192]	; (8004400 <HAL_RCC_OscConfig+0x2b4>)
 8004340:	2201      	movs	r2, #1
 8004342:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004344:	f7fd f8b6 	bl	80014b4 <HAL_GetTick>
 8004348:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800434a:	e008      	b.n	800435e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800434c:	f7fd f8b2 	bl	80014b4 <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	2b02      	cmp	r3, #2
 8004358:	d901      	bls.n	800435e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e164      	b.n	8004628 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800435e:	4b26      	ldr	r3, [pc, #152]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 8004360:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004362:	f003 0302 	and.w	r3, r3, #2
 8004366:	2b00      	cmp	r3, #0
 8004368:	d0f0      	beq.n	800434c <HAL_RCC_OscConfig+0x200>
 800436a:	e015      	b.n	8004398 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800436c:	4b24      	ldr	r3, [pc, #144]	; (8004400 <HAL_RCC_OscConfig+0x2b4>)
 800436e:	2200      	movs	r2, #0
 8004370:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004372:	f7fd f89f 	bl	80014b4 <HAL_GetTick>
 8004376:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004378:	e008      	b.n	800438c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800437a:	f7fd f89b 	bl	80014b4 <HAL_GetTick>
 800437e:	4602      	mov	r2, r0
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	2b02      	cmp	r3, #2
 8004386:	d901      	bls.n	800438c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e14d      	b.n	8004628 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800438c:	4b1a      	ldr	r3, [pc, #104]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 800438e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004390:	f003 0302 	and.w	r3, r3, #2
 8004394:	2b00      	cmp	r3, #0
 8004396:	d1f0      	bne.n	800437a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0304 	and.w	r3, r3, #4
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f000 80a0 	beq.w	80044e6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043a6:	2300      	movs	r3, #0
 80043a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043aa:	4b13      	ldr	r3, [pc, #76]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 80043ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d10f      	bne.n	80043d6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043b6:	2300      	movs	r3, #0
 80043b8:	60bb      	str	r3, [r7, #8]
 80043ba:	4b0f      	ldr	r3, [pc, #60]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 80043bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043be:	4a0e      	ldr	r2, [pc, #56]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 80043c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043c4:	6413      	str	r3, [r2, #64]	; 0x40
 80043c6:	4b0c      	ldr	r3, [pc, #48]	; (80043f8 <HAL_RCC_OscConfig+0x2ac>)
 80043c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043ce:	60bb      	str	r3, [r7, #8]
 80043d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043d2:	2301      	movs	r3, #1
 80043d4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043d6:	4b0b      	ldr	r3, [pc, #44]	; (8004404 <HAL_RCC_OscConfig+0x2b8>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d121      	bne.n	8004426 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043e2:	4b08      	ldr	r3, [pc, #32]	; (8004404 <HAL_RCC_OscConfig+0x2b8>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a07      	ldr	r2, [pc, #28]	; (8004404 <HAL_RCC_OscConfig+0x2b8>)
 80043e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043ee:	f7fd f861 	bl	80014b4 <HAL_GetTick>
 80043f2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043f4:	e011      	b.n	800441a <HAL_RCC_OscConfig+0x2ce>
 80043f6:	bf00      	nop
 80043f8:	40023800 	.word	0x40023800
 80043fc:	42470000 	.word	0x42470000
 8004400:	42470e80 	.word	0x42470e80
 8004404:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004408:	f7fd f854 	bl	80014b4 <HAL_GetTick>
 800440c:	4602      	mov	r2, r0
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	2b02      	cmp	r3, #2
 8004414:	d901      	bls.n	800441a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004416:	2303      	movs	r3, #3
 8004418:	e106      	b.n	8004628 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800441a:	4b85      	ldr	r3, [pc, #532]	; (8004630 <HAL_RCC_OscConfig+0x4e4>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004422:	2b00      	cmp	r3, #0
 8004424:	d0f0      	beq.n	8004408 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	2b01      	cmp	r3, #1
 800442c:	d106      	bne.n	800443c <HAL_RCC_OscConfig+0x2f0>
 800442e:	4b81      	ldr	r3, [pc, #516]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 8004430:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004432:	4a80      	ldr	r2, [pc, #512]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 8004434:	f043 0301 	orr.w	r3, r3, #1
 8004438:	6713      	str	r3, [r2, #112]	; 0x70
 800443a:	e01c      	b.n	8004476 <HAL_RCC_OscConfig+0x32a>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	2b05      	cmp	r3, #5
 8004442:	d10c      	bne.n	800445e <HAL_RCC_OscConfig+0x312>
 8004444:	4b7b      	ldr	r3, [pc, #492]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 8004446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004448:	4a7a      	ldr	r2, [pc, #488]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 800444a:	f043 0304 	orr.w	r3, r3, #4
 800444e:	6713      	str	r3, [r2, #112]	; 0x70
 8004450:	4b78      	ldr	r3, [pc, #480]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 8004452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004454:	4a77      	ldr	r2, [pc, #476]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 8004456:	f043 0301 	orr.w	r3, r3, #1
 800445a:	6713      	str	r3, [r2, #112]	; 0x70
 800445c:	e00b      	b.n	8004476 <HAL_RCC_OscConfig+0x32a>
 800445e:	4b75      	ldr	r3, [pc, #468]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 8004460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004462:	4a74      	ldr	r2, [pc, #464]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 8004464:	f023 0301 	bic.w	r3, r3, #1
 8004468:	6713      	str	r3, [r2, #112]	; 0x70
 800446a:	4b72      	ldr	r3, [pc, #456]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 800446c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800446e:	4a71      	ldr	r2, [pc, #452]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 8004470:	f023 0304 	bic.w	r3, r3, #4
 8004474:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d015      	beq.n	80044aa <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800447e:	f7fd f819 	bl	80014b4 <HAL_GetTick>
 8004482:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004484:	e00a      	b.n	800449c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004486:	f7fd f815 	bl	80014b4 <HAL_GetTick>
 800448a:	4602      	mov	r2, r0
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	1ad3      	subs	r3, r2, r3
 8004490:	f241 3288 	movw	r2, #5000	; 0x1388
 8004494:	4293      	cmp	r3, r2
 8004496:	d901      	bls.n	800449c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004498:	2303      	movs	r3, #3
 800449a:	e0c5      	b.n	8004628 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800449c:	4b65      	ldr	r3, [pc, #404]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 800449e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d0ee      	beq.n	8004486 <HAL_RCC_OscConfig+0x33a>
 80044a8:	e014      	b.n	80044d4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044aa:	f7fd f803 	bl	80014b4 <HAL_GetTick>
 80044ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044b0:	e00a      	b.n	80044c8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044b2:	f7fc ffff 	bl	80014b4 <HAL_GetTick>
 80044b6:	4602      	mov	r2, r0
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d901      	bls.n	80044c8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80044c4:	2303      	movs	r3, #3
 80044c6:	e0af      	b.n	8004628 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044c8:	4b5a      	ldr	r3, [pc, #360]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 80044ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044cc:	f003 0302 	and.w	r3, r3, #2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d1ee      	bne.n	80044b2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80044d4:	7dfb      	ldrb	r3, [r7, #23]
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d105      	bne.n	80044e6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044da:	4b56      	ldr	r3, [pc, #344]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 80044dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044de:	4a55      	ldr	r2, [pc, #340]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 80044e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044e4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	699b      	ldr	r3, [r3, #24]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	f000 809b 	beq.w	8004626 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80044f0:	4b50      	ldr	r3, [pc, #320]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	f003 030c 	and.w	r3, r3, #12
 80044f8:	2b08      	cmp	r3, #8
 80044fa:	d05c      	beq.n	80045b6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	699b      	ldr	r3, [r3, #24]
 8004500:	2b02      	cmp	r3, #2
 8004502:	d141      	bne.n	8004588 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004504:	4b4c      	ldr	r3, [pc, #304]	; (8004638 <HAL_RCC_OscConfig+0x4ec>)
 8004506:	2200      	movs	r2, #0
 8004508:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800450a:	f7fc ffd3 	bl	80014b4 <HAL_GetTick>
 800450e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004510:	e008      	b.n	8004524 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004512:	f7fc ffcf 	bl	80014b4 <HAL_GetTick>
 8004516:	4602      	mov	r2, r0
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	1ad3      	subs	r3, r2, r3
 800451c:	2b02      	cmp	r3, #2
 800451e:	d901      	bls.n	8004524 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e081      	b.n	8004628 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004524:	4b43      	ldr	r3, [pc, #268]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800452c:	2b00      	cmp	r3, #0
 800452e:	d1f0      	bne.n	8004512 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	69da      	ldr	r2, [r3, #28]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6a1b      	ldr	r3, [r3, #32]
 8004538:	431a      	orrs	r2, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800453e:	019b      	lsls	r3, r3, #6
 8004540:	431a      	orrs	r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004546:	085b      	lsrs	r3, r3, #1
 8004548:	3b01      	subs	r3, #1
 800454a:	041b      	lsls	r3, r3, #16
 800454c:	431a      	orrs	r2, r3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004552:	061b      	lsls	r3, r3, #24
 8004554:	4937      	ldr	r1, [pc, #220]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 8004556:	4313      	orrs	r3, r2
 8004558:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800455a:	4b37      	ldr	r3, [pc, #220]	; (8004638 <HAL_RCC_OscConfig+0x4ec>)
 800455c:	2201      	movs	r2, #1
 800455e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004560:	f7fc ffa8 	bl	80014b4 <HAL_GetTick>
 8004564:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004566:	e008      	b.n	800457a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004568:	f7fc ffa4 	bl	80014b4 <HAL_GetTick>
 800456c:	4602      	mov	r2, r0
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	2b02      	cmp	r3, #2
 8004574:	d901      	bls.n	800457a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e056      	b.n	8004628 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800457a:	4b2e      	ldr	r3, [pc, #184]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004582:	2b00      	cmp	r3, #0
 8004584:	d0f0      	beq.n	8004568 <HAL_RCC_OscConfig+0x41c>
 8004586:	e04e      	b.n	8004626 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004588:	4b2b      	ldr	r3, [pc, #172]	; (8004638 <HAL_RCC_OscConfig+0x4ec>)
 800458a:	2200      	movs	r2, #0
 800458c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800458e:	f7fc ff91 	bl	80014b4 <HAL_GetTick>
 8004592:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004594:	e008      	b.n	80045a8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004596:	f7fc ff8d 	bl	80014b4 <HAL_GetTick>
 800459a:	4602      	mov	r2, r0
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	1ad3      	subs	r3, r2, r3
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d901      	bls.n	80045a8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e03f      	b.n	8004628 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045a8:	4b22      	ldr	r3, [pc, #136]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d1f0      	bne.n	8004596 <HAL_RCC_OscConfig+0x44a>
 80045b4:	e037      	b.n	8004626 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	699b      	ldr	r3, [r3, #24]
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d101      	bne.n	80045c2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e032      	b.n	8004628 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80045c2:	4b1c      	ldr	r3, [pc, #112]	; (8004634 <HAL_RCC_OscConfig+0x4e8>)
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	699b      	ldr	r3, [r3, #24]
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d028      	beq.n	8004622 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045da:	429a      	cmp	r2, r3
 80045dc:	d121      	bne.n	8004622 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d11a      	bne.n	8004622 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045ec:	68fa      	ldr	r2, [r7, #12]
 80045ee:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80045f2:	4013      	ands	r3, r2
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80045f8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d111      	bne.n	8004622 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004608:	085b      	lsrs	r3, r3, #1
 800460a:	3b01      	subs	r3, #1
 800460c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800460e:	429a      	cmp	r2, r3
 8004610:	d107      	bne.n	8004622 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800461c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800461e:	429a      	cmp	r2, r3
 8004620:	d001      	beq.n	8004626 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e000      	b.n	8004628 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004626:	2300      	movs	r3, #0
}
 8004628:	4618      	mov	r0, r3
 800462a:	3718      	adds	r7, #24
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}
 8004630:	40007000 	.word	0x40007000
 8004634:	40023800 	.word	0x40023800
 8004638:	42470060 	.word	0x42470060

0800463c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d101      	bne.n	8004650 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	e0cc      	b.n	80047ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004650:	4b68      	ldr	r3, [pc, #416]	; (80047f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0307 	and.w	r3, r3, #7
 8004658:	683a      	ldr	r2, [r7, #0]
 800465a:	429a      	cmp	r2, r3
 800465c:	d90c      	bls.n	8004678 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800465e:	4b65      	ldr	r3, [pc, #404]	; (80047f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004660:	683a      	ldr	r2, [r7, #0]
 8004662:	b2d2      	uxtb	r2, r2
 8004664:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004666:	4b63      	ldr	r3, [pc, #396]	; (80047f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0307 	and.w	r3, r3, #7
 800466e:	683a      	ldr	r2, [r7, #0]
 8004670:	429a      	cmp	r2, r3
 8004672:	d001      	beq.n	8004678 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	e0b8      	b.n	80047ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0302 	and.w	r3, r3, #2
 8004680:	2b00      	cmp	r3, #0
 8004682:	d020      	beq.n	80046c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0304 	and.w	r3, r3, #4
 800468c:	2b00      	cmp	r3, #0
 800468e:	d005      	beq.n	800469c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004690:	4b59      	ldr	r3, [pc, #356]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	4a58      	ldr	r2, [pc, #352]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004696:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800469a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0308 	and.w	r3, r3, #8
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d005      	beq.n	80046b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046a8:	4b53      	ldr	r3, [pc, #332]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	4a52      	ldr	r2, [pc, #328]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 80046ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80046b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046b4:	4b50      	ldr	r3, [pc, #320]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	494d      	ldr	r1, [pc, #308]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 80046c2:	4313      	orrs	r3, r2
 80046c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 0301 	and.w	r3, r3, #1
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d044      	beq.n	800475c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d107      	bne.n	80046ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046da:	4b47      	ldr	r3, [pc, #284]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d119      	bne.n	800471a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e07f      	b.n	80047ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d003      	beq.n	80046fa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046f6:	2b03      	cmp	r3, #3
 80046f8:	d107      	bne.n	800470a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046fa:	4b3f      	ldr	r3, [pc, #252]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d109      	bne.n	800471a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e06f      	b.n	80047ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800470a:	4b3b      	ldr	r3, [pc, #236]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0302 	and.w	r3, r3, #2
 8004712:	2b00      	cmp	r3, #0
 8004714:	d101      	bne.n	800471a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e067      	b.n	80047ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800471a:	4b37      	ldr	r3, [pc, #220]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	f023 0203 	bic.w	r2, r3, #3
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	4934      	ldr	r1, [pc, #208]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004728:	4313      	orrs	r3, r2
 800472a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800472c:	f7fc fec2 	bl	80014b4 <HAL_GetTick>
 8004730:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004732:	e00a      	b.n	800474a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004734:	f7fc febe 	bl	80014b4 <HAL_GetTick>
 8004738:	4602      	mov	r2, r0
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004742:	4293      	cmp	r3, r2
 8004744:	d901      	bls.n	800474a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	e04f      	b.n	80047ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800474a:	4b2b      	ldr	r3, [pc, #172]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	f003 020c 	and.w	r2, r3, #12
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	429a      	cmp	r2, r3
 800475a:	d1eb      	bne.n	8004734 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800475c:	4b25      	ldr	r3, [pc, #148]	; (80047f4 <HAL_RCC_ClockConfig+0x1b8>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f003 0307 	and.w	r3, r3, #7
 8004764:	683a      	ldr	r2, [r7, #0]
 8004766:	429a      	cmp	r2, r3
 8004768:	d20c      	bcs.n	8004784 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800476a:	4b22      	ldr	r3, [pc, #136]	; (80047f4 <HAL_RCC_ClockConfig+0x1b8>)
 800476c:	683a      	ldr	r2, [r7, #0]
 800476e:	b2d2      	uxtb	r2, r2
 8004770:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004772:	4b20      	ldr	r3, [pc, #128]	; (80047f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0307 	and.w	r3, r3, #7
 800477a:	683a      	ldr	r2, [r7, #0]
 800477c:	429a      	cmp	r2, r3
 800477e:	d001      	beq.n	8004784 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e032      	b.n	80047ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0304 	and.w	r3, r3, #4
 800478c:	2b00      	cmp	r3, #0
 800478e:	d008      	beq.n	80047a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004790:	4b19      	ldr	r3, [pc, #100]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	4916      	ldr	r1, [pc, #88]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 800479e:	4313      	orrs	r3, r2
 80047a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0308 	and.w	r3, r3, #8
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d009      	beq.n	80047c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047ae:	4b12      	ldr	r3, [pc, #72]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	691b      	ldr	r3, [r3, #16]
 80047ba:	00db      	lsls	r3, r3, #3
 80047bc:	490e      	ldr	r1, [pc, #56]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80047c2:	f000 f821 	bl	8004808 <HAL_RCC_GetSysClockFreq>
 80047c6:	4602      	mov	r2, r0
 80047c8:	4b0b      	ldr	r3, [pc, #44]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	091b      	lsrs	r3, r3, #4
 80047ce:	f003 030f 	and.w	r3, r3, #15
 80047d2:	490a      	ldr	r1, [pc, #40]	; (80047fc <HAL_RCC_ClockConfig+0x1c0>)
 80047d4:	5ccb      	ldrb	r3, [r1, r3]
 80047d6:	fa22 f303 	lsr.w	r3, r2, r3
 80047da:	4a09      	ldr	r2, [pc, #36]	; (8004800 <HAL_RCC_ClockConfig+0x1c4>)
 80047dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80047de:	4b09      	ldr	r3, [pc, #36]	; (8004804 <HAL_RCC_ClockConfig+0x1c8>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4618      	mov	r0, r3
 80047e4:	f7fc fe22 	bl	800142c <HAL_InitTick>

  return HAL_OK;
 80047e8:	2300      	movs	r3, #0
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3710      	adds	r7, #16
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	40023c00 	.word	0x40023c00
 80047f8:	40023800 	.word	0x40023800
 80047fc:	08008744 	.word	0x08008744
 8004800:	20000000 	.word	0x20000000
 8004804:	20000008 	.word	0x20000008

08004808 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004808:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800480c:	b084      	sub	sp, #16
 800480e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004810:	2300      	movs	r3, #0
 8004812:	607b      	str	r3, [r7, #4]
 8004814:	2300      	movs	r3, #0
 8004816:	60fb      	str	r3, [r7, #12]
 8004818:	2300      	movs	r3, #0
 800481a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800481c:	2300      	movs	r3, #0
 800481e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004820:	4b67      	ldr	r3, [pc, #412]	; (80049c0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	f003 030c 	and.w	r3, r3, #12
 8004828:	2b08      	cmp	r3, #8
 800482a:	d00d      	beq.n	8004848 <HAL_RCC_GetSysClockFreq+0x40>
 800482c:	2b08      	cmp	r3, #8
 800482e:	f200 80bd 	bhi.w	80049ac <HAL_RCC_GetSysClockFreq+0x1a4>
 8004832:	2b00      	cmp	r3, #0
 8004834:	d002      	beq.n	800483c <HAL_RCC_GetSysClockFreq+0x34>
 8004836:	2b04      	cmp	r3, #4
 8004838:	d003      	beq.n	8004842 <HAL_RCC_GetSysClockFreq+0x3a>
 800483a:	e0b7      	b.n	80049ac <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800483c:	4b61      	ldr	r3, [pc, #388]	; (80049c4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800483e:	60bb      	str	r3, [r7, #8]
       break;
 8004840:	e0b7      	b.n	80049b2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004842:	4b61      	ldr	r3, [pc, #388]	; (80049c8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004844:	60bb      	str	r3, [r7, #8]
      break;
 8004846:	e0b4      	b.n	80049b2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004848:	4b5d      	ldr	r3, [pc, #372]	; (80049c0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004850:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004852:	4b5b      	ldr	r3, [pc, #364]	; (80049c0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d04d      	beq.n	80048fa <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800485e:	4b58      	ldr	r3, [pc, #352]	; (80049c0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	099b      	lsrs	r3, r3, #6
 8004864:	461a      	mov	r2, r3
 8004866:	f04f 0300 	mov.w	r3, #0
 800486a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800486e:	f04f 0100 	mov.w	r1, #0
 8004872:	ea02 0800 	and.w	r8, r2, r0
 8004876:	ea03 0901 	and.w	r9, r3, r1
 800487a:	4640      	mov	r0, r8
 800487c:	4649      	mov	r1, r9
 800487e:	f04f 0200 	mov.w	r2, #0
 8004882:	f04f 0300 	mov.w	r3, #0
 8004886:	014b      	lsls	r3, r1, #5
 8004888:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800488c:	0142      	lsls	r2, r0, #5
 800488e:	4610      	mov	r0, r2
 8004890:	4619      	mov	r1, r3
 8004892:	ebb0 0008 	subs.w	r0, r0, r8
 8004896:	eb61 0109 	sbc.w	r1, r1, r9
 800489a:	f04f 0200 	mov.w	r2, #0
 800489e:	f04f 0300 	mov.w	r3, #0
 80048a2:	018b      	lsls	r3, r1, #6
 80048a4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80048a8:	0182      	lsls	r2, r0, #6
 80048aa:	1a12      	subs	r2, r2, r0
 80048ac:	eb63 0301 	sbc.w	r3, r3, r1
 80048b0:	f04f 0000 	mov.w	r0, #0
 80048b4:	f04f 0100 	mov.w	r1, #0
 80048b8:	00d9      	lsls	r1, r3, #3
 80048ba:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80048be:	00d0      	lsls	r0, r2, #3
 80048c0:	4602      	mov	r2, r0
 80048c2:	460b      	mov	r3, r1
 80048c4:	eb12 0208 	adds.w	r2, r2, r8
 80048c8:	eb43 0309 	adc.w	r3, r3, r9
 80048cc:	f04f 0000 	mov.w	r0, #0
 80048d0:	f04f 0100 	mov.w	r1, #0
 80048d4:	0259      	lsls	r1, r3, #9
 80048d6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80048da:	0250      	lsls	r0, r2, #9
 80048dc:	4602      	mov	r2, r0
 80048de:	460b      	mov	r3, r1
 80048e0:	4610      	mov	r0, r2
 80048e2:	4619      	mov	r1, r3
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	461a      	mov	r2, r3
 80048e8:	f04f 0300 	mov.w	r3, #0
 80048ec:	f7fb fc6c 	bl	80001c8 <__aeabi_uldivmod>
 80048f0:	4602      	mov	r2, r0
 80048f2:	460b      	mov	r3, r1
 80048f4:	4613      	mov	r3, r2
 80048f6:	60fb      	str	r3, [r7, #12]
 80048f8:	e04a      	b.n	8004990 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048fa:	4b31      	ldr	r3, [pc, #196]	; (80049c0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	099b      	lsrs	r3, r3, #6
 8004900:	461a      	mov	r2, r3
 8004902:	f04f 0300 	mov.w	r3, #0
 8004906:	f240 10ff 	movw	r0, #511	; 0x1ff
 800490a:	f04f 0100 	mov.w	r1, #0
 800490e:	ea02 0400 	and.w	r4, r2, r0
 8004912:	ea03 0501 	and.w	r5, r3, r1
 8004916:	4620      	mov	r0, r4
 8004918:	4629      	mov	r1, r5
 800491a:	f04f 0200 	mov.w	r2, #0
 800491e:	f04f 0300 	mov.w	r3, #0
 8004922:	014b      	lsls	r3, r1, #5
 8004924:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004928:	0142      	lsls	r2, r0, #5
 800492a:	4610      	mov	r0, r2
 800492c:	4619      	mov	r1, r3
 800492e:	1b00      	subs	r0, r0, r4
 8004930:	eb61 0105 	sbc.w	r1, r1, r5
 8004934:	f04f 0200 	mov.w	r2, #0
 8004938:	f04f 0300 	mov.w	r3, #0
 800493c:	018b      	lsls	r3, r1, #6
 800493e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004942:	0182      	lsls	r2, r0, #6
 8004944:	1a12      	subs	r2, r2, r0
 8004946:	eb63 0301 	sbc.w	r3, r3, r1
 800494a:	f04f 0000 	mov.w	r0, #0
 800494e:	f04f 0100 	mov.w	r1, #0
 8004952:	00d9      	lsls	r1, r3, #3
 8004954:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004958:	00d0      	lsls	r0, r2, #3
 800495a:	4602      	mov	r2, r0
 800495c:	460b      	mov	r3, r1
 800495e:	1912      	adds	r2, r2, r4
 8004960:	eb45 0303 	adc.w	r3, r5, r3
 8004964:	f04f 0000 	mov.w	r0, #0
 8004968:	f04f 0100 	mov.w	r1, #0
 800496c:	0299      	lsls	r1, r3, #10
 800496e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004972:	0290      	lsls	r0, r2, #10
 8004974:	4602      	mov	r2, r0
 8004976:	460b      	mov	r3, r1
 8004978:	4610      	mov	r0, r2
 800497a:	4619      	mov	r1, r3
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	461a      	mov	r2, r3
 8004980:	f04f 0300 	mov.w	r3, #0
 8004984:	f7fb fc20 	bl	80001c8 <__aeabi_uldivmod>
 8004988:	4602      	mov	r2, r0
 800498a:	460b      	mov	r3, r1
 800498c:	4613      	mov	r3, r2
 800498e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004990:	4b0b      	ldr	r3, [pc, #44]	; (80049c0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	0c1b      	lsrs	r3, r3, #16
 8004996:	f003 0303 	and.w	r3, r3, #3
 800499a:	3301      	adds	r3, #1
 800499c:	005b      	lsls	r3, r3, #1
 800499e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80049a0:	68fa      	ldr	r2, [r7, #12]
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049a8:	60bb      	str	r3, [r7, #8]
      break;
 80049aa:	e002      	b.n	80049b2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80049ac:	4b05      	ldr	r3, [pc, #20]	; (80049c4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80049ae:	60bb      	str	r3, [r7, #8]
      break;
 80049b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049b2:	68bb      	ldr	r3, [r7, #8]
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3710      	adds	r7, #16
 80049b8:	46bd      	mov	sp, r7
 80049ba:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80049be:	bf00      	nop
 80049c0:	40023800 	.word	0x40023800
 80049c4:	00f42400 	.word	0x00f42400
 80049c8:	007a1200 	.word	0x007a1200

080049cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049cc:	b480      	push	{r7}
 80049ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049d0:	4b03      	ldr	r3, [pc, #12]	; (80049e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80049d2:	681b      	ldr	r3, [r3, #0]
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr
 80049de:	bf00      	nop
 80049e0:	20000000 	.word	0x20000000

080049e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80049e8:	f7ff fff0 	bl	80049cc <HAL_RCC_GetHCLKFreq>
 80049ec:	4602      	mov	r2, r0
 80049ee:	4b05      	ldr	r3, [pc, #20]	; (8004a04 <HAL_RCC_GetPCLK1Freq+0x20>)
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	0a9b      	lsrs	r3, r3, #10
 80049f4:	f003 0307 	and.w	r3, r3, #7
 80049f8:	4903      	ldr	r1, [pc, #12]	; (8004a08 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049fa:	5ccb      	ldrb	r3, [r1, r3]
 80049fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	40023800 	.word	0x40023800
 8004a08:	08008754 	.word	0x08008754

08004a0c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b086      	sub	sp, #24
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004a14:	2300      	movs	r3, #0
 8004a16:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 0301 	and.w	r3, r3, #1
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d105      	bne.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d035      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004a34:	4b62      	ldr	r3, [pc, #392]	; (8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004a36:	2200      	movs	r2, #0
 8004a38:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a3a:	f7fc fd3b 	bl	80014b4 <HAL_GetTick>
 8004a3e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004a40:	e008      	b.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004a42:	f7fc fd37 	bl	80014b4 <HAL_GetTick>
 8004a46:	4602      	mov	r2, r0
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	1ad3      	subs	r3, r2, r3
 8004a4c:	2b02      	cmp	r3, #2
 8004a4e:	d901      	bls.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a50:	2303      	movs	r3, #3
 8004a52:	e0b0      	b.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004a54:	4b5b      	ldr	r3, [pc, #364]	; (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d1f0      	bne.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	019a      	lsls	r2, r3, #6
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	071b      	lsls	r3, r3, #28
 8004a6c:	4955      	ldr	r1, [pc, #340]	; (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004a74:	4b52      	ldr	r3, [pc, #328]	; (8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004a76:	2201      	movs	r2, #1
 8004a78:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a7a:	f7fc fd1b 	bl	80014b4 <HAL_GetTick>
 8004a7e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004a80:	e008      	b.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004a82:	f7fc fd17 	bl	80014b4 <HAL_GetTick>
 8004a86:	4602      	mov	r2, r0
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	2b02      	cmp	r3, #2
 8004a8e:	d901      	bls.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a90:	2303      	movs	r3, #3
 8004a92:	e090      	b.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004a94:	4b4b      	ldr	r3, [pc, #300]	; (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d0f0      	beq.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 0302 	and.w	r3, r3, #2
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	f000 8083 	beq.w	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004aae:	2300      	movs	r3, #0
 8004ab0:	60fb      	str	r3, [r7, #12]
 8004ab2:	4b44      	ldr	r3, [pc, #272]	; (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab6:	4a43      	ldr	r2, [pc, #268]	; (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004abc:	6413      	str	r3, [r2, #64]	; 0x40
 8004abe:	4b41      	ldr	r3, [pc, #260]	; (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ac6:	60fb      	str	r3, [r7, #12]
 8004ac8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004aca:	4b3f      	ldr	r3, [pc, #252]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a3e      	ldr	r2, [pc, #248]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004ad0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ad4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004ad6:	f7fc fced 	bl	80014b4 <HAL_GetTick>
 8004ada:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004adc:	e008      	b.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004ade:	f7fc fce9 	bl	80014b4 <HAL_GetTick>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	1ad3      	subs	r3, r2, r3
 8004ae8:	2b02      	cmp	r3, #2
 8004aea:	d901      	bls.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	e062      	b.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004af0:	4b35      	ldr	r3, [pc, #212]	; (8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d0f0      	beq.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004afc:	4b31      	ldr	r3, [pc, #196]	; (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004afe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b04:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d02f      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	68db      	ldr	r3, [r3, #12]
 8004b10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b14:	693a      	ldr	r2, [r7, #16]
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d028      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b1a:	4b2a      	ldr	r3, [pc, #168]	; (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b22:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b24:	4b29      	ldr	r3, [pc, #164]	; (8004bcc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004b26:	2201      	movs	r2, #1
 8004b28:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004b2a:	4b28      	ldr	r3, [pc, #160]	; (8004bcc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004b30:	4a24      	ldr	r2, [pc, #144]	; (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004b36:	4b23      	ldr	r3, [pc, #140]	; (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	2b01      	cmp	r3, #1
 8004b40:	d114      	bne.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004b42:	f7fc fcb7 	bl	80014b4 <HAL_GetTick>
 8004b46:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b48:	e00a      	b.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b4a:	f7fc fcb3 	bl	80014b4 <HAL_GetTick>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d901      	bls.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e02a      	b.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b60:	4b18      	ldr	r3, [pc, #96]	; (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b64:	f003 0302 	and.w	r3, r3, #2
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d0ee      	beq.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	68db      	ldr	r3, [r3, #12]
 8004b70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b74:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b78:	d10d      	bne.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004b7a:	4b12      	ldr	r3, [pc, #72]	; (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	68db      	ldr	r3, [r3, #12]
 8004b86:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004b8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b8e:	490d      	ldr	r1, [pc, #52]	; (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b90:	4313      	orrs	r3, r2
 8004b92:	608b      	str	r3, [r1, #8]
 8004b94:	e005      	b.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004b96:	4b0b      	ldr	r3, [pc, #44]	; (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	4a0a      	ldr	r2, [pc, #40]	; (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b9c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004ba0:	6093      	str	r3, [r2, #8]
 8004ba2:	4b08      	ldr	r3, [pc, #32]	; (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ba4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bae:	4905      	ldr	r1, [pc, #20]	; (8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3718      	adds	r7, #24
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	42470068 	.word	0x42470068
 8004bc4:	40023800 	.word	0x40023800
 8004bc8:	40007000 	.word	0x40007000
 8004bcc:	42470e40 	.word	0x42470e40

08004bd0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b087      	sub	sp, #28
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004be0:	2300      	movs	r3, #0
 8004be2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004be4:	2300      	movs	r3, #0
 8004be6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d13e      	bne.n	8004c6c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004bee:	4b23      	ldr	r3, [pc, #140]	; (8004c7c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004bf6:	60fb      	str	r3, [r7, #12]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d005      	beq.n	8004c0a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d12f      	bne.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004c04:	4b1e      	ldr	r3, [pc, #120]	; (8004c80 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004c06:	617b      	str	r3, [r7, #20]
          break;
 8004c08:	e02f      	b.n	8004c6a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004c0a:	4b1c      	ldr	r3, [pc, #112]	; (8004c7c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c12:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c16:	d108      	bne.n	8004c2a <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004c18:	4b18      	ldr	r3, [pc, #96]	; (8004c7c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c20:	4a18      	ldr	r2, [pc, #96]	; (8004c84 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c26:	613b      	str	r3, [r7, #16]
 8004c28:	e007      	b.n	8004c3a <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004c2a:	4b14      	ldr	r3, [pc, #80]	; (8004c7c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c32:	4a15      	ldr	r2, [pc, #84]	; (8004c88 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004c34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c38:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004c3a:	4b10      	ldr	r3, [pc, #64]	; (8004c7c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004c3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c40:	099b      	lsrs	r3, r3, #6
 8004c42:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	fb02 f303 	mul.w	r3, r2, r3
 8004c4c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004c4e:	4b0b      	ldr	r3, [pc, #44]	; (8004c7c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004c50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c54:	0f1b      	lsrs	r3, r3, #28
 8004c56:	f003 0307 	and.w	r3, r3, #7
 8004c5a:	68ba      	ldr	r2, [r7, #8]
 8004c5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c60:	617b      	str	r3, [r7, #20]
          break;
 8004c62:	e002      	b.n	8004c6a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004c64:	2300      	movs	r3, #0
 8004c66:	617b      	str	r3, [r7, #20]
          break;
 8004c68:	bf00      	nop
        }
      }
      break;
 8004c6a:	bf00      	nop
    }
  }
  return frequency;
 8004c6c:	697b      	ldr	r3, [r7, #20]
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	371c      	adds	r7, #28
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr
 8004c7a:	bf00      	nop
 8004c7c:	40023800 	.word	0x40023800
 8004c80:	00bb8000 	.word	0x00bb8000
 8004c84:	007a1200 	.word	0x007a1200
 8004c88:	00f42400 	.word	0x00f42400

08004c8c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b082      	sub	sp, #8
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d101      	bne.n	8004c9e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e07b      	b.n	8004d96 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d108      	bne.n	8004cb8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004cae:	d009      	beq.n	8004cc4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	61da      	str	r2, [r3, #28]
 8004cb6:	e005      	b.n	8004cc4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d106      	bne.n	8004ce4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f7fb ff72 	bl	8000bc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2202      	movs	r2, #2
 8004ce8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cfa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004d0c:	431a      	orrs	r2, r3
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d16:	431a      	orrs	r2, r3
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	691b      	ldr	r3, [r3, #16]
 8004d1c:	f003 0302 	and.w	r3, r3, #2
 8004d20:	431a      	orrs	r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	f003 0301 	and.w	r3, r3, #1
 8004d2a:	431a      	orrs	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d34:	431a      	orrs	r2, r3
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	69db      	ldr	r3, [r3, #28]
 8004d3a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004d3e:	431a      	orrs	r2, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6a1b      	ldr	r3, [r3, #32]
 8004d44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d48:	ea42 0103 	orr.w	r1, r2, r3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d50:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	430a      	orrs	r2, r1
 8004d5a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	699b      	ldr	r3, [r3, #24]
 8004d60:	0c1b      	lsrs	r3, r3, #16
 8004d62:	f003 0104 	and.w	r1, r3, #4
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6a:	f003 0210 	and.w	r2, r3, #16
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	430a      	orrs	r2, r1
 8004d74:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	69da      	ldr	r2, [r3, #28]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d84:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004d94:	2300      	movs	r3, #0
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3708      	adds	r7, #8
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}

08004d9e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d9e:	b580      	push	{r7, lr}
 8004da0:	b088      	sub	sp, #32
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	60f8      	str	r0, [r7, #12]
 8004da6:	60b9      	str	r1, [r7, #8]
 8004da8:	603b      	str	r3, [r7, #0]
 8004daa:	4613      	mov	r3, r2
 8004dac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004dae:	2300      	movs	r3, #0
 8004db0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d101      	bne.n	8004dc0 <HAL_SPI_Transmit+0x22>
 8004dbc:	2302      	movs	r3, #2
 8004dbe:	e126      	b.n	800500e <HAL_SPI_Transmit+0x270>
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dc8:	f7fc fb74 	bl	80014b4 <HAL_GetTick>
 8004dcc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004dce:	88fb      	ldrh	r3, [r7, #6]
 8004dd0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d002      	beq.n	8004de4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004dde:	2302      	movs	r3, #2
 8004de0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004de2:	e10b      	b.n	8004ffc <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d002      	beq.n	8004df0 <HAL_SPI_Transmit+0x52>
 8004dea:	88fb      	ldrh	r3, [r7, #6]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d102      	bne.n	8004df6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004df4:	e102      	b.n	8004ffc <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2203      	movs	r2, #3
 8004dfa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2200      	movs	r2, #0
 8004e02:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	68ba      	ldr	r2, [r7, #8]
 8004e08:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	88fa      	ldrh	r2, [r7, #6]
 8004e0e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	88fa      	ldrh	r2, [r7, #6]
 8004e14:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2200      	movs	r2, #0
 8004e26:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2200      	movs	r2, #0
 8004e32:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e3c:	d10f      	bne.n	8004e5e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e4c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e5c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e68:	2b40      	cmp	r3, #64	; 0x40
 8004e6a:	d007      	beq.n	8004e7c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e7a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	68db      	ldr	r3, [r3, #12]
 8004e80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e84:	d14b      	bne.n	8004f1e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d002      	beq.n	8004e94 <HAL_SPI_Transmit+0xf6>
 8004e8e:	8afb      	ldrh	r3, [r7, #22]
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d13e      	bne.n	8004f12 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e98:	881a      	ldrh	r2, [r3, #0]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ea4:	1c9a      	adds	r2, r3, #2
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004eae:	b29b      	uxth	r3, r3
 8004eb0:	3b01      	subs	r3, #1
 8004eb2:	b29a      	uxth	r2, r3
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004eb8:	e02b      	b.n	8004f12 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	f003 0302 	and.w	r3, r3, #2
 8004ec4:	2b02      	cmp	r3, #2
 8004ec6:	d112      	bne.n	8004eee <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ecc:	881a      	ldrh	r2, [r3, #0]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed8:	1c9a      	adds	r2, r3, #2
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ee2:	b29b      	uxth	r3, r3
 8004ee4:	3b01      	subs	r3, #1
 8004ee6:	b29a      	uxth	r2, r3
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	86da      	strh	r2, [r3, #54]	; 0x36
 8004eec:	e011      	b.n	8004f12 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004eee:	f7fc fae1 	bl	80014b4 <HAL_GetTick>
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	69bb      	ldr	r3, [r7, #24]
 8004ef6:	1ad3      	subs	r3, r2, r3
 8004ef8:	683a      	ldr	r2, [r7, #0]
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d803      	bhi.n	8004f06 <HAL_SPI_Transmit+0x168>
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f04:	d102      	bne.n	8004f0c <HAL_SPI_Transmit+0x16e>
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d102      	bne.n	8004f12 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004f0c:	2303      	movs	r3, #3
 8004f0e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004f10:	e074      	b.n	8004ffc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d1ce      	bne.n	8004eba <HAL_SPI_Transmit+0x11c>
 8004f1c:	e04c      	b.n	8004fb8 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d002      	beq.n	8004f2c <HAL_SPI_Transmit+0x18e>
 8004f26:	8afb      	ldrh	r3, [r7, #22]
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d140      	bne.n	8004fae <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	330c      	adds	r3, #12
 8004f36:	7812      	ldrb	r2, [r2, #0]
 8004f38:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f3e:	1c5a      	adds	r2, r3, #1
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	3b01      	subs	r3, #1
 8004f4c:	b29a      	uxth	r2, r3
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004f52:	e02c      	b.n	8004fae <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	f003 0302 	and.w	r3, r3, #2
 8004f5e:	2b02      	cmp	r3, #2
 8004f60:	d113      	bne.n	8004f8a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	330c      	adds	r3, #12
 8004f6c:	7812      	ldrb	r2, [r2, #0]
 8004f6e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f74:	1c5a      	adds	r2, r3, #1
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	3b01      	subs	r3, #1
 8004f82:	b29a      	uxth	r2, r3
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	86da      	strh	r2, [r3, #54]	; 0x36
 8004f88:	e011      	b.n	8004fae <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f8a:	f7fc fa93 	bl	80014b4 <HAL_GetTick>
 8004f8e:	4602      	mov	r2, r0
 8004f90:	69bb      	ldr	r3, [r7, #24]
 8004f92:	1ad3      	subs	r3, r2, r3
 8004f94:	683a      	ldr	r2, [r7, #0]
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d803      	bhi.n	8004fa2 <HAL_SPI_Transmit+0x204>
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004fa0:	d102      	bne.n	8004fa8 <HAL_SPI_Transmit+0x20a>
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d102      	bne.n	8004fae <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004fac:	e026      	b.n	8004ffc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d1cd      	bne.n	8004f54 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004fb8:	69ba      	ldr	r2, [r7, #24]
 8004fba:	6839      	ldr	r1, [r7, #0]
 8004fbc:	68f8      	ldr	r0, [r7, #12]
 8004fbe:	f000 f8b3 	bl	8005128 <SPI_EndRxTxTransaction>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d002      	beq.n	8004fce <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2220      	movs	r2, #32
 8004fcc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d10a      	bne.n	8004fec <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	613b      	str	r3, [r7, #16]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	613b      	str	r3, [r7, #16]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	613b      	str	r3, [r7, #16]
 8004fea:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d002      	beq.n	8004ffa <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	77fb      	strb	r3, [r7, #31]
 8004ff8:	e000      	b.n	8004ffc <HAL_SPI_Transmit+0x25e>
  }

error:
 8004ffa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2200      	movs	r2, #0
 8005008:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800500c:	7ffb      	ldrb	r3, [r7, #31]
}
 800500e:	4618      	mov	r0, r3
 8005010:	3720      	adds	r7, #32
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}
	...

08005018 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b088      	sub	sp, #32
 800501c:	af00      	add	r7, sp, #0
 800501e:	60f8      	str	r0, [r7, #12]
 8005020:	60b9      	str	r1, [r7, #8]
 8005022:	603b      	str	r3, [r7, #0]
 8005024:	4613      	mov	r3, r2
 8005026:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005028:	f7fc fa44 	bl	80014b4 <HAL_GetTick>
 800502c:	4602      	mov	r2, r0
 800502e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005030:	1a9b      	subs	r3, r3, r2
 8005032:	683a      	ldr	r2, [r7, #0]
 8005034:	4413      	add	r3, r2
 8005036:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005038:	f7fc fa3c 	bl	80014b4 <HAL_GetTick>
 800503c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800503e:	4b39      	ldr	r3, [pc, #228]	; (8005124 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	015b      	lsls	r3, r3, #5
 8005044:	0d1b      	lsrs	r3, r3, #20
 8005046:	69fa      	ldr	r2, [r7, #28]
 8005048:	fb02 f303 	mul.w	r3, r2, r3
 800504c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800504e:	e054      	b.n	80050fa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005056:	d050      	beq.n	80050fa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005058:	f7fc fa2c 	bl	80014b4 <HAL_GetTick>
 800505c:	4602      	mov	r2, r0
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	69fa      	ldr	r2, [r7, #28]
 8005064:	429a      	cmp	r2, r3
 8005066:	d902      	bls.n	800506e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005068:	69fb      	ldr	r3, [r7, #28]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d13d      	bne.n	80050ea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	685a      	ldr	r2, [r3, #4]
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800507c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005086:	d111      	bne.n	80050ac <SPI_WaitFlagStateUntilTimeout+0x94>
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005090:	d004      	beq.n	800509c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800509a:	d107      	bne.n	80050ac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050aa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050b4:	d10f      	bne.n	80050d6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80050c4:	601a      	str	r2, [r3, #0]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80050d4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2201      	movs	r2, #1
 80050da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e017      	b.n	800511a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d101      	bne.n	80050f4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80050f0:	2300      	movs	r3, #0
 80050f2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	3b01      	subs	r3, #1
 80050f8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	689a      	ldr	r2, [r3, #8]
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	4013      	ands	r3, r2
 8005104:	68ba      	ldr	r2, [r7, #8]
 8005106:	429a      	cmp	r2, r3
 8005108:	bf0c      	ite	eq
 800510a:	2301      	moveq	r3, #1
 800510c:	2300      	movne	r3, #0
 800510e:	b2db      	uxtb	r3, r3
 8005110:	461a      	mov	r2, r3
 8005112:	79fb      	ldrb	r3, [r7, #7]
 8005114:	429a      	cmp	r2, r3
 8005116:	d19b      	bne.n	8005050 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3720      	adds	r7, #32
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	20000000 	.word	0x20000000

08005128 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b088      	sub	sp, #32
 800512c:	af02      	add	r7, sp, #8
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005134:	4b1b      	ldr	r3, [pc, #108]	; (80051a4 <SPI_EndRxTxTransaction+0x7c>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a1b      	ldr	r2, [pc, #108]	; (80051a8 <SPI_EndRxTxTransaction+0x80>)
 800513a:	fba2 2303 	umull	r2, r3, r2, r3
 800513e:	0d5b      	lsrs	r3, r3, #21
 8005140:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005144:	fb02 f303 	mul.w	r3, r2, r3
 8005148:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005152:	d112      	bne.n	800517a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	9300      	str	r3, [sp, #0]
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	2200      	movs	r2, #0
 800515c:	2180      	movs	r1, #128	; 0x80
 800515e:	68f8      	ldr	r0, [r7, #12]
 8005160:	f7ff ff5a 	bl	8005018 <SPI_WaitFlagStateUntilTimeout>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d016      	beq.n	8005198 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800516e:	f043 0220 	orr.w	r2, r3, #32
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005176:	2303      	movs	r3, #3
 8005178:	e00f      	b.n	800519a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d00a      	beq.n	8005196 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	3b01      	subs	r3, #1
 8005184:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005190:	2b80      	cmp	r3, #128	; 0x80
 8005192:	d0f2      	beq.n	800517a <SPI_EndRxTxTransaction+0x52>
 8005194:	e000      	b.n	8005198 <SPI_EndRxTxTransaction+0x70>
        break;
 8005196:	bf00      	nop
  }

  return HAL_OK;
 8005198:	2300      	movs	r3, #0
}
 800519a:	4618      	mov	r0, r3
 800519c:	3718      	adds	r7, #24
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
 80051a2:	bf00      	nop
 80051a4:	20000000 	.word	0x20000000
 80051a8:	165e9f81 	.word	0x165e9f81

080051ac <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80051ac:	b084      	sub	sp, #16
 80051ae:	b580      	push	{r7, lr}
 80051b0:	b084      	sub	sp, #16
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	6078      	str	r0, [r7, #4]
 80051b6:	f107 001c 	add.w	r0, r7, #28
 80051ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80051be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d122      	bne.n	800520a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80051d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80051ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d105      	bne.n	80051fe <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 f9a0 	bl	8005544 <USB_CoreReset>
 8005204:	4603      	mov	r3, r0
 8005206:	73fb      	strb	r3, [r7, #15]
 8005208:	e01a      	b.n	8005240 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f000 f994 	bl	8005544 <USB_CoreReset>
 800521c:	4603      	mov	r3, r0
 800521e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005220:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005222:	2b00      	cmp	r3, #0
 8005224:	d106      	bne.n	8005234 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800522a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	639a      	str	r2, [r3, #56]	; 0x38
 8005232:	e005      	b.n	8005240 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005238:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005242:	2b01      	cmp	r3, #1
 8005244:	d10b      	bne.n	800525e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f043 0206 	orr.w	r2, r3, #6
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	f043 0220 	orr.w	r2, r3, #32
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800525e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005260:	4618      	mov	r0, r3
 8005262:	3710      	adds	r7, #16
 8005264:	46bd      	mov	sp, r7
 8005266:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800526a:	b004      	add	sp, #16
 800526c:	4770      	bx	lr

0800526e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800526e:	b480      	push	{r7}
 8005270:	b083      	sub	sp, #12
 8005272:	af00      	add	r7, sp, #0
 8005274:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f043 0201 	orr.w	r2, r3, #1
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005282:	2300      	movs	r3, #0
}
 8005284:	4618      	mov	r0, r3
 8005286:	370c      	adds	r7, #12
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr

08005290 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005290:	b480      	push	{r7}
 8005292:	b083      	sub	sp, #12
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	f023 0201 	bic.w	r2, r3, #1
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80052a4:	2300      	movs	r3, #0
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	370c      	adds	r7, #12
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr

080052b2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80052b2:	b580      	push	{r7, lr}
 80052b4:	b084      	sub	sp, #16
 80052b6:	af00      	add	r7, sp, #0
 80052b8:	6078      	str	r0, [r7, #4]
 80052ba:	460b      	mov	r3, r1
 80052bc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80052be:	2300      	movs	r3, #0
 80052c0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	68db      	ldr	r3, [r3, #12]
 80052c6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80052ce:	78fb      	ldrb	r3, [r7, #3]
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d115      	bne.n	8005300 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80052e0:	2001      	movs	r0, #1
 80052e2:	f7fc f8f3 	bl	80014cc <HAL_Delay>
      ms++;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	3301      	adds	r3, #1
 80052ea:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	f000 f91a 	bl	8005526 <USB_GetMode>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d01e      	beq.n	8005336 <USB_SetCurrentMode+0x84>
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2b31      	cmp	r3, #49	; 0x31
 80052fc:	d9f0      	bls.n	80052e0 <USB_SetCurrentMode+0x2e>
 80052fe:	e01a      	b.n	8005336 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005300:	78fb      	ldrb	r3, [r7, #3]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d115      	bne.n	8005332 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005312:	2001      	movs	r0, #1
 8005314:	f7fc f8da 	bl	80014cc <HAL_Delay>
      ms++;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	3301      	adds	r3, #1
 800531c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f000 f901 	bl	8005526 <USB_GetMode>
 8005324:	4603      	mov	r3, r0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d005      	beq.n	8005336 <USB_SetCurrentMode+0x84>
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2b31      	cmp	r3, #49	; 0x31
 800532e:	d9f0      	bls.n	8005312 <USB_SetCurrentMode+0x60>
 8005330:	e001      	b.n	8005336 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e005      	b.n	8005342 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2b32      	cmp	r3, #50	; 0x32
 800533a:	d101      	bne.n	8005340 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	e000      	b.n	8005342 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005340:	2300      	movs	r3, #0
}
 8005342:	4618      	mov	r0, r3
 8005344:	3710      	adds	r7, #16
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
	...

0800534c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800534c:	b480      	push	{r7}
 800534e:	b085      	sub	sp, #20
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005356:	2300      	movs	r3, #0
 8005358:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	019b      	lsls	r3, r3, #6
 800535e:	f043 0220 	orr.w	r2, r3, #32
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	3301      	adds	r3, #1
 800536a:	60fb      	str	r3, [r7, #12]
 800536c:	4a08      	ldr	r2, [pc, #32]	; (8005390 <USB_FlushTxFifo+0x44>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d901      	bls.n	8005376 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8005372:	2303      	movs	r3, #3
 8005374:	e006      	b.n	8005384 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	691b      	ldr	r3, [r3, #16]
 800537a:	f003 0320 	and.w	r3, r3, #32
 800537e:	2b20      	cmp	r3, #32
 8005380:	d0f1      	beq.n	8005366 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005382:	2300      	movs	r3, #0
}
 8005384:	4618      	mov	r0, r3
 8005386:	3714      	adds	r7, #20
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr
 8005390:	00030d40 	.word	0x00030d40

08005394 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005394:	b480      	push	{r7}
 8005396:	b085      	sub	sp, #20
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800539c:	2300      	movs	r3, #0
 800539e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2210      	movs	r2, #16
 80053a4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	3301      	adds	r3, #1
 80053aa:	60fb      	str	r3, [r7, #12]
 80053ac:	4a08      	ldr	r2, [pc, #32]	; (80053d0 <USB_FlushRxFifo+0x3c>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d901      	bls.n	80053b6 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	e006      	b.n	80053c4 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	691b      	ldr	r3, [r3, #16]
 80053ba:	f003 0310 	and.w	r3, r3, #16
 80053be:	2b10      	cmp	r3, #16
 80053c0:	d0f1      	beq.n	80053a6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80053c2:	2300      	movs	r3, #0
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	3714      	adds	r7, #20
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr
 80053d0:	00030d40 	.word	0x00030d40

080053d4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b089      	sub	sp, #36	; 0x24
 80053d8:	af00      	add	r7, sp, #0
 80053da:	60f8      	str	r0, [r7, #12]
 80053dc:	60b9      	str	r1, [r7, #8]
 80053de:	4611      	mov	r1, r2
 80053e0:	461a      	mov	r2, r3
 80053e2:	460b      	mov	r3, r1
 80053e4:	71fb      	strb	r3, [r7, #7]
 80053e6:	4613      	mov	r3, r2
 80053e8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80053f2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d123      	bne.n	8005442 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80053fa:	88bb      	ldrh	r3, [r7, #4]
 80053fc:	3303      	adds	r3, #3
 80053fe:	089b      	lsrs	r3, r3, #2
 8005400:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005402:	2300      	movs	r3, #0
 8005404:	61bb      	str	r3, [r7, #24]
 8005406:	e018      	b.n	800543a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005408:	79fb      	ldrb	r3, [r7, #7]
 800540a:	031a      	lsls	r2, r3, #12
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	4413      	add	r3, r2
 8005410:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005414:	461a      	mov	r2, r3
 8005416:	69fb      	ldr	r3, [r7, #28]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800541c:	69fb      	ldr	r3, [r7, #28]
 800541e:	3301      	adds	r3, #1
 8005420:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005422:	69fb      	ldr	r3, [r7, #28]
 8005424:	3301      	adds	r3, #1
 8005426:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005428:	69fb      	ldr	r3, [r7, #28]
 800542a:	3301      	adds	r3, #1
 800542c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	3301      	adds	r3, #1
 8005432:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005434:	69bb      	ldr	r3, [r7, #24]
 8005436:	3301      	adds	r3, #1
 8005438:	61bb      	str	r3, [r7, #24]
 800543a:	69ba      	ldr	r2, [r7, #24]
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	429a      	cmp	r2, r3
 8005440:	d3e2      	bcc.n	8005408 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005442:	2300      	movs	r3, #0
}
 8005444:	4618      	mov	r0, r3
 8005446:	3724      	adds	r7, #36	; 0x24
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr

08005450 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005450:	b480      	push	{r7}
 8005452:	b08b      	sub	sp, #44	; 0x2c
 8005454:	af00      	add	r7, sp, #0
 8005456:	60f8      	str	r0, [r7, #12]
 8005458:	60b9      	str	r1, [r7, #8]
 800545a:	4613      	mov	r3, r2
 800545c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005466:	88fb      	ldrh	r3, [r7, #6]
 8005468:	089b      	lsrs	r3, r3, #2
 800546a:	b29b      	uxth	r3, r3
 800546c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800546e:	88fb      	ldrh	r3, [r7, #6]
 8005470:	f003 0303 	and.w	r3, r3, #3
 8005474:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005476:	2300      	movs	r3, #0
 8005478:	623b      	str	r3, [r7, #32]
 800547a:	e014      	b.n	80054a6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005486:	601a      	str	r2, [r3, #0]
    pDest++;
 8005488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800548a:	3301      	adds	r3, #1
 800548c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800548e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005490:	3301      	adds	r3, #1
 8005492:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005496:	3301      	adds	r3, #1
 8005498:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800549a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800549c:	3301      	adds	r3, #1
 800549e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80054a0:	6a3b      	ldr	r3, [r7, #32]
 80054a2:	3301      	adds	r3, #1
 80054a4:	623b      	str	r3, [r7, #32]
 80054a6:	6a3a      	ldr	r2, [r7, #32]
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d3e6      	bcc.n	800547c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80054ae:	8bfb      	ldrh	r3, [r7, #30]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d01e      	beq.n	80054f2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80054b4:	2300      	movs	r3, #0
 80054b6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80054b8:	69bb      	ldr	r3, [r7, #24]
 80054ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80054be:	461a      	mov	r2, r3
 80054c0:	f107 0310 	add.w	r3, r7, #16
 80054c4:	6812      	ldr	r2, [r2, #0]
 80054c6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80054c8:	693a      	ldr	r2, [r7, #16]
 80054ca:	6a3b      	ldr	r3, [r7, #32]
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	00db      	lsls	r3, r3, #3
 80054d0:	fa22 f303 	lsr.w	r3, r2, r3
 80054d4:	b2da      	uxtb	r2, r3
 80054d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d8:	701a      	strb	r2, [r3, #0]
      i++;
 80054da:	6a3b      	ldr	r3, [r7, #32]
 80054dc:	3301      	adds	r3, #1
 80054de:	623b      	str	r3, [r7, #32]
      pDest++;
 80054e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e2:	3301      	adds	r3, #1
 80054e4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80054e6:	8bfb      	ldrh	r3, [r7, #30]
 80054e8:	3b01      	subs	r3, #1
 80054ea:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80054ec:	8bfb      	ldrh	r3, [r7, #30]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d1ea      	bne.n	80054c8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80054f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	372c      	adds	r7, #44	; 0x2c
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr

08005500 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005500:	b480      	push	{r7}
 8005502:	b085      	sub	sp, #20
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	695b      	ldr	r3, [r3, #20]
 800550c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	699b      	ldr	r3, [r3, #24]
 8005512:	68fa      	ldr	r2, [r7, #12]
 8005514:	4013      	ands	r3, r2
 8005516:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005518:	68fb      	ldr	r3, [r7, #12]
}
 800551a:	4618      	mov	r0, r3
 800551c:	3714      	adds	r7, #20
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr

08005526 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005526:	b480      	push	{r7}
 8005528:	b083      	sub	sp, #12
 800552a:	af00      	add	r7, sp, #0
 800552c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	695b      	ldr	r3, [r3, #20]
 8005532:	f003 0301 	and.w	r3, r3, #1
}
 8005536:	4618      	mov	r0, r3
 8005538:	370c      	adds	r7, #12
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr
	...

08005544 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005544:	b480      	push	{r7}
 8005546:	b085      	sub	sp, #20
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800554c:	2300      	movs	r3, #0
 800554e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	3301      	adds	r3, #1
 8005554:	60fb      	str	r3, [r7, #12]
 8005556:	4a13      	ldr	r2, [pc, #76]	; (80055a4 <USB_CoreReset+0x60>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d901      	bls.n	8005560 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800555c:	2303      	movs	r3, #3
 800555e:	e01a      	b.n	8005596 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	691b      	ldr	r3, [r3, #16]
 8005564:	2b00      	cmp	r3, #0
 8005566:	daf3      	bge.n	8005550 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005568:	2300      	movs	r3, #0
 800556a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	691b      	ldr	r3, [r3, #16]
 8005570:	f043 0201 	orr.w	r2, r3, #1
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	3301      	adds	r3, #1
 800557c:	60fb      	str	r3, [r7, #12]
 800557e:	4a09      	ldr	r2, [pc, #36]	; (80055a4 <USB_CoreReset+0x60>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d901      	bls.n	8005588 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8005584:	2303      	movs	r3, #3
 8005586:	e006      	b.n	8005596 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	691b      	ldr	r3, [r3, #16]
 800558c:	f003 0301 	and.w	r3, r3, #1
 8005590:	2b01      	cmp	r3, #1
 8005592:	d0f1      	beq.n	8005578 <USB_CoreReset+0x34>

  return HAL_OK;
 8005594:	2300      	movs	r3, #0
}
 8005596:	4618      	mov	r0, r3
 8005598:	3714      	adds	r7, #20
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop
 80055a4:	00030d40 	.word	0x00030d40

080055a8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80055a8:	b084      	sub	sp, #16
 80055aa:	b580      	push	{r7, lr}
 80055ac:	b084      	sub	sp, #16
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6078      	str	r0, [r7, #4]
 80055b2:	f107 001c 	add.w	r0, r7, #28
 80055b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80055c4:	461a      	mov	r2, r3
 80055c6:	2300      	movs	r3, #0
 80055c8:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ce:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055da:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e6:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d018      	beq.n	800562c <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80055fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d10a      	bne.n	8005616 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68ba      	ldr	r2, [r7, #8]
 800560a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800560e:	f043 0304 	orr.w	r3, r3, #4
 8005612:	6013      	str	r3, [r2, #0]
 8005614:	e014      	b.n	8005640 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	68ba      	ldr	r2, [r7, #8]
 8005620:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005624:	f023 0304 	bic.w	r3, r3, #4
 8005628:	6013      	str	r3, [r2, #0]
 800562a:	e009      	b.n	8005640 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	68ba      	ldr	r2, [r7, #8]
 8005636:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800563a:	f023 0304 	bic.w	r3, r3, #4
 800563e:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8005640:	2110      	movs	r1, #16
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f7ff fe82 	bl	800534c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f7ff fea3 	bl	8005394 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800564e:	2300      	movs	r3, #0
 8005650:	60fb      	str	r3, [r7, #12]
 8005652:	e015      	b.n	8005680 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	015a      	lsls	r2, r3, #5
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	4413      	add	r3, r2
 800565c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005660:	461a      	mov	r2, r3
 8005662:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005666:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	015a      	lsls	r2, r3, #5
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	4413      	add	r3, r2
 8005670:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005674:	461a      	mov	r2, r3
 8005676:	2300      	movs	r3, #0
 8005678:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	3301      	adds	r3, #1
 800567e:	60fb      	str	r3, [r7, #12]
 8005680:	6a3b      	ldr	r3, [r7, #32]
 8005682:	68fa      	ldr	r2, [r7, #12]
 8005684:	429a      	cmp	r2, r3
 8005686:	d3e5      	bcc.n	8005654 <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2200      	movs	r2, #0
 800568c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005694:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800569a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d00b      	beq.n	80056ba <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80056a8:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a13      	ldr	r2, [pc, #76]	; (80056fc <USB_HostInit+0x154>)
 80056ae:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	4a13      	ldr	r2, [pc, #76]	; (8005700 <USB_HostInit+0x158>)
 80056b4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80056b8:	e009      	b.n	80056ce <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2280      	movs	r2, #128	; 0x80
 80056be:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	4a10      	ldr	r2, [pc, #64]	; (8005704 <USB_HostInit+0x15c>)
 80056c4:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a0f      	ldr	r2, [pc, #60]	; (8005708 <USB_HostInit+0x160>)
 80056ca:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80056ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d105      	bne.n	80056e0 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	699b      	ldr	r3, [r3, #24]
 80056d8:	f043 0210 	orr.w	r2, r3, #16
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	699a      	ldr	r2, [r3, #24]
 80056e4:	4b09      	ldr	r3, [pc, #36]	; (800570c <USB_HostInit+0x164>)
 80056e6:	4313      	orrs	r3, r2
 80056e8:	687a      	ldr	r2, [r7, #4]
 80056ea:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 80056ec:	2300      	movs	r3, #0
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3710      	adds	r7, #16
 80056f2:	46bd      	mov	sp, r7
 80056f4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80056f8:	b004      	add	sp, #16
 80056fa:	4770      	bx	lr
 80056fc:	01000200 	.word	0x01000200
 8005700:	00e00300 	.word	0x00e00300
 8005704:	00600080 	.word	0x00600080
 8005708:	004000e0 	.word	0x004000e0
 800570c:	a3200008 	.word	0xa3200008

08005710 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005710:	b480      	push	{r7}
 8005712:	b085      	sub	sp, #20
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	460b      	mov	r3, r1
 800571a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	68fa      	ldr	r2, [r7, #12]
 800572a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800572e:	f023 0303 	bic.w	r3, r3, #3
 8005732:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	78fb      	ldrb	r3, [r7, #3]
 800573e:	f003 0303 	and.w	r3, r3, #3
 8005742:	68f9      	ldr	r1, [r7, #12]
 8005744:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005748:	4313      	orrs	r3, r2
 800574a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800574c:	78fb      	ldrb	r3, [r7, #3]
 800574e:	2b01      	cmp	r3, #1
 8005750:	d107      	bne.n	8005762 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005758:	461a      	mov	r2, r3
 800575a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800575e:	6053      	str	r3, [r2, #4]
 8005760:	e009      	b.n	8005776 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8005762:	78fb      	ldrb	r3, [r7, #3]
 8005764:	2b02      	cmp	r3, #2
 8005766:	d106      	bne.n	8005776 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800576e:	461a      	mov	r2, r3
 8005770:	f241 7370 	movw	r3, #6000	; 0x1770
 8005774:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8005776:	2300      	movs	r3, #0
}
 8005778:	4618      	mov	r0, r3
 800577a:	3714      	adds	r7, #20
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr

08005784 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005790:	2300      	movs	r3, #0
 8005792:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80057a4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	68fa      	ldr	r2, [r7, #12]
 80057aa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80057ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057b2:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80057b4:	2064      	movs	r0, #100	; 0x64
 80057b6:	f7fb fe89 	bl	80014cc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	68fa      	ldr	r2, [r7, #12]
 80057be:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80057c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057c6:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80057c8:	200a      	movs	r0, #10
 80057ca:	f7fb fe7f 	bl	80014cc <HAL_Delay>

  return HAL_OK;
 80057ce:	2300      	movs	r3, #0
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	3710      	adds	r7, #16
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}

080057d8 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80057d8:	b480      	push	{r7}
 80057da:	b085      	sub	sp, #20
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	460b      	mov	r3, r1
 80057e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80057e8:	2300      	movs	r3, #0
 80057ea:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80057fc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005804:	2b00      	cmp	r3, #0
 8005806:	d109      	bne.n	800581c <USB_DriveVbus+0x44>
 8005808:	78fb      	ldrb	r3, [r7, #3]
 800580a:	2b01      	cmp	r3, #1
 800580c:	d106      	bne.n	800581c <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	68fa      	ldr	r2, [r7, #12]
 8005812:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005816:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800581a:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005822:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005826:	d109      	bne.n	800583c <USB_DriveVbus+0x64>
 8005828:	78fb      	ldrb	r3, [r7, #3]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d106      	bne.n	800583c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	68fa      	ldr	r2, [r7, #12]
 8005832:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005836:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800583a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	4618      	mov	r0, r3
 8005840:	3714      	adds	r7, #20
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr

0800584a <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800584a:	b480      	push	{r7}
 800584c:	b085      	sub	sp, #20
 800584e:	af00      	add	r7, sp, #0
 8005850:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005856:	2300      	movs	r3, #0
 8005858:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	0c5b      	lsrs	r3, r3, #17
 8005868:	f003 0303 	and.w	r3, r3, #3
}
 800586c:	4618      	mov	r0, r3
 800586e:	3714      	adds	r7, #20
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr

08005878 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8005878:	b480      	push	{r7}
 800587a:	b085      	sub	sp, #20
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	b29b      	uxth	r3, r3
}
 800588e:	4618      	mov	r0, r3
 8005890:	3714      	adds	r7, #20
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr
	...

0800589c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b088      	sub	sp, #32
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
 80058a4:	4608      	mov	r0, r1
 80058a6:	4611      	mov	r1, r2
 80058a8:	461a      	mov	r2, r3
 80058aa:	4603      	mov	r3, r0
 80058ac:	70fb      	strb	r3, [r7, #3]
 80058ae:	460b      	mov	r3, r1
 80058b0:	70bb      	strb	r3, [r7, #2]
 80058b2:	4613      	mov	r3, r2
 80058b4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80058b6:	2300      	movs	r3, #0
 80058b8:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 80058be:	78fb      	ldrb	r3, [r7, #3]
 80058c0:	015a      	lsls	r2, r3, #5
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	4413      	add	r3, r2
 80058c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058ca:	461a      	mov	r2, r3
 80058cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80058d0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80058d2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80058d6:	2b03      	cmp	r3, #3
 80058d8:	d87e      	bhi.n	80059d8 <USB_HC_Init+0x13c>
 80058da:	a201      	add	r2, pc, #4	; (adr r2, 80058e0 <USB_HC_Init+0x44>)
 80058dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058e0:	080058f1 	.word	0x080058f1
 80058e4:	0800599b 	.word	0x0800599b
 80058e8:	080058f1 	.word	0x080058f1
 80058ec:	0800595d 	.word	0x0800595d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80058f0:	78fb      	ldrb	r3, [r7, #3]
 80058f2:	015a      	lsls	r2, r3, #5
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	4413      	add	r3, r2
 80058f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058fc:	461a      	mov	r2, r3
 80058fe:	f240 439d 	movw	r3, #1181	; 0x49d
 8005902:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005904:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005908:	2b00      	cmp	r3, #0
 800590a:	da10      	bge.n	800592e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800590c:	78fb      	ldrb	r3, [r7, #3]
 800590e:	015a      	lsls	r2, r3, #5
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	4413      	add	r3, r2
 8005914:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005918:	68db      	ldr	r3, [r3, #12]
 800591a:	78fa      	ldrb	r2, [r7, #3]
 800591c:	0151      	lsls	r1, r2, #5
 800591e:	693a      	ldr	r2, [r7, #16]
 8005920:	440a      	add	r2, r1
 8005922:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005926:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800592a:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800592c:	e057      	b.n	80059de <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005932:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005936:	2b00      	cmp	r3, #0
 8005938:	d051      	beq.n	80059de <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800593a:	78fb      	ldrb	r3, [r7, #3]
 800593c:	015a      	lsls	r2, r3, #5
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	4413      	add	r3, r2
 8005942:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	78fa      	ldrb	r2, [r7, #3]
 800594a:	0151      	lsls	r1, r2, #5
 800594c:	693a      	ldr	r2, [r7, #16]
 800594e:	440a      	add	r2, r1
 8005950:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005954:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005958:	60d3      	str	r3, [r2, #12]
      break;
 800595a:	e040      	b.n	80059de <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800595c:	78fb      	ldrb	r3, [r7, #3]
 800595e:	015a      	lsls	r2, r3, #5
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	4413      	add	r3, r2
 8005964:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005968:	461a      	mov	r2, r3
 800596a:	f240 639d 	movw	r3, #1693	; 0x69d
 800596e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005970:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005974:	2b00      	cmp	r3, #0
 8005976:	da34      	bge.n	80059e2 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005978:	78fb      	ldrb	r3, [r7, #3]
 800597a:	015a      	lsls	r2, r3, #5
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	4413      	add	r3, r2
 8005980:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005984:	68db      	ldr	r3, [r3, #12]
 8005986:	78fa      	ldrb	r2, [r7, #3]
 8005988:	0151      	lsls	r1, r2, #5
 800598a:	693a      	ldr	r2, [r7, #16]
 800598c:	440a      	add	r2, r1
 800598e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005992:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005996:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005998:	e023      	b.n	80059e2 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800599a:	78fb      	ldrb	r3, [r7, #3]
 800599c:	015a      	lsls	r2, r3, #5
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	4413      	add	r3, r2
 80059a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059a6:	461a      	mov	r2, r3
 80059a8:	f240 2325 	movw	r3, #549	; 0x225
 80059ac:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80059ae:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	da17      	bge.n	80059e6 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80059b6:	78fb      	ldrb	r3, [r7, #3]
 80059b8:	015a      	lsls	r2, r3, #5
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	4413      	add	r3, r2
 80059be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	78fa      	ldrb	r2, [r7, #3]
 80059c6:	0151      	lsls	r1, r2, #5
 80059c8:	693a      	ldr	r2, [r7, #16]
 80059ca:	440a      	add	r2, r1
 80059cc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80059d0:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80059d4:	60d3      	str	r3, [r2, #12]
      }
      break;
 80059d6:	e006      	b.n	80059e6 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	77fb      	strb	r3, [r7, #31]
      break;
 80059dc:	e004      	b.n	80059e8 <USB_HC_Init+0x14c>
      break;
 80059de:	bf00      	nop
 80059e0:	e002      	b.n	80059e8 <USB_HC_Init+0x14c>
      break;
 80059e2:	bf00      	nop
 80059e4:	e000      	b.n	80059e8 <USB_HC_Init+0x14c>
      break;
 80059e6:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80059ee:	699a      	ldr	r2, [r3, #24]
 80059f0:	78fb      	ldrb	r3, [r7, #3]
 80059f2:	f003 030f 	and.w	r3, r3, #15
 80059f6:	2101      	movs	r1, #1
 80059f8:	fa01 f303 	lsl.w	r3, r1, r3
 80059fc:	6939      	ldr	r1, [r7, #16]
 80059fe:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005a02:	4313      	orrs	r3, r2
 8005a04:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	699b      	ldr	r3, [r3, #24]
 8005a0a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005a12:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	da03      	bge.n	8005a22 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005a1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a1e:	61bb      	str	r3, [r7, #24]
 8005a20:	e001      	b.n	8005a26 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8005a22:	2300      	movs	r3, #0
 8005a24:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f7ff ff0f 	bl	800584a <USB_GetHostSpeed>
 8005a2c:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005a2e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005a32:	2b02      	cmp	r3, #2
 8005a34:	d106      	bne.n	8005a44 <USB_HC_Init+0x1a8>
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d003      	beq.n	8005a44 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005a3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a40:	617b      	str	r3, [r7, #20]
 8005a42:	e001      	b.n	8005a48 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005a44:	2300      	movs	r3, #0
 8005a46:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005a48:	787b      	ldrb	r3, [r7, #1]
 8005a4a:	059b      	lsls	r3, r3, #22
 8005a4c:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005a50:	78bb      	ldrb	r3, [r7, #2]
 8005a52:	02db      	lsls	r3, r3, #11
 8005a54:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005a58:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005a5a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005a5e:	049b      	lsls	r3, r3, #18
 8005a60:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005a64:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005a66:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005a68:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005a6c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005a6e:	69bb      	ldr	r3, [r7, #24]
 8005a70:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005a72:	78fb      	ldrb	r3, [r7, #3]
 8005a74:	0159      	lsls	r1, r3, #5
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	440b      	add	r3, r1
 8005a7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a7e:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005a84:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8005a86:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005a8a:	2b03      	cmp	r3, #3
 8005a8c:	d10f      	bne.n	8005aae <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8005a8e:	78fb      	ldrb	r3, [r7, #3]
 8005a90:	015a      	lsls	r2, r3, #5
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	4413      	add	r3, r2
 8005a96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	78fa      	ldrb	r2, [r7, #3]
 8005a9e:	0151      	lsls	r1, r2, #5
 8005aa0:	693a      	ldr	r2, [r7, #16]
 8005aa2:	440a      	add	r2, r1
 8005aa4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005aa8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005aac:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005aae:	7ffb      	ldrb	r3, [r7, #31]
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3720      	adds	r7, #32
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b08c      	sub	sp, #48	; 0x30
 8005abc:	af02      	add	r7, sp, #8
 8005abe:	60f8      	str	r0, [r7, #12]
 8005ac0:	60b9      	str	r1, [r7, #8]
 8005ac2:	4613      	mov	r3, r2
 8005ac4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	785b      	ldrb	r3, [r3, #1]
 8005ace:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8005ad0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005ad4:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ada:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d02d      	beq.n	8005b3e <USB_HC_StartXfer+0x86>
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	791b      	ldrb	r3, [r3, #4]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d129      	bne.n	8005b3e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8005aea:	79fb      	ldrb	r3, [r7, #7]
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d117      	bne.n	8005b20 <USB_HC_StartXfer+0x68>
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	79db      	ldrb	r3, [r3, #7]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d003      	beq.n	8005b00 <USB_HC_StartXfer+0x48>
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	79db      	ldrb	r3, [r3, #7]
 8005afc:	2b02      	cmp	r3, #2
 8005afe:	d10f      	bne.n	8005b20 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8005b00:	69fb      	ldr	r3, [r7, #28]
 8005b02:	015a      	lsls	r2, r3, #5
 8005b04:	6a3b      	ldr	r3, [r7, #32]
 8005b06:	4413      	add	r3, r2
 8005b08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b0c:	68db      	ldr	r3, [r3, #12]
 8005b0e:	69fa      	ldr	r2, [r7, #28]
 8005b10:	0151      	lsls	r1, r2, #5
 8005b12:	6a3a      	ldr	r2, [r7, #32]
 8005b14:	440a      	add	r2, r1
 8005b16:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b1e:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8005b20:	79fb      	ldrb	r3, [r7, #7]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d10b      	bne.n	8005b3e <USB_HC_StartXfer+0x86>
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	795b      	ldrb	r3, [r3, #5]
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	d107      	bne.n	8005b3e <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	785b      	ldrb	r3, [r3, #1]
 8005b32:	4619      	mov	r1, r3
 8005b34:	68f8      	ldr	r0, [r7, #12]
 8005b36:	f000 fa2f 	bl	8005f98 <USB_DoPing>
      return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	e0f8      	b.n	8005d30 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	695b      	ldr	r3, [r3, #20]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d018      	beq.n	8005b78 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	695b      	ldr	r3, [r3, #20]
 8005b4a:	68ba      	ldr	r2, [r7, #8]
 8005b4c:	8912      	ldrh	r2, [r2, #8]
 8005b4e:	4413      	add	r3, r2
 8005b50:	3b01      	subs	r3, #1
 8005b52:	68ba      	ldr	r2, [r7, #8]
 8005b54:	8912      	ldrh	r2, [r2, #8]
 8005b56:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b5a:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8005b5c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005b5e:	8b7b      	ldrh	r3, [r7, #26]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d90b      	bls.n	8005b7c <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8005b64:	8b7b      	ldrh	r3, [r7, #26]
 8005b66:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005b68:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005b6a:	68ba      	ldr	r2, [r7, #8]
 8005b6c:	8912      	ldrh	r2, [r2, #8]
 8005b6e:	fb02 f203 	mul.w	r2, r2, r3
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	611a      	str	r2, [r3, #16]
 8005b76:	e001      	b.n	8005b7c <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	78db      	ldrb	r3, [r3, #3]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d007      	beq.n	8005b94 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005b84:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005b86:	68ba      	ldr	r2, [r7, #8]
 8005b88:	8912      	ldrh	r2, [r2, #8]
 8005b8a:	fb02 f203 	mul.w	r2, r2, r3
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	611a      	str	r2, [r3, #16]
 8005b92:	e003      	b.n	8005b9c <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	695a      	ldr	r2, [r3, #20]
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	691b      	ldr	r3, [r3, #16]
 8005ba0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005ba4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005ba6:	04d9      	lsls	r1, r3, #19
 8005ba8:	4b63      	ldr	r3, [pc, #396]	; (8005d38 <USB_HC_StartXfer+0x280>)
 8005baa:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005bac:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	7a9b      	ldrb	r3, [r3, #10]
 8005bb2:	075b      	lsls	r3, r3, #29
 8005bb4:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005bb8:	69f9      	ldr	r1, [r7, #28]
 8005bba:	0148      	lsls	r0, r1, #5
 8005bbc:	6a39      	ldr	r1, [r7, #32]
 8005bbe:	4401      	add	r1, r0
 8005bc0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005bc4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005bc6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005bc8:	79fb      	ldrb	r3, [r7, #7]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d009      	beq.n	8005be2 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	68d9      	ldr	r1, [r3, #12]
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	015a      	lsls	r2, r3, #5
 8005bd6:	6a3b      	ldr	r3, [r7, #32]
 8005bd8:	4413      	add	r3, r2
 8005bda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bde:	460a      	mov	r2, r1
 8005be0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005be2:	6a3b      	ldr	r3, [r7, #32]
 8005be4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	f003 0301 	and.w	r3, r3, #1
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	bf0c      	ite	eq
 8005bf2:	2301      	moveq	r3, #1
 8005bf4:	2300      	movne	r3, #0
 8005bf6:	b2db      	uxtb	r3, r3
 8005bf8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	015a      	lsls	r2, r3, #5
 8005bfe:	6a3b      	ldr	r3, [r7, #32]
 8005c00:	4413      	add	r3, r2
 8005c02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	69fa      	ldr	r2, [r7, #28]
 8005c0a:	0151      	lsls	r1, r2, #5
 8005c0c:	6a3a      	ldr	r2, [r7, #32]
 8005c0e:	440a      	add	r2, r1
 8005c10:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c14:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005c18:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	015a      	lsls	r2, r3, #5
 8005c1e:	6a3b      	ldr	r3, [r7, #32]
 8005c20:	4413      	add	r3, r2
 8005c22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	7e7b      	ldrb	r3, [r7, #25]
 8005c2a:	075b      	lsls	r3, r3, #29
 8005c2c:	69f9      	ldr	r1, [r7, #28]
 8005c2e:	0148      	lsls	r0, r1, #5
 8005c30:	6a39      	ldr	r1, [r7, #32]
 8005c32:	4401      	add	r1, r0
 8005c34:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005c3c:	69fb      	ldr	r3, [r7, #28]
 8005c3e:	015a      	lsls	r2, r3, #5
 8005c40:	6a3b      	ldr	r3, [r7, #32]
 8005c42:	4413      	add	r3, r2
 8005c44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005c52:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	78db      	ldrb	r3, [r3, #3]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d004      	beq.n	8005c66 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c62:	613b      	str	r3, [r7, #16]
 8005c64:	e003      	b.n	8005c6e <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005c6c:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005c74:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005c76:	69fb      	ldr	r3, [r7, #28]
 8005c78:	015a      	lsls	r2, r3, #5
 8005c7a:	6a3b      	ldr	r3, [r7, #32]
 8005c7c:	4413      	add	r3, r2
 8005c7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c82:	461a      	mov	r2, r3
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005c88:	79fb      	ldrb	r3, [r7, #7]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d001      	beq.n	8005c92 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	e04e      	b.n	8005d30 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	78db      	ldrb	r3, [r3, #3]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d149      	bne.n	8005d2e <USB_HC_StartXfer+0x276>
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	695b      	ldr	r3, [r3, #20]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d045      	beq.n	8005d2e <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	79db      	ldrb	r3, [r3, #7]
 8005ca6:	2b03      	cmp	r3, #3
 8005ca8:	d830      	bhi.n	8005d0c <USB_HC_StartXfer+0x254>
 8005caa:	a201      	add	r2, pc, #4	; (adr r2, 8005cb0 <USB_HC_StartXfer+0x1f8>)
 8005cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cb0:	08005cc1 	.word	0x08005cc1
 8005cb4:	08005ce5 	.word	0x08005ce5
 8005cb8:	08005cc1 	.word	0x08005cc1
 8005cbc:	08005ce5 	.word	0x08005ce5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	695b      	ldr	r3, [r3, #20]
 8005cc4:	3303      	adds	r3, #3
 8005cc6:	089b      	lsrs	r3, r3, #2
 8005cc8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8005cca:	8afa      	ldrh	r2, [r7, #22]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cd0:	b29b      	uxth	r3, r3
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d91c      	bls.n	8005d10 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	699b      	ldr	r3, [r3, #24]
 8005cda:	f043 0220 	orr.w	r2, r3, #32
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	619a      	str	r2, [r3, #24]
        }
        break;
 8005ce2:	e015      	b.n	8005d10 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	695b      	ldr	r3, [r3, #20]
 8005ce8:	3303      	adds	r3, #3
 8005cea:	089b      	lsrs	r3, r3, #2
 8005cec:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8005cee:	8afa      	ldrh	r2, [r7, #22]
 8005cf0:	6a3b      	ldr	r3, [r7, #32]
 8005cf2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005cf6:	691b      	ldr	r3, [r3, #16]
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	429a      	cmp	r2, r3
 8005cfc:	d90a      	bls.n	8005d14 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	699b      	ldr	r3, [r3, #24]
 8005d02:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	619a      	str	r2, [r3, #24]
        }
        break;
 8005d0a:	e003      	b.n	8005d14 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8005d0c:	bf00      	nop
 8005d0e:	e002      	b.n	8005d16 <USB_HC_StartXfer+0x25e>
        break;
 8005d10:	bf00      	nop
 8005d12:	e000      	b.n	8005d16 <USB_HC_StartXfer+0x25e>
        break;
 8005d14:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	68d9      	ldr	r1, [r3, #12]
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	785a      	ldrb	r2, [r3, #1]
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	695b      	ldr	r3, [r3, #20]
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	2000      	movs	r0, #0
 8005d26:	9000      	str	r0, [sp, #0]
 8005d28:	68f8      	ldr	r0, [r7, #12]
 8005d2a:	f7ff fb53 	bl	80053d4 <USB_WritePacket>
  }

  return HAL_OK;
 8005d2e:	2300      	movs	r3, #0
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3728      	adds	r7, #40	; 0x28
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}
 8005d38:	1ff80000 	.word	0x1ff80000

08005d3c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b085      	sub	sp, #20
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d4e:	695b      	ldr	r3, [r3, #20]
 8005d50:	b29b      	uxth	r3, r3
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3714      	adds	r7, #20
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr

08005d5e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005d5e:	b480      	push	{r7}
 8005d60:	b089      	sub	sp, #36	; 0x24
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	6078      	str	r0, [r7, #4]
 8005d66:	460b      	mov	r3, r1
 8005d68:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 8005d6e:	78fb      	ldrb	r3, [r7, #3]
 8005d70:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 8005d72:	2300      	movs	r3, #0
 8005d74:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	015a      	lsls	r2, r3, #5
 8005d7a:	69bb      	ldr	r3, [r7, #24]
 8005d7c:	4413      	add	r3, r2
 8005d7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	0c9b      	lsrs	r3, r3, #18
 8005d86:	f003 0303 	and.w	r3, r3, #3
 8005d8a:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005d8c:	697b      	ldr	r3, [r7, #20]
 8005d8e:	015a      	lsls	r2, r3, #5
 8005d90:	69bb      	ldr	r3, [r7, #24]
 8005d92:	4413      	add	r3, r2
 8005d94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	0fdb      	lsrs	r3, r3, #31
 8005d9c:	f003 0301 	and.w	r3, r3, #1
 8005da0:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	f003 0320 	and.w	r3, r3, #32
 8005daa:	2b20      	cmp	r3, #32
 8005dac:	d104      	bne.n	8005db8 <USB_HC_Halt+0x5a>
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d101      	bne.n	8005db8 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8005db4:	2300      	movs	r3, #0
 8005db6:	e0e8      	b.n	8005f8a <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d002      	beq.n	8005dc4 <USB_HC_Halt+0x66>
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	2b02      	cmp	r3, #2
 8005dc2:	d173      	bne.n	8005eac <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	015a      	lsls	r2, r3, #5
 8005dc8:	69bb      	ldr	r3, [r7, #24]
 8005dca:	4413      	add	r3, r2
 8005dcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	697a      	ldr	r2, [r7, #20]
 8005dd4:	0151      	lsls	r1, r2, #5
 8005dd6:	69ba      	ldr	r2, [r7, #24]
 8005dd8:	440a      	add	r2, r1
 8005dda:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005dde:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005de2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	f003 0320 	and.w	r3, r3, #32
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	f040 80cb 	bne.w	8005f88 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005df6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d143      	bne.n	8005e86 <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	015a      	lsls	r2, r3, #5
 8005e02:	69bb      	ldr	r3, [r7, #24]
 8005e04:	4413      	add	r3, r2
 8005e06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	697a      	ldr	r2, [r7, #20]
 8005e0e:	0151      	lsls	r1, r2, #5
 8005e10:	69ba      	ldr	r2, [r7, #24]
 8005e12:	440a      	add	r2, r1
 8005e14:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e18:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e1c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	015a      	lsls	r2, r3, #5
 8005e22:	69bb      	ldr	r3, [r7, #24]
 8005e24:	4413      	add	r3, r2
 8005e26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	697a      	ldr	r2, [r7, #20]
 8005e2e:	0151      	lsls	r1, r2, #5
 8005e30:	69ba      	ldr	r2, [r7, #24]
 8005e32:	440a      	add	r2, r1
 8005e34:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005e3c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	015a      	lsls	r2, r3, #5
 8005e42:	69bb      	ldr	r3, [r7, #24]
 8005e44:	4413      	add	r3, r2
 8005e46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	697a      	ldr	r2, [r7, #20]
 8005e4e:	0151      	lsls	r1, r2, #5
 8005e50:	69ba      	ldr	r2, [r7, #24]
 8005e52:	440a      	add	r2, r1
 8005e54:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e58:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005e5c:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	3301      	adds	r3, #1
 8005e62:	61fb      	str	r3, [r7, #28]
 8005e64:	69fb      	ldr	r3, [r7, #28]
 8005e66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005e6a:	d81d      	bhi.n	8005ea8 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	015a      	lsls	r2, r3, #5
 8005e70:	69bb      	ldr	r3, [r7, #24]
 8005e72:	4413      	add	r3, r2
 8005e74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005e7e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005e82:	d0ec      	beq.n	8005e5e <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005e84:	e080      	b.n	8005f88 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	015a      	lsls	r2, r3, #5
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	4413      	add	r3, r2
 8005e8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	697a      	ldr	r2, [r7, #20]
 8005e96:	0151      	lsls	r1, r2, #5
 8005e98:	69ba      	ldr	r2, [r7, #24]
 8005e9a:	440a      	add	r2, r1
 8005e9c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ea0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005ea4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ea6:	e06f      	b.n	8005f88 <USB_HC_Halt+0x22a>
            break;
 8005ea8:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005eaa:	e06d      	b.n	8005f88 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	015a      	lsls	r2, r3, #5
 8005eb0:	69bb      	ldr	r3, [r7, #24]
 8005eb2:	4413      	add	r3, r2
 8005eb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	697a      	ldr	r2, [r7, #20]
 8005ebc:	0151      	lsls	r1, r2, #5
 8005ebe:	69ba      	ldr	r2, [r7, #24]
 8005ec0:	440a      	add	r2, r1
 8005ec2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ec6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005eca:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8005ecc:	69bb      	ldr	r3, [r7, #24]
 8005ece:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ed2:	691b      	ldr	r3, [r3, #16]
 8005ed4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d143      	bne.n	8005f64 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	015a      	lsls	r2, r3, #5
 8005ee0:	69bb      	ldr	r3, [r7, #24]
 8005ee2:	4413      	add	r3, r2
 8005ee4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	697a      	ldr	r2, [r7, #20]
 8005eec:	0151      	lsls	r1, r2, #5
 8005eee:	69ba      	ldr	r2, [r7, #24]
 8005ef0:	440a      	add	r2, r1
 8005ef2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ef6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005efa:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	015a      	lsls	r2, r3, #5
 8005f00:	69bb      	ldr	r3, [r7, #24]
 8005f02:	4413      	add	r3, r2
 8005f04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	697a      	ldr	r2, [r7, #20]
 8005f0c:	0151      	lsls	r1, r2, #5
 8005f0e:	69ba      	ldr	r2, [r7, #24]
 8005f10:	440a      	add	r2, r1
 8005f12:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f1a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	015a      	lsls	r2, r3, #5
 8005f20:	69bb      	ldr	r3, [r7, #24]
 8005f22:	4413      	add	r3, r2
 8005f24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	697a      	ldr	r2, [r7, #20]
 8005f2c:	0151      	lsls	r1, r2, #5
 8005f2e:	69ba      	ldr	r2, [r7, #24]
 8005f30:	440a      	add	r2, r1
 8005f32:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f36:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005f3a:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8005f3c:	69fb      	ldr	r3, [r7, #28]
 8005f3e:	3301      	adds	r3, #1
 8005f40:	61fb      	str	r3, [r7, #28]
 8005f42:	69fb      	ldr	r3, [r7, #28]
 8005f44:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f48:	d81d      	bhi.n	8005f86 <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	015a      	lsls	r2, r3, #5
 8005f4e:	69bb      	ldr	r3, [r7, #24]
 8005f50:	4413      	add	r3, r2
 8005f52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005f5c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005f60:	d0ec      	beq.n	8005f3c <USB_HC_Halt+0x1de>
 8005f62:	e011      	b.n	8005f88 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	015a      	lsls	r2, r3, #5
 8005f68:	69bb      	ldr	r3, [r7, #24]
 8005f6a:	4413      	add	r3, r2
 8005f6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	697a      	ldr	r2, [r7, #20]
 8005f74:	0151      	lsls	r1, r2, #5
 8005f76:	69ba      	ldr	r2, [r7, #24]
 8005f78:	440a      	add	r2, r1
 8005f7a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f7e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f82:	6013      	str	r3, [r2, #0]
 8005f84:	e000      	b.n	8005f88 <USB_HC_Halt+0x22a>
          break;
 8005f86:	bf00      	nop
    }
  }

  return HAL_OK;
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3724      	adds	r7, #36	; 0x24
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f94:	4770      	bx	lr
	...

08005f98 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b087      	sub	sp, #28
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
 8005fa0:	460b      	mov	r3, r1
 8005fa2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8005fa8:	78fb      	ldrb	r3, [r7, #3]
 8005faa:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8005fac:	2301      	movs	r3, #1
 8005fae:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	04da      	lsls	r2, r3, #19
 8005fb4:	4b15      	ldr	r3, [pc, #84]	; (800600c <USB_DoPing+0x74>)
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	693a      	ldr	r2, [r7, #16]
 8005fba:	0151      	lsls	r1, r2, #5
 8005fbc:	697a      	ldr	r2, [r7, #20]
 8005fbe:	440a      	add	r2, r1
 8005fc0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005fc4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005fc8:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	015a      	lsls	r2, r3, #5
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	4413      	add	r3, r2
 8005fd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005fe0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005fe8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	015a      	lsls	r2, r3, #5
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	4413      	add	r3, r2
 8005ff2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ff6:	461a      	mov	r2, r3
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005ffc:	2300      	movs	r3, #0
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	371c      	adds	r7, #28
 8006002:	46bd      	mov	sp, r7
 8006004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006008:	4770      	bx	lr
 800600a:	bf00      	nop
 800600c:	1ff80000 	.word	0x1ff80000

08006010 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b086      	sub	sp, #24
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800601c:	2300      	movs	r3, #0
 800601e:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f7ff f935 	bl	8005290 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8006026:	2110      	movs	r1, #16
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f7ff f98f 	bl	800534c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f7ff f9b0 	bl	8005394 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006034:	2300      	movs	r3, #0
 8006036:	613b      	str	r3, [r7, #16]
 8006038:	e01f      	b.n	800607a <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	015a      	lsls	r2, r3, #5
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	4413      	add	r3, r2
 8006042:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006050:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006058:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006060:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	015a      	lsls	r2, r3, #5
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	4413      	add	r3, r2
 800606a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800606e:	461a      	mov	r2, r3
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	3301      	adds	r3, #1
 8006078:	613b      	str	r3, [r7, #16]
 800607a:	693b      	ldr	r3, [r7, #16]
 800607c:	2b0f      	cmp	r3, #15
 800607e:	d9dc      	bls.n	800603a <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006080:	2300      	movs	r3, #0
 8006082:	613b      	str	r3, [r7, #16]
 8006084:	e034      	b.n	80060f0 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	015a      	lsls	r2, r3, #5
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	4413      	add	r3, r2
 800608e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800609c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800609e:	68bb      	ldr	r3, [r7, #8]
 80060a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80060a4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80060ac:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	015a      	lsls	r2, r3, #5
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	4413      	add	r3, r2
 80060b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060ba:	461a      	mov	r2, r3
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	3301      	adds	r3, #1
 80060c4:	617b      	str	r3, [r7, #20]
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80060cc:	d80c      	bhi.n	80060e8 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	015a      	lsls	r2, r3, #5
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	4413      	add	r3, r2
 80060d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80060e0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80060e4:	d0ec      	beq.n	80060c0 <USB_StopHost+0xb0>
 80060e6:	e000      	b.n	80060ea <USB_StopHost+0xda>
        break;
 80060e8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	3301      	adds	r3, #1
 80060ee:	613b      	str	r3, [r7, #16]
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	2b0f      	cmp	r3, #15
 80060f4:	d9c7      	bls.n	8006086 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060fc:	461a      	mov	r2, r3
 80060fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006102:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800610a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	f7ff f8ae 	bl	800526e <USB_EnableGlobalInt>

  return HAL_OK;
 8006112:	2300      	movs	r3, #0
}
 8006114:	4618      	mov	r0, r3
 8006116:	3718      	adds	r7, #24
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}

0800611c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800611c:	b590      	push	{r4, r7, lr}
 800611e:	b089      	sub	sp, #36	; 0x24
 8006120:	af04      	add	r7, sp, #16
 8006122:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8006124:	2301      	movs	r3, #1
 8006126:	2202      	movs	r2, #2
 8006128:	2102      	movs	r1, #2
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f000 fc66 	bl	80069fc <USBH_FindInterface>
 8006130:	4603      	mov	r3, r0
 8006132:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006134:	7bfb      	ldrb	r3, [r7, #15]
 8006136:	2bff      	cmp	r3, #255	; 0xff
 8006138:	d002      	beq.n	8006140 <USBH_CDC_InterfaceInit+0x24>
 800613a:	7bfb      	ldrb	r3, [r7, #15]
 800613c:	2b01      	cmp	r3, #1
 800613e:	d901      	bls.n	8006144 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006140:	2302      	movs	r3, #2
 8006142:	e13d      	b.n	80063c0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8006144:	7bfb      	ldrb	r3, [r7, #15]
 8006146:	4619      	mov	r1, r3
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f000 fc3b 	bl	80069c4 <USBH_SelectInterface>
 800614e:	4603      	mov	r3, r0
 8006150:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8006152:	7bbb      	ldrb	r3, [r7, #14]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d001      	beq.n	800615c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8006158:	2302      	movs	r3, #2
 800615a:	e131      	b.n	80063c0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8006162:	2050      	movs	r0, #80	; 0x50
 8006164:	f002 fa00 	bl	8008568 <malloc>
 8006168:	4603      	mov	r3, r0
 800616a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006172:	69db      	ldr	r3, [r3, #28]
 8006174:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d101      	bne.n	8006180 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800617c:	2302      	movs	r3, #2
 800617e:	e11f      	b.n	80063c0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8006180:	2250      	movs	r2, #80	; 0x50
 8006182:	2100      	movs	r1, #0
 8006184:	68b8      	ldr	r0, [r7, #8]
 8006186:	f002 f9ff 	bl	8008588 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800618a:	7bfb      	ldrb	r3, [r7, #15]
 800618c:	687a      	ldr	r2, [r7, #4]
 800618e:	211a      	movs	r1, #26
 8006190:	fb01 f303 	mul.w	r3, r1, r3
 8006194:	4413      	add	r3, r2
 8006196:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800619a:	781b      	ldrb	r3, [r3, #0]
 800619c:	b25b      	sxtb	r3, r3
 800619e:	2b00      	cmp	r3, #0
 80061a0:	da15      	bge.n	80061ce <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80061a2:	7bfb      	ldrb	r3, [r7, #15]
 80061a4:	687a      	ldr	r2, [r7, #4]
 80061a6:	211a      	movs	r1, #26
 80061a8:	fb01 f303 	mul.w	r3, r1, r3
 80061ac:	4413      	add	r3, r2
 80061ae:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80061b2:	781a      	ldrb	r2, [r3, #0]
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80061b8:	7bfb      	ldrb	r3, [r7, #15]
 80061ba:	687a      	ldr	r2, [r7, #4]
 80061bc:	211a      	movs	r1, #26
 80061be:	fb01 f303 	mul.w	r3, r1, r3
 80061c2:	4413      	add	r3, r2
 80061c4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80061c8:	881a      	ldrh	r2, [r3, #0]
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	785b      	ldrb	r3, [r3, #1]
 80061d2:	4619      	mov	r1, r3
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f001 fe32 	bl	8007e3e <USBH_AllocPipe>
 80061da:	4603      	mov	r3, r0
 80061dc:	461a      	mov	r2, r3
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	7819      	ldrb	r1, [r3, #0]
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	7858      	ldrb	r0, [r3, #1]
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80061f6:	68ba      	ldr	r2, [r7, #8]
 80061f8:	8952      	ldrh	r2, [r2, #10]
 80061fa:	9202      	str	r2, [sp, #8]
 80061fc:	2203      	movs	r2, #3
 80061fe:	9201      	str	r2, [sp, #4]
 8006200:	9300      	str	r3, [sp, #0]
 8006202:	4623      	mov	r3, r4
 8006204:	4602      	mov	r2, r0
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f001 fdea 	bl	8007de0 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	781b      	ldrb	r3, [r3, #0]
 8006210:	2200      	movs	r2, #0
 8006212:	4619      	mov	r1, r3
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f002 f8f9 	bl	800840c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800621a:	2300      	movs	r3, #0
 800621c:	2200      	movs	r2, #0
 800621e:	210a      	movs	r1, #10
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f000 fbeb 	bl	80069fc <USBH_FindInterface>
 8006226:	4603      	mov	r3, r0
 8006228:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800622a:	7bfb      	ldrb	r3, [r7, #15]
 800622c:	2bff      	cmp	r3, #255	; 0xff
 800622e:	d002      	beq.n	8006236 <USBH_CDC_InterfaceInit+0x11a>
 8006230:	7bfb      	ldrb	r3, [r7, #15]
 8006232:	2b01      	cmp	r3, #1
 8006234:	d901      	bls.n	800623a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006236:	2302      	movs	r3, #2
 8006238:	e0c2      	b.n	80063c0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800623a:	7bfb      	ldrb	r3, [r7, #15]
 800623c:	687a      	ldr	r2, [r7, #4]
 800623e:	211a      	movs	r1, #26
 8006240:	fb01 f303 	mul.w	r3, r1, r3
 8006244:	4413      	add	r3, r2
 8006246:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800624a:	781b      	ldrb	r3, [r3, #0]
 800624c:	b25b      	sxtb	r3, r3
 800624e:	2b00      	cmp	r3, #0
 8006250:	da16      	bge.n	8006280 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006252:	7bfb      	ldrb	r3, [r7, #15]
 8006254:	687a      	ldr	r2, [r7, #4]
 8006256:	211a      	movs	r1, #26
 8006258:	fb01 f303 	mul.w	r3, r1, r3
 800625c:	4413      	add	r3, r2
 800625e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006262:	781a      	ldrb	r2, [r3, #0]
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006268:	7bfb      	ldrb	r3, [r7, #15]
 800626a:	687a      	ldr	r2, [r7, #4]
 800626c:	211a      	movs	r1, #26
 800626e:	fb01 f303 	mul.w	r3, r1, r3
 8006272:	4413      	add	r3, r2
 8006274:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006278:	881a      	ldrh	r2, [r3, #0]
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	835a      	strh	r2, [r3, #26]
 800627e:	e015      	b.n	80062ac <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006280:	7bfb      	ldrb	r3, [r7, #15]
 8006282:	687a      	ldr	r2, [r7, #4]
 8006284:	211a      	movs	r1, #26
 8006286:	fb01 f303 	mul.w	r3, r1, r3
 800628a:	4413      	add	r3, r2
 800628c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006290:	781a      	ldrb	r2, [r3, #0]
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006296:	7bfb      	ldrb	r3, [r7, #15]
 8006298:	687a      	ldr	r2, [r7, #4]
 800629a:	211a      	movs	r1, #26
 800629c:	fb01 f303 	mul.w	r3, r1, r3
 80062a0:	4413      	add	r3, r2
 80062a2:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80062a6:	881a      	ldrh	r2, [r3, #0]
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80062ac:	7bfb      	ldrb	r3, [r7, #15]
 80062ae:	687a      	ldr	r2, [r7, #4]
 80062b0:	211a      	movs	r1, #26
 80062b2:	fb01 f303 	mul.w	r3, r1, r3
 80062b6:	4413      	add	r3, r2
 80062b8:	f203 3356 	addw	r3, r3, #854	; 0x356
 80062bc:	781b      	ldrb	r3, [r3, #0]
 80062be:	b25b      	sxtb	r3, r3
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	da16      	bge.n	80062f2 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80062c4:	7bfb      	ldrb	r3, [r7, #15]
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	211a      	movs	r1, #26
 80062ca:	fb01 f303 	mul.w	r3, r1, r3
 80062ce:	4413      	add	r3, r2
 80062d0:	f203 3356 	addw	r3, r3, #854	; 0x356
 80062d4:	781a      	ldrb	r2, [r3, #0]
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80062da:	7bfb      	ldrb	r3, [r7, #15]
 80062dc:	687a      	ldr	r2, [r7, #4]
 80062de:	211a      	movs	r1, #26
 80062e0:	fb01 f303 	mul.w	r3, r1, r3
 80062e4:	4413      	add	r3, r2
 80062e6:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80062ea:	881a      	ldrh	r2, [r3, #0]
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	835a      	strh	r2, [r3, #26]
 80062f0:	e015      	b.n	800631e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80062f2:	7bfb      	ldrb	r3, [r7, #15]
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	211a      	movs	r1, #26
 80062f8:	fb01 f303 	mul.w	r3, r1, r3
 80062fc:	4413      	add	r3, r2
 80062fe:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006302:	781a      	ldrb	r2, [r3, #0]
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006308:	7bfb      	ldrb	r3, [r7, #15]
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	211a      	movs	r1, #26
 800630e:	fb01 f303 	mul.w	r3, r1, r3
 8006312:	4413      	add	r3, r2
 8006314:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006318:	881a      	ldrh	r2, [r3, #0]
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	7b9b      	ldrb	r3, [r3, #14]
 8006322:	4619      	mov	r1, r3
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f001 fd8a 	bl	8007e3e <USBH_AllocPipe>
 800632a:	4603      	mov	r3, r0
 800632c:	461a      	mov	r2, r3
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	7bdb      	ldrb	r3, [r3, #15]
 8006336:	4619      	mov	r1, r3
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f001 fd80 	bl	8007e3e <USBH_AllocPipe>
 800633e:	4603      	mov	r3, r0
 8006340:	461a      	mov	r2, r3
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	7b59      	ldrb	r1, [r3, #13]
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	7b98      	ldrb	r0, [r3, #14]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800635a:	68ba      	ldr	r2, [r7, #8]
 800635c:	8b12      	ldrh	r2, [r2, #24]
 800635e:	9202      	str	r2, [sp, #8]
 8006360:	2202      	movs	r2, #2
 8006362:	9201      	str	r2, [sp, #4]
 8006364:	9300      	str	r3, [sp, #0]
 8006366:	4623      	mov	r3, r4
 8006368:	4602      	mov	r2, r0
 800636a:	6878      	ldr	r0, [r7, #4]
 800636c:	f001 fd38 	bl	8007de0 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	7b19      	ldrb	r1, [r3, #12]
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	7bd8      	ldrb	r0, [r3, #15]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006384:	68ba      	ldr	r2, [r7, #8]
 8006386:	8b52      	ldrh	r2, [r2, #26]
 8006388:	9202      	str	r2, [sp, #8]
 800638a:	2202      	movs	r2, #2
 800638c:	9201      	str	r2, [sp, #4]
 800638e:	9300      	str	r3, [sp, #0]
 8006390:	4623      	mov	r3, r4
 8006392:	4602      	mov	r2, r0
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f001 fd23 	bl	8007de0 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	2200      	movs	r2, #0
 800639e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	7b5b      	ldrb	r3, [r3, #13]
 80063a6:	2200      	movs	r2, #0
 80063a8:	4619      	mov	r1, r3
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f002 f82e 	bl	800840c <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	7b1b      	ldrb	r3, [r3, #12]
 80063b4:	2200      	movs	r2, #0
 80063b6:	4619      	mov	r1, r3
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f002 f827 	bl	800840c <USBH_LL_SetToggle>

  return USBH_OK;
 80063be:	2300      	movs	r3, #0
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	3714      	adds	r7, #20
 80063c4:	46bd      	mov	sp, r7
 80063c6:	bd90      	pop	{r4, r7, pc}

080063c8 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b084      	sub	sp, #16
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80063d6:	69db      	ldr	r3, [r3, #28]
 80063d8:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	781b      	ldrb	r3, [r3, #0]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d00e      	beq.n	8006400 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	781b      	ldrb	r3, [r3, #0]
 80063e6:	4619      	mov	r1, r3
 80063e8:	6878      	ldr	r0, [r7, #4]
 80063ea:	f001 fd18 	bl	8007e1e <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	781b      	ldrb	r3, [r3, #0]
 80063f2:	4619      	mov	r1, r3
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	f001 fd43 	bl	8007e80 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2200      	movs	r2, #0
 80063fe:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	7b1b      	ldrb	r3, [r3, #12]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d00e      	beq.n	8006426 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	7b1b      	ldrb	r3, [r3, #12]
 800640c:	4619      	mov	r1, r3
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f001 fd05 	bl	8007e1e <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	7b1b      	ldrb	r3, [r3, #12]
 8006418:	4619      	mov	r1, r3
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f001 fd30 	bl	8007e80 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2200      	movs	r2, #0
 8006424:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	7b5b      	ldrb	r3, [r3, #13]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d00e      	beq.n	800644c <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	7b5b      	ldrb	r3, [r3, #13]
 8006432:	4619      	mov	r1, r3
 8006434:	6878      	ldr	r0, [r7, #4]
 8006436:	f001 fcf2 	bl	8007e1e <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	7b5b      	ldrb	r3, [r3, #13]
 800643e:	4619      	mov	r1, r3
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	f001 fd1d 	bl	8007e80 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2200      	movs	r2, #0
 800644a:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006452:	69db      	ldr	r3, [r3, #28]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d00b      	beq.n	8006470 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800645e:	69db      	ldr	r3, [r3, #28]
 8006460:	4618      	mov	r0, r3
 8006462:	f002 f889 	bl	8008578 <free>
    phost->pActiveClass->pData = 0U;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800646c:	2200      	movs	r2, #0
 800646e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006470:	2300      	movs	r3, #0
}
 8006472:	4618      	mov	r0, r3
 8006474:	3710      	adds	r7, #16
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}

0800647a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800647a:	b580      	push	{r7, lr}
 800647c:	b084      	sub	sp, #16
 800647e:	af00      	add	r7, sp, #0
 8006480:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006488:	69db      	ldr	r3, [r3, #28]
 800648a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	3340      	adds	r3, #64	; 0x40
 8006490:	4619      	mov	r1, r3
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 f8b1 	bl	80065fa <GetLineCoding>
 8006498:	4603      	mov	r3, r0
 800649a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800649c:	7afb      	ldrb	r3, [r7, #11]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d105      	bne.n	80064ae <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80064a8:	2102      	movs	r1, #2
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80064ae:	7afb      	ldrb	r3, [r7, #11]
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3710      	adds	r7, #16
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}

080064b8 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b084      	sub	sp, #16
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80064c0:	2301      	movs	r3, #1
 80064c2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80064c4:	2300      	movs	r3, #0
 80064c6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80064ce:	69db      	ldr	r3, [r3, #28]
 80064d0:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80064d8:	2b04      	cmp	r3, #4
 80064da:	d877      	bhi.n	80065cc <USBH_CDC_Process+0x114>
 80064dc:	a201      	add	r2, pc, #4	; (adr r2, 80064e4 <USBH_CDC_Process+0x2c>)
 80064de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064e2:	bf00      	nop
 80064e4:	080064f9 	.word	0x080064f9
 80064e8:	080064ff 	.word	0x080064ff
 80064ec:	0800652f 	.word	0x0800652f
 80064f0:	080065a3 	.word	0x080065a3
 80064f4:	080065b1 	.word	0x080065b1
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80064f8:	2300      	movs	r3, #0
 80064fa:	73fb      	strb	r3, [r7, #15]
      break;
 80064fc:	e06d      	b.n	80065da <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006502:	4619      	mov	r1, r3
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	f000 f897 	bl	8006638 <SetLineCoding>
 800650a:	4603      	mov	r3, r0
 800650c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800650e:	7bbb      	ldrb	r3, [r7, #14]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d104      	bne.n	800651e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	2202      	movs	r2, #2
 8006518:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800651c:	e058      	b.n	80065d0 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800651e:	7bbb      	ldrb	r3, [r7, #14]
 8006520:	2b01      	cmp	r3, #1
 8006522:	d055      	beq.n	80065d0 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	2204      	movs	r2, #4
 8006528:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800652c:	e050      	b.n	80065d0 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	3340      	adds	r3, #64	; 0x40
 8006532:	4619      	mov	r1, r3
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	f000 f860 	bl	80065fa <GetLineCoding>
 800653a:	4603      	mov	r3, r0
 800653c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800653e:	7bbb      	ldrb	r3, [r7, #14]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d126      	bne.n	8006592 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	2200      	movs	r2, #0
 8006548:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006556:	791b      	ldrb	r3, [r3, #4]
 8006558:	429a      	cmp	r2, r3
 800655a:	d13b      	bne.n	80065d4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006566:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006568:	429a      	cmp	r2, r3
 800656a:	d133      	bne.n	80065d4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006576:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006578:	429a      	cmp	r2, r3
 800657a:	d12b      	bne.n	80065d4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006584:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006586:	429a      	cmp	r2, r3
 8006588:	d124      	bne.n	80065d4 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	f000 f958 	bl	8006840 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006590:	e020      	b.n	80065d4 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8006592:	7bbb      	ldrb	r3, [r7, #14]
 8006594:	2b01      	cmp	r3, #1
 8006596:	d01d      	beq.n	80065d4 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	2204      	movs	r2, #4
 800659c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80065a0:	e018      	b.n	80065d4 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80065a2:	6878      	ldr	r0, [r7, #4]
 80065a4:	f000 f867 	bl	8006676 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f000 f8da 	bl	8006762 <CDC_ProcessReception>
      break;
 80065ae:	e014      	b.n	80065da <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80065b0:	2100      	movs	r1, #0
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f000 ffe3 	bl	800757e <USBH_ClrFeature>
 80065b8:	4603      	mov	r3, r0
 80065ba:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80065bc:	7bbb      	ldrb	r3, [r7, #14]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d10a      	bne.n	80065d8 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	2200      	movs	r2, #0
 80065c6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 80065ca:	e005      	b.n	80065d8 <USBH_CDC_Process+0x120>

    default:
      break;
 80065cc:	bf00      	nop
 80065ce:	e004      	b.n	80065da <USBH_CDC_Process+0x122>
      break;
 80065d0:	bf00      	nop
 80065d2:	e002      	b.n	80065da <USBH_CDC_Process+0x122>
      break;
 80065d4:	bf00      	nop
 80065d6:	e000      	b.n	80065da <USBH_CDC_Process+0x122>
      break;
 80065d8:	bf00      	nop

  }

  return status;
 80065da:	7bfb      	ldrb	r3, [r7, #15]
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3710      	adds	r7, #16
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}

080065e4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b083      	sub	sp, #12
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80065ec:	2300      	movs	r3, #0
}
 80065ee:	4618      	mov	r0, r3
 80065f0:	370c      	adds	r7, #12
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr

080065fa <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80065fa:	b580      	push	{r7, lr}
 80065fc:	b082      	sub	sp, #8
 80065fe:	af00      	add	r7, sp, #0
 8006600:	6078      	str	r0, [r7, #4]
 8006602:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	22a1      	movs	r2, #161	; 0xa1
 8006608:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2221      	movs	r2, #33	; 0x21
 800660e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2207      	movs	r2, #7
 8006620:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	2207      	movs	r2, #7
 8006626:	4619      	mov	r1, r3
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f001 f988 	bl	800793e <USBH_CtlReq>
 800662e:	4603      	mov	r3, r0
}
 8006630:	4618      	mov	r0, r3
 8006632:	3708      	adds	r7, #8
 8006634:	46bd      	mov	sp, r7
 8006636:	bd80      	pop	{r7, pc}

08006638 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b082      	sub	sp, #8
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2221      	movs	r2, #33	; 0x21
 8006646:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2220      	movs	r2, #32
 800664c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2200      	movs	r2, #0
 8006652:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2200      	movs	r2, #0
 8006658:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2207      	movs	r2, #7
 800665e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	2207      	movs	r2, #7
 8006664:	4619      	mov	r1, r3
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f001 f969 	bl	800793e <USBH_CtlReq>
 800666c:	4603      	mov	r3, r0
}
 800666e:	4618      	mov	r0, r3
 8006670:	3708      	adds	r7, #8
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}

08006676 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8006676:	b580      	push	{r7, lr}
 8006678:	b086      	sub	sp, #24
 800667a:	af02      	add	r7, sp, #8
 800667c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006684:	69db      	ldr	r3, [r3, #28]
 8006686:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006688:	2300      	movs	r3, #0
 800668a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8006692:	2b01      	cmp	r3, #1
 8006694:	d002      	beq.n	800669c <CDC_ProcessTransmission+0x26>
 8006696:	2b02      	cmp	r3, #2
 8006698:	d023      	beq.n	80066e2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800669a:	e05e      	b.n	800675a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a0:	68fa      	ldr	r2, [r7, #12]
 80066a2:	8b12      	ldrh	r2, [r2, #24]
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d90b      	bls.n	80066c0 <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	69d9      	ldr	r1, [r3, #28]
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	8b1a      	ldrh	r2, [r3, #24]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	7b5b      	ldrb	r3, [r3, #13]
 80066b4:	2001      	movs	r0, #1
 80066b6:	9000      	str	r0, [sp, #0]
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f001 fb4e 	bl	8007d5a <USBH_BulkSendData>
 80066be:	e00b      	b.n	80066d8 <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 80066c8:	b29a      	uxth	r2, r3
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	7b5b      	ldrb	r3, [r3, #13]
 80066ce:	2001      	movs	r0, #1
 80066d0:	9000      	str	r0, [sp, #0]
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f001 fb41 	bl	8007d5a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2202      	movs	r2, #2
 80066dc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80066e0:	e03b      	b.n	800675a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	7b5b      	ldrb	r3, [r3, #13]
 80066e6:	4619      	mov	r1, r3
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f001 fe65 	bl	80083b8 <USBH_LL_GetURBState>
 80066ee:	4603      	mov	r3, r0
 80066f0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80066f2:	7afb      	ldrb	r3, [r7, #11]
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	d128      	bne.n	800674a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066fc:	68fa      	ldr	r2, [r7, #12]
 80066fe:	8b12      	ldrh	r2, [r2, #24]
 8006700:	4293      	cmp	r3, r2
 8006702:	d90e      	bls.n	8006722 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006708:	68fa      	ldr	r2, [r7, #12]
 800670a:	8b12      	ldrh	r2, [r2, #24]
 800670c:	1a9a      	subs	r2, r3, r2
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	69db      	ldr	r3, [r3, #28]
 8006716:	68fa      	ldr	r2, [r7, #12]
 8006718:	8b12      	ldrh	r2, [r2, #24]
 800671a:	441a      	add	r2, r3
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	61da      	str	r2, [r3, #28]
 8006720:	e002      	b.n	8006728 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2200      	movs	r2, #0
 8006726:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800672c:	2b00      	cmp	r3, #0
 800672e:	d004      	beq.n	800673a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2201      	movs	r2, #1
 8006734:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006738:	e00e      	b.n	8006758 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2200      	movs	r2, #0
 800673e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f000 f868 	bl	8006818 <USBH_CDC_TransmitCallback>
      break;
 8006748:	e006      	b.n	8006758 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800674a:	7afb      	ldrb	r3, [r7, #11]
 800674c:	2b02      	cmp	r3, #2
 800674e:	d103      	bne.n	8006758 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2201      	movs	r2, #1
 8006754:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006758:	bf00      	nop
  }
}
 800675a:	bf00      	nop
 800675c:	3710      	adds	r7, #16
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}

08006762 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006762:	b580      	push	{r7, lr}
 8006764:	b086      	sub	sp, #24
 8006766:	af00      	add	r7, sp, #0
 8006768:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006770:	69db      	ldr	r3, [r3, #28]
 8006772:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006774:	2300      	movs	r3, #0
 8006776:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800677e:	2b03      	cmp	r3, #3
 8006780:	d002      	beq.n	8006788 <CDC_ProcessReception+0x26>
 8006782:	2b04      	cmp	r3, #4
 8006784:	d00e      	beq.n	80067a4 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8006786:	e043      	b.n	8006810 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	6a19      	ldr	r1, [r3, #32]
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	8b5a      	ldrh	r2, [r3, #26]
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	7b1b      	ldrb	r3, [r3, #12]
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	f001 fb05 	bl	8007da4 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	2204      	movs	r2, #4
 800679e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80067a2:	e035      	b.n	8006810 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	7b1b      	ldrb	r3, [r3, #12]
 80067a8:	4619      	mov	r1, r3
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f001 fe04 	bl	80083b8 <USBH_LL_GetURBState>
 80067b0:	4603      	mov	r3, r0
 80067b2:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80067b4:	7cfb      	ldrb	r3, [r7, #19]
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	d129      	bne.n	800680e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	7b1b      	ldrb	r3, [r3, #12]
 80067be:	4619      	mov	r1, r3
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f001 fd67 	bl	8008294 <USBH_LL_GetLastXferSize>
 80067c6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067cc:	68fa      	ldr	r2, [r7, #12]
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d016      	beq.n	8006800 <CDC_ProcessReception+0x9e>
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	8b5b      	ldrh	r3, [r3, #26]
 80067d6:	461a      	mov	r2, r3
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	4293      	cmp	r3, r2
 80067dc:	d910      	bls.n	8006800 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	1ad2      	subs	r2, r2, r3
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	6a1a      	ldr	r2, [r3, #32]
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	441a      	add	r2, r3
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	2203      	movs	r2, #3
 80067fa:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80067fe:	e006      	b.n	800680e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	2200      	movs	r2, #0
 8006804:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f000 f80f 	bl	800682c <USBH_CDC_ReceiveCallback>
      break;
 800680e:	bf00      	nop
  }
}
 8006810:	bf00      	nop
 8006812:	3718      	adds	r7, #24
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}

08006818 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8006818:	b480      	push	{r7}
 800681a:	b083      	sub	sp, #12
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006820:	bf00      	nop
 8006822:	370c      	adds	r7, #12
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr

0800682c <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800682c:	b480      	push	{r7}
 800682e:	b083      	sub	sp, #12
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006834:	bf00      	nop
 8006836:	370c      	adds	r7, #12
 8006838:	46bd      	mov	sp, r7
 800683a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683e:	4770      	bx	lr

08006840 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8006840:	b480      	push	{r7}
 8006842:	b083      	sub	sp, #12
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006848:	bf00      	nop
 800684a:	370c      	adds	r7, #12
 800684c:	46bd      	mov	sp, r7
 800684e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006852:	4770      	bx	lr

08006854 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b084      	sub	sp, #16
 8006858:	af00      	add	r7, sp, #0
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	4613      	mov	r3, r2
 8006860:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d101      	bne.n	800686c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006868:	2302      	movs	r3, #2
 800686a:	e029      	b.n	80068c0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	79fa      	ldrb	r2, [r7, #7]
 8006870:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2200      	movs	r2, #0
 8006878:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2200      	movs	r2, #0
 8006880:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8006884:	68f8      	ldr	r0, [r7, #12]
 8006886:	f000 f81f 	bl	80068c8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2200      	movs	r2, #0
 800688e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2200      	movs	r2, #0
 8006896:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2200      	movs	r2, #0
 800689e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2200      	movs	r2, #0
 80068a6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d003      	beq.n	80068b8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	68ba      	ldr	r2, [r7, #8]
 80068b4:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 80068b8:	68f8      	ldr	r0, [r7, #12]
 80068ba:	f001 fc37 	bl	800812c <USBH_LL_Init>

  return USBH_OK;
 80068be:	2300      	movs	r3, #0
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	3710      	adds	r7, #16
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}

080068c8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b085      	sub	sp, #20
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80068d0:	2300      	movs	r3, #0
 80068d2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80068d4:	2300      	movs	r3, #0
 80068d6:	60fb      	str	r3, [r7, #12]
 80068d8:	e009      	b.n	80068ee <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80068da:	687a      	ldr	r2, [r7, #4]
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	33e0      	adds	r3, #224	; 0xe0
 80068e0:	009b      	lsls	r3, r3, #2
 80068e2:	4413      	add	r3, r2
 80068e4:	2200      	movs	r2, #0
 80068e6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	3301      	adds	r3, #1
 80068ec:	60fb      	str	r3, [r7, #12]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2b0e      	cmp	r3, #14
 80068f2:	d9f2      	bls.n	80068da <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80068f4:	2300      	movs	r3, #0
 80068f6:	60fb      	str	r3, [r7, #12]
 80068f8:	e009      	b.n	800690e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80068fa:	687a      	ldr	r2, [r7, #4]
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	4413      	add	r3, r2
 8006900:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006904:	2200      	movs	r2, #0
 8006906:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	3301      	adds	r3, #1
 800690c:	60fb      	str	r3, [r7, #12]
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006914:	d3f1      	bcc.n	80068fa <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2200      	movs	r2, #0
 8006920:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2201      	movs	r2, #1
 8006926:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2200      	movs	r2, #0
 800692c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2201      	movs	r2, #1
 8006934:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2240      	movs	r2, #64	; 0x40
 800693a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2200      	movs	r2, #0
 8006940:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2200      	movs	r2, #0
 8006946:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2201      	movs	r2, #1
 800694e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2200      	movs	r2, #0
 800695e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8006962:	2300      	movs	r3, #0
}
 8006964:	4618      	mov	r0, r3
 8006966:	3714      	adds	r7, #20
 8006968:	46bd      	mov	sp, r7
 800696a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696e:	4770      	bx	lr

08006970 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006970:	b480      	push	{r7}
 8006972:	b085      	sub	sp, #20
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800697a:	2300      	movs	r3, #0
 800697c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d016      	beq.n	80069b2 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800698a:	2b00      	cmp	r3, #0
 800698c:	d10e      	bne.n	80069ac <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006994:	1c59      	adds	r1, r3, #1
 8006996:	687a      	ldr	r2, [r7, #4]
 8006998:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	33de      	adds	r3, #222	; 0xde
 80069a0:	6839      	ldr	r1, [r7, #0]
 80069a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80069a6:	2300      	movs	r3, #0
 80069a8:	73fb      	strb	r3, [r7, #15]
 80069aa:	e004      	b.n	80069b6 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80069ac:	2302      	movs	r3, #2
 80069ae:	73fb      	strb	r3, [r7, #15]
 80069b0:	e001      	b.n	80069b6 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80069b2:	2302      	movs	r3, #2
 80069b4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80069b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3714      	adds	r7, #20
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr

080069c4 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b085      	sub	sp, #20
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	460b      	mov	r3, r1
 80069ce:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80069d0:	2300      	movs	r3, #0
 80069d2:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 80069da:	78fa      	ldrb	r2, [r7, #3]
 80069dc:	429a      	cmp	r2, r3
 80069de:	d204      	bcs.n	80069ea <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	78fa      	ldrb	r2, [r7, #3]
 80069e4:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 80069e8:	e001      	b.n	80069ee <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80069ea:	2302      	movs	r3, #2
 80069ec:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80069ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3714      	adds	r7, #20
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr

080069fc <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b087      	sub	sp, #28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	4608      	mov	r0, r1
 8006a06:	4611      	mov	r1, r2
 8006a08:	461a      	mov	r2, r3
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	70fb      	strb	r3, [r7, #3]
 8006a0e:	460b      	mov	r3, r1
 8006a10:	70bb      	strb	r3, [r7, #2]
 8006a12:	4613      	mov	r3, r2
 8006a14:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8006a16:	2300      	movs	r3, #0
 8006a18:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006a24:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006a26:	e025      	b.n	8006a74 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006a28:	7dfb      	ldrb	r3, [r7, #23]
 8006a2a:	221a      	movs	r2, #26
 8006a2c:	fb02 f303 	mul.w	r3, r2, r3
 8006a30:	3308      	adds	r3, #8
 8006a32:	68fa      	ldr	r2, [r7, #12]
 8006a34:	4413      	add	r3, r2
 8006a36:	3302      	adds	r3, #2
 8006a38:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006a3a:	693b      	ldr	r3, [r7, #16]
 8006a3c:	795b      	ldrb	r3, [r3, #5]
 8006a3e:	78fa      	ldrb	r2, [r7, #3]
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d002      	beq.n	8006a4a <USBH_FindInterface+0x4e>
 8006a44:	78fb      	ldrb	r3, [r7, #3]
 8006a46:	2bff      	cmp	r3, #255	; 0xff
 8006a48:	d111      	bne.n	8006a6e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006a4e:	78ba      	ldrb	r2, [r7, #2]
 8006a50:	429a      	cmp	r2, r3
 8006a52:	d002      	beq.n	8006a5a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006a54:	78bb      	ldrb	r3, [r7, #2]
 8006a56:	2bff      	cmp	r3, #255	; 0xff
 8006a58:	d109      	bne.n	8006a6e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006a5e:	787a      	ldrb	r2, [r7, #1]
 8006a60:	429a      	cmp	r2, r3
 8006a62:	d002      	beq.n	8006a6a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006a64:	787b      	ldrb	r3, [r7, #1]
 8006a66:	2bff      	cmp	r3, #255	; 0xff
 8006a68:	d101      	bne.n	8006a6e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006a6a:	7dfb      	ldrb	r3, [r7, #23]
 8006a6c:	e006      	b.n	8006a7c <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006a6e:	7dfb      	ldrb	r3, [r7, #23]
 8006a70:	3301      	adds	r3, #1
 8006a72:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006a74:	7dfb      	ldrb	r3, [r7, #23]
 8006a76:	2b01      	cmp	r3, #1
 8006a78:	d9d6      	bls.n	8006a28 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006a7a:	23ff      	movs	r3, #255	; 0xff
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	371c      	adds	r7, #28
 8006a80:	46bd      	mov	sp, r7
 8006a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a86:	4770      	bx	lr

08006a88 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b082      	sub	sp, #8
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f001 fb87 	bl	80081a4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8006a96:	2101      	movs	r1, #1
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f001 fca0 	bl	80083de <USBH_LL_DriverVBUS>

  return USBH_OK;
 8006a9e:	2300      	movs	r3, #0
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3708      	adds	r7, #8
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}

08006aa8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b088      	sub	sp, #32
 8006aac:	af04      	add	r7, sp, #16
 8006aae:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8006ab0:	2302      	movs	r3, #2
 8006ab2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8006abe:	b2db      	uxtb	r3, r3
 8006ac0:	2b01      	cmp	r3, #1
 8006ac2:	d102      	bne.n	8006aca <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2203      	movs	r2, #3
 8006ac8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	781b      	ldrb	r3, [r3, #0]
 8006ace:	b2db      	uxtb	r3, r3
 8006ad0:	2b0b      	cmp	r3, #11
 8006ad2:	f200 81b3 	bhi.w	8006e3c <USBH_Process+0x394>
 8006ad6:	a201      	add	r2, pc, #4	; (adr r2, 8006adc <USBH_Process+0x34>)
 8006ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006adc:	08006b0d 	.word	0x08006b0d
 8006ae0:	08006b3f 	.word	0x08006b3f
 8006ae4:	08006ba7 	.word	0x08006ba7
 8006ae8:	08006dd7 	.word	0x08006dd7
 8006aec:	08006e3d 	.word	0x08006e3d
 8006af0:	08006c4b 	.word	0x08006c4b
 8006af4:	08006d7d 	.word	0x08006d7d
 8006af8:	08006c81 	.word	0x08006c81
 8006afc:	08006ca1 	.word	0x08006ca1
 8006b00:	08006cc1 	.word	0x08006cc1
 8006b04:	08006cef 	.word	0x08006cef
 8006b08:	08006dbf 	.word	0x08006dbf
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8006b12:	b2db      	uxtb	r3, r3
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	f000 8193 	beq.w	8006e40 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8006b20:	20c8      	movs	r0, #200	; 0xc8
 8006b22:	f001 fca3 	bl	800846c <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f001 fb99 	bl	800825e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2200      	movs	r2, #0
 8006b30:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2200      	movs	r2, #0
 8006b38:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006b3c:	e180      	b.n	8006e40 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d107      	bne.n	8006b58 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2202      	movs	r2, #2
 8006b54:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006b56:	e182      	b.n	8006e5e <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006b5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006b62:	d914      	bls.n	8006b8e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006b6a:	3301      	adds	r3, #1
 8006b6c:	b2da      	uxtb	r2, r3
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006b7a:	2b03      	cmp	r3, #3
 8006b7c:	d903      	bls.n	8006b86 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	220d      	movs	r2, #13
 8006b82:	701a      	strb	r2, [r3, #0]
      break;
 8006b84:	e16b      	b.n	8006e5e <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	701a      	strb	r2, [r3, #0]
      break;
 8006b8c:	e167      	b.n	8006e5e <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006b94:	f103 020a 	add.w	r2, r3, #10
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8006b9e:	200a      	movs	r0, #10
 8006ba0:	f001 fc64 	bl	800846c <USBH_Delay>
      break;
 8006ba4:	e15b      	b.n	8006e5e <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d005      	beq.n	8006bbc <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006bb6:	2104      	movs	r1, #4
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8006bbc:	2064      	movs	r0, #100	; 0x64
 8006bbe:	f001 fc55 	bl	800846c <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8006bc2:	6878      	ldr	r0, [r7, #4]
 8006bc4:	f001 fb24 	bl	8008210 <USBH_LL_GetSpeed>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	461a      	mov	r2, r3
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2205      	movs	r2, #5
 8006bd6:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8006bd8:	2100      	movs	r1, #0
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f001 f92f 	bl	8007e3e <USBH_AllocPipe>
 8006be0:	4603      	mov	r3, r0
 8006be2:	461a      	mov	r2, r3
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8006be8:	2180      	movs	r1, #128	; 0x80
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	f001 f927 	bl	8007e3e <USBH_AllocPipe>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	461a      	mov	r2, r3
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	7919      	ldrb	r1, [r3, #4]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006c0c:	b292      	uxth	r2, r2
 8006c0e:	9202      	str	r2, [sp, #8]
 8006c10:	2200      	movs	r2, #0
 8006c12:	9201      	str	r2, [sp, #4]
 8006c14:	9300      	str	r3, [sp, #0]
 8006c16:	4603      	mov	r3, r0
 8006c18:	2280      	movs	r2, #128	; 0x80
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f001 f8e0 	bl	8007de0 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	7959      	ldrb	r1, [r3, #5]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006c30:	687a      	ldr	r2, [r7, #4]
 8006c32:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006c34:	b292      	uxth	r2, r2
 8006c36:	9202      	str	r2, [sp, #8]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	9201      	str	r2, [sp, #4]
 8006c3c:	9300      	str	r3, [sp, #0]
 8006c3e:	4603      	mov	r3, r0
 8006c40:	2200      	movs	r2, #0
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f001 f8cc 	bl	8007de0 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006c48:	e109      	b.n	8006e5e <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 f90c 	bl	8006e68 <USBH_HandleEnum>
 8006c50:	4603      	mov	r3, r0
 8006c52:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8006c54:	7bbb      	ldrb	r3, [r7, #14]
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	f040 80f3 	bne.w	8006e44 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	d103      	bne.n	8006c78 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2208      	movs	r2, #8
 8006c74:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006c76:	e0e5      	b.n	8006e44 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2207      	movs	r2, #7
 8006c7c:	701a      	strb	r2, [r3, #0]
      break;
 8006c7e:	e0e1      	b.n	8006e44 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	f000 80de 	beq.w	8006e48 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006c92:	2101      	movs	r1, #1
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2208      	movs	r2, #8
 8006c9c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8006c9e:	e0d3      	b.n	8006e48 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8006ca6:	b29b      	uxth	r3, r3
 8006ca8:	4619      	mov	r1, r3
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f000 fc20 	bl	80074f0 <USBH_SetCfg>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	f040 80ca 	bne.w	8006e4c <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2209      	movs	r2, #9
 8006cbc:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006cbe:	e0c5      	b.n	8006e4c <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8006cc6:	f003 0320 	and.w	r3, r3, #32
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d00b      	beq.n	8006ce6 <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8006cce:	2101      	movs	r1, #1
 8006cd0:	6878      	ldr	r0, [r7, #4]
 8006cd2:	f000 fc30 	bl	8007536 <USBH_SetFeature>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	f040 80b9 	bne.w	8006e50 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	220a      	movs	r2, #10
 8006ce2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006ce4:	e0b4      	b.n	8006e50 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	220a      	movs	r2, #10
 8006cea:	701a      	strb	r2, [r3, #0]
      break;
 8006cec:	e0b0      	b.n	8006e50 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	f000 80ad 	beq.w	8006e54 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006d02:	2300      	movs	r3, #0
 8006d04:	73fb      	strb	r3, [r7, #15]
 8006d06:	e016      	b.n	8006d36 <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006d08:	7bfa      	ldrb	r2, [r7, #15]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	32de      	adds	r2, #222	; 0xde
 8006d0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d12:	791a      	ldrb	r2, [r3, #4]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	d108      	bne.n	8006d30 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 8006d1e:	7bfa      	ldrb	r2, [r7, #15]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	32de      	adds	r2, #222	; 0xde
 8006d24:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8006d2e:	e005      	b.n	8006d3c <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006d30:	7bfb      	ldrb	r3, [r7, #15]
 8006d32:	3301      	adds	r3, #1
 8006d34:	73fb      	strb	r3, [r7, #15]
 8006d36:	7bfb      	ldrb	r3, [r7, #15]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d0e5      	beq.n	8006d08 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d016      	beq.n	8006d74 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	4798      	blx	r3
 8006d52:	4603      	mov	r3, r0
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d109      	bne.n	8006d6c <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2206      	movs	r2, #6
 8006d5c:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006d64:	2103      	movs	r1, #3
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006d6a:	e073      	b.n	8006e54 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	220d      	movs	r2, #13
 8006d70:	701a      	strb	r2, [r3, #0]
      break;
 8006d72:	e06f      	b.n	8006e54 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	220d      	movs	r2, #13
 8006d78:	701a      	strb	r2, [r3, #0]
      break;
 8006d7a:	e06b      	b.n	8006e54 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d017      	beq.n	8006db6 <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006d8c:	691b      	ldr	r3, [r3, #16]
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	4798      	blx	r3
 8006d92:	4603      	mov	r3, r0
 8006d94:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006d96:	7bbb      	ldrb	r3, [r7, #14]
 8006d98:	b2db      	uxtb	r3, r3
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d103      	bne.n	8006da6 <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	220b      	movs	r2, #11
 8006da2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006da4:	e058      	b.n	8006e58 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 8006da6:	7bbb      	ldrb	r3, [r7, #14]
 8006da8:	b2db      	uxtb	r3, r3
 8006daa:	2b02      	cmp	r3, #2
 8006dac:	d154      	bne.n	8006e58 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	220d      	movs	r2, #13
 8006db2:	701a      	strb	r2, [r3, #0]
      break;
 8006db4:	e050      	b.n	8006e58 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	220d      	movs	r2, #13
 8006dba:	701a      	strb	r2, [r3, #0]
      break;
 8006dbc:	e04c      	b.n	8006e58 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d049      	beq.n	8006e5c <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006dce:	695b      	ldr	r3, [r3, #20]
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	4798      	blx	r3
      }
      break;
 8006dd4:	e042      	b.n	8006e5c <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f7ff fd72 	bl	80068c8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d009      	beq.n	8006e02 <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006df4:	68db      	ldr	r3, [r3, #12]
 8006df6:	6878      	ldr	r0, [r7, #4]
 8006df8:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d005      	beq.n	8006e18 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006e12:	2105      	movs	r1, #5
 8006e14:	6878      	ldr	r0, [r7, #4]
 8006e16:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8006e1e:	b2db      	uxtb	r3, r3
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d107      	bne.n	8006e34 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2200      	movs	r2, #0
 8006e28:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	f7ff fe2b 	bl	8006a88 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006e32:	e014      	b.n	8006e5e <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	f001 f9b5 	bl	80081a4 <USBH_LL_Start>
      break;
 8006e3a:	e010      	b.n	8006e5e <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 8006e3c:	bf00      	nop
 8006e3e:	e00e      	b.n	8006e5e <USBH_Process+0x3b6>
      break;
 8006e40:	bf00      	nop
 8006e42:	e00c      	b.n	8006e5e <USBH_Process+0x3b6>
      break;
 8006e44:	bf00      	nop
 8006e46:	e00a      	b.n	8006e5e <USBH_Process+0x3b6>
    break;
 8006e48:	bf00      	nop
 8006e4a:	e008      	b.n	8006e5e <USBH_Process+0x3b6>
      break;
 8006e4c:	bf00      	nop
 8006e4e:	e006      	b.n	8006e5e <USBH_Process+0x3b6>
      break;
 8006e50:	bf00      	nop
 8006e52:	e004      	b.n	8006e5e <USBH_Process+0x3b6>
      break;
 8006e54:	bf00      	nop
 8006e56:	e002      	b.n	8006e5e <USBH_Process+0x3b6>
      break;
 8006e58:	bf00      	nop
 8006e5a:	e000      	b.n	8006e5e <USBH_Process+0x3b6>
      break;
 8006e5c:	bf00      	nop
  }
  return USBH_OK;
 8006e5e:	2300      	movs	r3, #0
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3710      	adds	r7, #16
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}

08006e68 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b088      	sub	sp, #32
 8006e6c:	af04      	add	r7, sp, #16
 8006e6e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006e70:	2301      	movs	r3, #1
 8006e72:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006e74:	2301      	movs	r3, #1
 8006e76:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	785b      	ldrb	r3, [r3, #1]
 8006e7c:	2b07      	cmp	r3, #7
 8006e7e:	f200 81c1 	bhi.w	8007204 <USBH_HandleEnum+0x39c>
 8006e82:	a201      	add	r2, pc, #4	; (adr r2, 8006e88 <USBH_HandleEnum+0x20>)
 8006e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e88:	08006ea9 	.word	0x08006ea9
 8006e8c:	08006f67 	.word	0x08006f67
 8006e90:	08006fd1 	.word	0x08006fd1
 8006e94:	0800705f 	.word	0x0800705f
 8006e98:	080070c9 	.word	0x080070c9
 8006e9c:	08007139 	.word	0x08007139
 8006ea0:	0800717f 	.word	0x0800717f
 8006ea4:	080071c5 	.word	0x080071c5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8006ea8:	2108      	movs	r1, #8
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f000 fa50 	bl	8007350 <USBH_Get_DevDesc>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006eb4:	7bbb      	ldrb	r3, [r7, #14]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d130      	bne.n	8006f1c <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	7919      	ldrb	r1, [r3, #4]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006eda:	687a      	ldr	r2, [r7, #4]
 8006edc:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006ede:	b292      	uxth	r2, r2
 8006ee0:	9202      	str	r2, [sp, #8]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	9201      	str	r2, [sp, #4]
 8006ee6:	9300      	str	r3, [sp, #0]
 8006ee8:	4603      	mov	r3, r0
 8006eea:	2280      	movs	r2, #128	; 0x80
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f000 ff77 	bl	8007de0 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	7959      	ldrb	r1, [r3, #5]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006f02:	687a      	ldr	r2, [r7, #4]
 8006f04:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006f06:	b292      	uxth	r2, r2
 8006f08:	9202      	str	r2, [sp, #8]
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	9201      	str	r2, [sp, #4]
 8006f0e:	9300      	str	r3, [sp, #0]
 8006f10:	4603      	mov	r3, r0
 8006f12:	2200      	movs	r2, #0
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f000 ff63 	bl	8007de0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006f1a:	e175      	b.n	8007208 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006f1c:	7bbb      	ldrb	r3, [r7, #14]
 8006f1e:	2b03      	cmp	r3, #3
 8006f20:	f040 8172 	bne.w	8007208 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006f2a:	3301      	adds	r3, #1
 8006f2c:	b2da      	uxtb	r2, r3
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006f3a:	2b03      	cmp	r3, #3
 8006f3c:	d903      	bls.n	8006f46 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	220d      	movs	r2, #13
 8006f42:	701a      	strb	r2, [r3, #0]
      break;
 8006f44:	e160      	b.n	8007208 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	795b      	ldrb	r3, [r3, #5]
 8006f4a:	4619      	mov	r1, r3
 8006f4c:	6878      	ldr	r0, [r7, #4]
 8006f4e:	f000 ff97 	bl	8007e80 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	791b      	ldrb	r3, [r3, #4]
 8006f56:	4619      	mov	r1, r3
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f000 ff91 	bl	8007e80 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2200      	movs	r2, #0
 8006f62:	701a      	strb	r2, [r3, #0]
      break;
 8006f64:	e150      	b.n	8007208 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8006f66:	2112      	movs	r1, #18
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f000 f9f1 	bl	8007350 <USBH_Get_DevDesc>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006f72:	7bbb      	ldrb	r3, [r7, #14]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d103      	bne.n	8006f80 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2202      	movs	r2, #2
 8006f7c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006f7e:	e145      	b.n	800720c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006f80:	7bbb      	ldrb	r3, [r7, #14]
 8006f82:	2b03      	cmp	r3, #3
 8006f84:	f040 8142 	bne.w	800720c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006f8e:	3301      	adds	r3, #1
 8006f90:	b2da      	uxtb	r2, r3
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006f9e:	2b03      	cmp	r3, #3
 8006fa0:	d903      	bls.n	8006faa <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	220d      	movs	r2, #13
 8006fa6:	701a      	strb	r2, [r3, #0]
      break;
 8006fa8:	e130      	b.n	800720c <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	795b      	ldrb	r3, [r3, #5]
 8006fae:	4619      	mov	r1, r3
 8006fb0:	6878      	ldr	r0, [r7, #4]
 8006fb2:	f000 ff65 	bl	8007e80 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	791b      	ldrb	r3, [r3, #4]
 8006fba:	4619      	mov	r1, r3
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f000 ff5f 	bl	8007e80 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	701a      	strb	r2, [r3, #0]
      break;
 8006fce:	e11d      	b.n	800720c <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8006fd0:	2101      	movs	r1, #1
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f000 fa68 	bl	80074a8 <USBH_SetAddress>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006fdc:	7bbb      	ldrb	r3, [r7, #14]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d132      	bne.n	8007048 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8006fe2:	2002      	movs	r0, #2
 8006fe4:	f001 fa42 	bl	800846c <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2201      	movs	r2, #1
 8006fec:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2203      	movs	r2, #3
 8006ff4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	7919      	ldrb	r1, [r3, #4]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8007006:	687a      	ldr	r2, [r7, #4]
 8007008:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800700a:	b292      	uxth	r2, r2
 800700c:	9202      	str	r2, [sp, #8]
 800700e:	2200      	movs	r2, #0
 8007010:	9201      	str	r2, [sp, #4]
 8007012:	9300      	str	r3, [sp, #0]
 8007014:	4603      	mov	r3, r0
 8007016:	2280      	movs	r2, #128	; 0x80
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f000 fee1 	bl	8007de0 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	7959      	ldrb	r1, [r3, #5]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800702e:	687a      	ldr	r2, [r7, #4]
 8007030:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007032:	b292      	uxth	r2, r2
 8007034:	9202      	str	r2, [sp, #8]
 8007036:	2200      	movs	r2, #0
 8007038:	9201      	str	r2, [sp, #4]
 800703a:	9300      	str	r3, [sp, #0]
 800703c:	4603      	mov	r3, r0
 800703e:	2200      	movs	r2, #0
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f000 fecd 	bl	8007de0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007046:	e0e3      	b.n	8007210 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007048:	7bbb      	ldrb	r3, [r7, #14]
 800704a:	2b03      	cmp	r3, #3
 800704c:	f040 80e0 	bne.w	8007210 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	220d      	movs	r2, #13
 8007054:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2200      	movs	r2, #0
 800705a:	705a      	strb	r2, [r3, #1]
      break;
 800705c:	e0d8      	b.n	8007210 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800705e:	2109      	movs	r1, #9
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f000 f99d 	bl	80073a0 <USBH_Get_CfgDesc>
 8007066:	4603      	mov	r3, r0
 8007068:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800706a:	7bbb      	ldrb	r3, [r7, #14]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d103      	bne.n	8007078 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2204      	movs	r2, #4
 8007074:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007076:	e0cd      	b.n	8007214 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007078:	7bbb      	ldrb	r3, [r7, #14]
 800707a:	2b03      	cmp	r3, #3
 800707c:	f040 80ca 	bne.w	8007214 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007086:	3301      	adds	r3, #1
 8007088:	b2da      	uxtb	r2, r3
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007096:	2b03      	cmp	r3, #3
 8007098:	d903      	bls.n	80070a2 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	220d      	movs	r2, #13
 800709e:	701a      	strb	r2, [r3, #0]
      break;
 80070a0:	e0b8      	b.n	8007214 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	795b      	ldrb	r3, [r3, #5]
 80070a6:	4619      	mov	r1, r3
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f000 fee9 	bl	8007e80 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	791b      	ldrb	r3, [r3, #4]
 80070b2:	4619      	mov	r1, r3
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f000 fee3 	bl	8007e80 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2200      	movs	r2, #0
 80070be:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2200      	movs	r2, #0
 80070c4:	701a      	strb	r2, [r3, #0]
      break;
 80070c6:	e0a5      	b.n	8007214 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80070ce:	4619      	mov	r1, r3
 80070d0:	6878      	ldr	r0, [r7, #4]
 80070d2:	f000 f965 	bl	80073a0 <USBH_Get_CfgDesc>
 80070d6:	4603      	mov	r3, r0
 80070d8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80070da:	7bbb      	ldrb	r3, [r7, #14]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d103      	bne.n	80070e8 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2205      	movs	r2, #5
 80070e4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80070e6:	e097      	b.n	8007218 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80070e8:	7bbb      	ldrb	r3, [r7, #14]
 80070ea:	2b03      	cmp	r3, #3
 80070ec:	f040 8094 	bne.w	8007218 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80070f6:	3301      	adds	r3, #1
 80070f8:	b2da      	uxtb	r2, r3
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007106:	2b03      	cmp	r3, #3
 8007108:	d903      	bls.n	8007112 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	220d      	movs	r2, #13
 800710e:	701a      	strb	r2, [r3, #0]
      break;
 8007110:	e082      	b.n	8007218 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	795b      	ldrb	r3, [r3, #5]
 8007116:	4619      	mov	r1, r3
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f000 feb1 	bl	8007e80 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	791b      	ldrb	r3, [r3, #4]
 8007122:	4619      	mov	r1, r3
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f000 feab 	bl	8007e80 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2200      	movs	r2, #0
 800712e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2200      	movs	r2, #0
 8007134:	701a      	strb	r2, [r3, #0]
      break;
 8007136:	e06f      	b.n	8007218 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800713e:	2b00      	cmp	r3, #0
 8007140:	d019      	beq.n	8007176 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800714e:	23ff      	movs	r3, #255	; 0xff
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f000 f949 	bl	80073e8 <USBH_Get_StringDesc>
 8007156:	4603      	mov	r3, r0
 8007158:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800715a:	7bbb      	ldrb	r3, [r7, #14]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d103      	bne.n	8007168 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2206      	movs	r2, #6
 8007164:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8007166:	e059      	b.n	800721c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007168:	7bbb      	ldrb	r3, [r7, #14]
 800716a:	2b03      	cmp	r3, #3
 800716c:	d156      	bne.n	800721c <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2206      	movs	r2, #6
 8007172:	705a      	strb	r2, [r3, #1]
      break;
 8007174:	e052      	b.n	800721c <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2206      	movs	r2, #6
 800717a:	705a      	strb	r2, [r3, #1]
      break;
 800717c:	e04e      	b.n	800721c <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8007184:	2b00      	cmp	r3, #0
 8007186:	d019      	beq.n	80071bc <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007194:	23ff      	movs	r3, #255	; 0xff
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f000 f926 	bl	80073e8 <USBH_Get_StringDesc>
 800719c:	4603      	mov	r3, r0
 800719e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80071a0:	7bbb      	ldrb	r3, [r7, #14]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d103      	bne.n	80071ae <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2207      	movs	r2, #7
 80071aa:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80071ac:	e038      	b.n	8007220 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80071ae:	7bbb      	ldrb	r3, [r7, #14]
 80071b0:	2b03      	cmp	r3, #3
 80071b2:	d135      	bne.n	8007220 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2207      	movs	r2, #7
 80071b8:	705a      	strb	r2, [r3, #1]
      break;
 80071ba:	e031      	b.n	8007220 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2207      	movs	r2, #7
 80071c0:	705a      	strb	r2, [r3, #1]
      break;
 80071c2:	e02d      	b.n	8007220 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d017      	beq.n	80071fe <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80071da:	23ff      	movs	r3, #255	; 0xff
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f000 f903 	bl	80073e8 <USBH_Get_StringDesc>
 80071e2:	4603      	mov	r3, r0
 80071e4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80071e6:	7bbb      	ldrb	r3, [r7, #14]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d102      	bne.n	80071f2 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80071ec:	2300      	movs	r3, #0
 80071ee:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80071f0:	e018      	b.n	8007224 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80071f2:	7bbb      	ldrb	r3, [r7, #14]
 80071f4:	2b03      	cmp	r3, #3
 80071f6:	d115      	bne.n	8007224 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 80071f8:	2300      	movs	r3, #0
 80071fa:	73fb      	strb	r3, [r7, #15]
      break;
 80071fc:	e012      	b.n	8007224 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 80071fe:	2300      	movs	r3, #0
 8007200:	73fb      	strb	r3, [r7, #15]
      break;
 8007202:	e00f      	b.n	8007224 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8007204:	bf00      	nop
 8007206:	e00e      	b.n	8007226 <USBH_HandleEnum+0x3be>
      break;
 8007208:	bf00      	nop
 800720a:	e00c      	b.n	8007226 <USBH_HandleEnum+0x3be>
      break;
 800720c:	bf00      	nop
 800720e:	e00a      	b.n	8007226 <USBH_HandleEnum+0x3be>
      break;
 8007210:	bf00      	nop
 8007212:	e008      	b.n	8007226 <USBH_HandleEnum+0x3be>
      break;
 8007214:	bf00      	nop
 8007216:	e006      	b.n	8007226 <USBH_HandleEnum+0x3be>
      break;
 8007218:	bf00      	nop
 800721a:	e004      	b.n	8007226 <USBH_HandleEnum+0x3be>
      break;
 800721c:	bf00      	nop
 800721e:	e002      	b.n	8007226 <USBH_HandleEnum+0x3be>
      break;
 8007220:	bf00      	nop
 8007222:	e000      	b.n	8007226 <USBH_HandleEnum+0x3be>
      break;
 8007224:	bf00      	nop
  }
  return Status;
 8007226:	7bfb      	ldrb	r3, [r7, #15]
}
 8007228:	4618      	mov	r0, r3
 800722a:	3710      	adds	r7, #16
 800722c:	46bd      	mov	sp, r7
 800722e:	bd80      	pop	{r7, pc}

08007230 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007230:	b480      	push	{r7}
 8007232:	b083      	sub	sp, #12
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
 8007238:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	683a      	ldr	r2, [r7, #0]
 800723e:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8007242:	bf00      	nop
 8007244:	370c      	adds	r7, #12
 8007246:	46bd      	mov	sp, r7
 8007248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724c:	4770      	bx	lr

0800724e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800724e:	b580      	push	{r7, lr}
 8007250:	b082      	sub	sp, #8
 8007252:	af00      	add	r7, sp, #0
 8007254:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800725c:	1c5a      	adds	r2, r3, #1
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8007264:	6878      	ldr	r0, [r7, #4]
 8007266:	f000 f804 	bl	8007272 <USBH_HandleSof>
}
 800726a:	bf00      	nop
 800726c:	3708      	adds	r7, #8
 800726e:	46bd      	mov	sp, r7
 8007270:	bd80      	pop	{r7, pc}

08007272 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007272:	b580      	push	{r7, lr}
 8007274:	b082      	sub	sp, #8
 8007276:	af00      	add	r7, sp, #0
 8007278:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	781b      	ldrb	r3, [r3, #0]
 800727e:	b2db      	uxtb	r3, r3
 8007280:	2b0b      	cmp	r3, #11
 8007282:	d10a      	bne.n	800729a <USBH_HandleSof+0x28>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800728a:	2b00      	cmp	r3, #0
 800728c:	d005      	beq.n	800729a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007294:	699b      	ldr	r3, [r3, #24]
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	4798      	blx	r3
  }
}
 800729a:	bf00      	nop
 800729c:	3708      	adds	r7, #8
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}

080072a2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80072a2:	b480      	push	{r7}
 80072a4:	b083      	sub	sp, #12
 80072a6:	af00      	add	r7, sp, #0
 80072a8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2201      	movs	r2, #1
 80072ae:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 80072b2:	bf00      	nop
}
 80072b4:	370c      	adds	r7, #12
 80072b6:	46bd      	mov	sp, r7
 80072b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072bc:	4770      	bx	lr

080072be <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80072be:	b480      	push	{r7}
 80072c0:	b083      	sub	sp, #12
 80072c2:	af00      	add	r7, sp, #0
 80072c4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80072ce:	bf00      	nop
}
 80072d0:	370c      	adds	r7, #12
 80072d2:	46bd      	mov	sp, r7
 80072d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d8:	4770      	bx	lr

080072da <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80072da:	b480      	push	{r7}
 80072dc:	b083      	sub	sp, #12
 80072de:	af00      	add	r7, sp, #0
 80072e0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2201      	movs	r2, #1
 80072e6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2200      	movs	r2, #0
 80072ee:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2200      	movs	r2, #0
 80072f6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 80072fa:	2300      	movs	r3, #0
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	370c      	adds	r7, #12
 8007300:	46bd      	mov	sp, r7
 8007302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007306:	4770      	bx	lr

08007308 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b082      	sub	sp, #8
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2201      	movs	r2, #1
 8007314:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2200      	movs	r2, #0
 800731c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2200      	movs	r2, #0
 8007324:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f000 ff56 	bl	80081da <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	791b      	ldrb	r3, [r3, #4]
 8007332:	4619      	mov	r1, r3
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f000 fda3 	bl	8007e80 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	795b      	ldrb	r3, [r3, #5]
 800733e:	4619      	mov	r1, r3
 8007340:	6878      	ldr	r0, [r7, #4]
 8007342:	f000 fd9d 	bl	8007e80 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8007346:	2300      	movs	r3, #0
}
 8007348:	4618      	mov	r0, r3
 800734a:	3708      	adds	r7, #8
 800734c:	46bd      	mov	sp, r7
 800734e:	bd80      	pop	{r7, pc}

08007350 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b086      	sub	sp, #24
 8007354:	af02      	add	r7, sp, #8
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	460b      	mov	r3, r1
 800735a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8007362:	78fb      	ldrb	r3, [r7, #3]
 8007364:	b29b      	uxth	r3, r3
 8007366:	9300      	str	r3, [sp, #0]
 8007368:	4613      	mov	r3, r2
 800736a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800736e:	2100      	movs	r1, #0
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f000 f864 	bl	800743e <USBH_GetDescriptor>
 8007376:	4603      	mov	r3, r0
 8007378:	73fb      	strb	r3, [r7, #15]
 800737a:	7bfb      	ldrb	r3, [r7, #15]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d10a      	bne.n	8007396 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	f203 3026 	addw	r0, r3, #806	; 0x326
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800738c:	78fa      	ldrb	r2, [r7, #3]
 800738e:	b292      	uxth	r2, r2
 8007390:	4619      	mov	r1, r3
 8007392:	f000 f918 	bl	80075c6 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8007396:	7bfb      	ldrb	r3, [r7, #15]
}
 8007398:	4618      	mov	r0, r3
 800739a:	3710      	adds	r7, #16
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}

080073a0 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b086      	sub	sp, #24
 80073a4:	af02      	add	r7, sp, #8
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	460b      	mov	r3, r1
 80073aa:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	331c      	adds	r3, #28
 80073b0:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80073b2:	887b      	ldrh	r3, [r7, #2]
 80073b4:	9300      	str	r3, [sp, #0]
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80073bc:	2100      	movs	r1, #0
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f000 f83d 	bl	800743e <USBH_GetDescriptor>
 80073c4:	4603      	mov	r3, r0
 80073c6:	72fb      	strb	r3, [r7, #11]
 80073c8:	7afb      	ldrb	r3, [r7, #11]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d107      	bne.n	80073de <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80073d4:	887a      	ldrh	r2, [r7, #2]
 80073d6:	68f9      	ldr	r1, [r7, #12]
 80073d8:	4618      	mov	r0, r3
 80073da:	f000 f964 	bl	80076a6 <USBH_ParseCfgDesc>
  }

  return status;
 80073de:	7afb      	ldrb	r3, [r7, #11]
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3710      	adds	r7, #16
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b088      	sub	sp, #32
 80073ec:	af02      	add	r7, sp, #8
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	607a      	str	r2, [r7, #4]
 80073f2:	461a      	mov	r2, r3
 80073f4:	460b      	mov	r3, r1
 80073f6:	72fb      	strb	r3, [r7, #11]
 80073f8:	4613      	mov	r3, r2
 80073fa:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 80073fc:	7afb      	ldrb	r3, [r7, #11]
 80073fe:	b29b      	uxth	r3, r3
 8007400:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007404:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800740c:	893b      	ldrh	r3, [r7, #8]
 800740e:	9300      	str	r3, [sp, #0]
 8007410:	460b      	mov	r3, r1
 8007412:	2100      	movs	r1, #0
 8007414:	68f8      	ldr	r0, [r7, #12]
 8007416:	f000 f812 	bl	800743e <USBH_GetDescriptor>
 800741a:	4603      	mov	r3, r0
 800741c:	75fb      	strb	r3, [r7, #23]
 800741e:	7dfb      	ldrb	r3, [r7, #23]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d107      	bne.n	8007434 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800742a:	893a      	ldrh	r2, [r7, #8]
 800742c:	6879      	ldr	r1, [r7, #4]
 800742e:	4618      	mov	r0, r3
 8007430:	f000 fa37 	bl	80078a2 <USBH_ParseStringDesc>
  }

  return status;
 8007434:	7dfb      	ldrb	r3, [r7, #23]
}
 8007436:	4618      	mov	r0, r3
 8007438:	3718      	adds	r7, #24
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}

0800743e <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800743e:	b580      	push	{r7, lr}
 8007440:	b084      	sub	sp, #16
 8007442:	af00      	add	r7, sp, #0
 8007444:	60f8      	str	r0, [r7, #12]
 8007446:	607b      	str	r3, [r7, #4]
 8007448:	460b      	mov	r3, r1
 800744a:	72fb      	strb	r3, [r7, #11]
 800744c:	4613      	mov	r3, r2
 800744e:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	789b      	ldrb	r3, [r3, #2]
 8007454:	2b01      	cmp	r3, #1
 8007456:	d11c      	bne.n	8007492 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007458:	7afb      	ldrb	r3, [r7, #11]
 800745a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800745e:	b2da      	uxtb	r2, r3
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2206      	movs	r2, #6
 8007468:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	893a      	ldrh	r2, [r7, #8]
 800746e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007470:	893b      	ldrh	r3, [r7, #8]
 8007472:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8007476:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800747a:	d104      	bne.n	8007486 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	f240 4209 	movw	r2, #1033	; 0x409
 8007482:	829a      	strh	r2, [r3, #20]
 8007484:	e002      	b.n	800748c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2200      	movs	r2, #0
 800748a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	8b3a      	ldrh	r2, [r7, #24]
 8007490:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8007492:	8b3b      	ldrh	r3, [r7, #24]
 8007494:	461a      	mov	r2, r3
 8007496:	6879      	ldr	r1, [r7, #4]
 8007498:	68f8      	ldr	r0, [r7, #12]
 800749a:	f000 fa50 	bl	800793e <USBH_CtlReq>
 800749e:	4603      	mov	r3, r0
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	3710      	adds	r7, #16
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}

080074a8 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b082      	sub	sp, #8
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
 80074b0:	460b      	mov	r3, r1
 80074b2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	789b      	ldrb	r3, [r3, #2]
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d10f      	bne.n	80074dc <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2200      	movs	r2, #0
 80074c0:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2205      	movs	r2, #5
 80074c6:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80074c8:	78fb      	ldrb	r3, [r7, #3]
 80074ca:	b29a      	uxth	r2, r3
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2200      	movs	r2, #0
 80074d4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2200      	movs	r2, #0
 80074da:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80074dc:	2200      	movs	r2, #0
 80074de:	2100      	movs	r1, #0
 80074e0:	6878      	ldr	r0, [r7, #4]
 80074e2:	f000 fa2c 	bl	800793e <USBH_CtlReq>
 80074e6:	4603      	mov	r3, r0
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3708      	adds	r7, #8
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}

080074f0 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b082      	sub	sp, #8
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
 80074f8:	460b      	mov	r3, r1
 80074fa:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	789b      	ldrb	r3, [r3, #2]
 8007500:	2b01      	cmp	r3, #1
 8007502:	d10e      	bne.n	8007522 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2200      	movs	r2, #0
 8007508:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2209      	movs	r2, #9
 800750e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	887a      	ldrh	r2, [r7, #2]
 8007514:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2200      	movs	r2, #0
 800751a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2200      	movs	r2, #0
 8007520:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8007522:	2200      	movs	r2, #0
 8007524:	2100      	movs	r1, #0
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f000 fa09 	bl	800793e <USBH_CtlReq>
 800752c:	4603      	mov	r3, r0
}
 800752e:	4618      	mov	r0, r3
 8007530:	3708      	adds	r7, #8
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}

08007536 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007536:	b580      	push	{r7, lr}
 8007538:	b082      	sub	sp, #8
 800753a:	af00      	add	r7, sp, #0
 800753c:	6078      	str	r0, [r7, #4]
 800753e:	460b      	mov	r3, r1
 8007540:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	789b      	ldrb	r3, [r3, #2]
 8007546:	2b01      	cmp	r3, #1
 8007548:	d10f      	bne.n	800756a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2200      	movs	r2, #0
 800754e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2203      	movs	r2, #3
 8007554:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007556:	78fb      	ldrb	r3, [r7, #3]
 8007558:	b29a      	uxth	r2, r3
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2200      	movs	r2, #0
 8007568:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800756a:	2200      	movs	r2, #0
 800756c:	2100      	movs	r1, #0
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f000 f9e5 	bl	800793e <USBH_CtlReq>
 8007574:	4603      	mov	r3, r0
}
 8007576:	4618      	mov	r0, r3
 8007578:	3708      	adds	r7, #8
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}

0800757e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800757e:	b580      	push	{r7, lr}
 8007580:	b082      	sub	sp, #8
 8007582:	af00      	add	r7, sp, #0
 8007584:	6078      	str	r0, [r7, #4]
 8007586:	460b      	mov	r3, r1
 8007588:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	789b      	ldrb	r3, [r3, #2]
 800758e:	2b01      	cmp	r3, #1
 8007590:	d10f      	bne.n	80075b2 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2202      	movs	r2, #2
 8007596:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2201      	movs	r2, #1
 800759c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2200      	movs	r2, #0
 80075a2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80075a4:	78fb      	ldrb	r3, [r7, #3]
 80075a6:	b29a      	uxth	r2, r3
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2200      	movs	r2, #0
 80075b0:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 80075b2:	2200      	movs	r2, #0
 80075b4:	2100      	movs	r1, #0
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	f000 f9c1 	bl	800793e <USBH_CtlReq>
 80075bc:	4603      	mov	r3, r0
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3708      	adds	r7, #8
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}

080075c6 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 80075c6:	b480      	push	{r7}
 80075c8:	b085      	sub	sp, #20
 80075ca:	af00      	add	r7, sp, #0
 80075cc:	60f8      	str	r0, [r7, #12]
 80075ce:	60b9      	str	r1, [r7, #8]
 80075d0:	4613      	mov	r3, r2
 80075d2:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	781a      	ldrb	r2, [r3, #0]
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	785a      	ldrb	r2, [r3, #1]
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	3302      	adds	r3, #2
 80075e8:	781b      	ldrb	r3, [r3, #0]
 80075ea:	b29a      	uxth	r2, r3
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	3303      	adds	r3, #3
 80075f0:	781b      	ldrb	r3, [r3, #0]
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	021b      	lsls	r3, r3, #8
 80075f6:	b29b      	uxth	r3, r3
 80075f8:	4313      	orrs	r3, r2
 80075fa:	b29a      	uxth	r2, r3
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	791a      	ldrb	r2, [r3, #4]
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	795a      	ldrb	r2, [r3, #5]
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	799a      	ldrb	r2, [r3, #6]
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	79da      	ldrb	r2, [r3, #7]
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8007620:	88fb      	ldrh	r3, [r7, #6]
 8007622:	2b08      	cmp	r3, #8
 8007624:	d939      	bls.n	800769a <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	3308      	adds	r3, #8
 800762a:	781b      	ldrb	r3, [r3, #0]
 800762c:	b29a      	uxth	r2, r3
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	3309      	adds	r3, #9
 8007632:	781b      	ldrb	r3, [r3, #0]
 8007634:	b29b      	uxth	r3, r3
 8007636:	021b      	lsls	r3, r3, #8
 8007638:	b29b      	uxth	r3, r3
 800763a:	4313      	orrs	r3, r2
 800763c:	b29a      	uxth	r2, r3
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	330a      	adds	r3, #10
 8007646:	781b      	ldrb	r3, [r3, #0]
 8007648:	b29a      	uxth	r2, r3
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	330b      	adds	r3, #11
 800764e:	781b      	ldrb	r3, [r3, #0]
 8007650:	b29b      	uxth	r3, r3
 8007652:	021b      	lsls	r3, r3, #8
 8007654:	b29b      	uxth	r3, r3
 8007656:	4313      	orrs	r3, r2
 8007658:	b29a      	uxth	r2, r3
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	330c      	adds	r3, #12
 8007662:	781b      	ldrb	r3, [r3, #0]
 8007664:	b29a      	uxth	r2, r3
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	330d      	adds	r3, #13
 800766a:	781b      	ldrb	r3, [r3, #0]
 800766c:	b29b      	uxth	r3, r3
 800766e:	021b      	lsls	r3, r3, #8
 8007670:	b29b      	uxth	r3, r3
 8007672:	4313      	orrs	r3, r2
 8007674:	b29a      	uxth	r2, r3
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	7b9a      	ldrb	r2, [r3, #14]
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	7bda      	ldrb	r2, [r3, #15]
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	7c1a      	ldrb	r2, [r3, #16]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	7c5a      	ldrb	r2, [r3, #17]
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	745a      	strb	r2, [r3, #17]
  }
}
 800769a:	bf00      	nop
 800769c:	3714      	adds	r7, #20
 800769e:	46bd      	mov	sp, r7
 80076a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a4:	4770      	bx	lr

080076a6 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 80076a6:	b580      	push	{r7, lr}
 80076a8:	b08a      	sub	sp, #40	; 0x28
 80076aa:	af00      	add	r7, sp, #0
 80076ac:	60f8      	str	r0, [r7, #12]
 80076ae:	60b9      	str	r1, [r7, #8]
 80076b0:	4613      	mov	r3, r2
 80076b2:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80076b8:	2300      	movs	r3, #0
 80076ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 80076be:	2300      	movs	r3, #0
 80076c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	781a      	ldrb	r2, [r3, #0]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	785a      	ldrb	r2, [r3, #1]
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	3302      	adds	r3, #2
 80076dc:	781b      	ldrb	r3, [r3, #0]
 80076de:	b29a      	uxth	r2, r3
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	3303      	adds	r3, #3
 80076e4:	781b      	ldrb	r3, [r3, #0]
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	021b      	lsls	r3, r3, #8
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	4313      	orrs	r3, r2
 80076ee:	b29a      	uxth	r2, r3
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	791a      	ldrb	r2, [r3, #4]
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	795a      	ldrb	r2, [r3, #5]
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	799a      	ldrb	r2, [r3, #6]
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	79da      	ldrb	r2, [r3, #7]
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	7a1a      	ldrb	r2, [r3, #8]
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800771c:	88fb      	ldrh	r3, [r7, #6]
 800771e:	2b09      	cmp	r3, #9
 8007720:	d95f      	bls.n	80077e2 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8007722:	2309      	movs	r3, #9
 8007724:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8007726:	2300      	movs	r3, #0
 8007728:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800772a:	e051      	b.n	80077d0 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800772c:	f107 0316 	add.w	r3, r7, #22
 8007730:	4619      	mov	r1, r3
 8007732:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007734:	f000 f8e8 	bl	8007908 <USBH_GetNextDesc>
 8007738:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800773a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800773c:	785b      	ldrb	r3, [r3, #1]
 800773e:	2b04      	cmp	r3, #4
 8007740:	d146      	bne.n	80077d0 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8007742:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007746:	221a      	movs	r2, #26
 8007748:	fb02 f303 	mul.w	r3, r2, r3
 800774c:	3308      	adds	r3, #8
 800774e:	68fa      	ldr	r2, [r7, #12]
 8007750:	4413      	add	r3, r2
 8007752:	3302      	adds	r3, #2
 8007754:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8007756:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007758:	69f8      	ldr	r0, [r7, #28]
 800775a:	f000 f846 	bl	80077ea <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800775e:	2300      	movs	r3, #0
 8007760:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8007764:	2300      	movs	r3, #0
 8007766:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007768:	e022      	b.n	80077b0 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800776a:	f107 0316 	add.w	r3, r7, #22
 800776e:	4619      	mov	r1, r3
 8007770:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007772:	f000 f8c9 	bl	8007908 <USBH_GetNextDesc>
 8007776:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8007778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800777a:	785b      	ldrb	r3, [r3, #1]
 800777c:	2b05      	cmp	r3, #5
 800777e:	d117      	bne.n	80077b0 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8007780:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007784:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8007788:	3201      	adds	r2, #1
 800778a:	00d2      	lsls	r2, r2, #3
 800778c:	211a      	movs	r1, #26
 800778e:	fb01 f303 	mul.w	r3, r1, r3
 8007792:	4413      	add	r3, r2
 8007794:	3308      	adds	r3, #8
 8007796:	68fa      	ldr	r2, [r7, #12]
 8007798:	4413      	add	r3, r2
 800779a:	3304      	adds	r3, #4
 800779c:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800779e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80077a0:	69b8      	ldr	r0, [r7, #24]
 80077a2:	f000 f851 	bl	8007848 <USBH_ParseEPDesc>
            ep_ix++;
 80077a6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80077aa:	3301      	adds	r3, #1
 80077ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80077b0:	69fb      	ldr	r3, [r7, #28]
 80077b2:	791b      	ldrb	r3, [r3, #4]
 80077b4:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d204      	bcs.n	80077c6 <USBH_ParseCfgDesc+0x120>
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	885a      	ldrh	r2, [r3, #2]
 80077c0:	8afb      	ldrh	r3, [r7, #22]
 80077c2:	429a      	cmp	r2, r3
 80077c4:	d8d1      	bhi.n	800776a <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 80077c6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80077ca:	3301      	adds	r3, #1
 80077cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80077d0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	d804      	bhi.n	80077e2 <USBH_ParseCfgDesc+0x13c>
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	885a      	ldrh	r2, [r3, #2]
 80077dc:	8afb      	ldrh	r3, [r7, #22]
 80077de:	429a      	cmp	r2, r3
 80077e0:	d8a4      	bhi.n	800772c <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 80077e2:	bf00      	nop
 80077e4:	3728      	adds	r7, #40	; 0x28
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}

080077ea <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 80077ea:	b480      	push	{r7}
 80077ec:	b083      	sub	sp, #12
 80077ee:	af00      	add	r7, sp, #0
 80077f0:	6078      	str	r0, [r7, #4]
 80077f2:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	781a      	ldrb	r2, [r3, #0]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	785a      	ldrb	r2, [r3, #1]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	789a      	ldrb	r2, [r3, #2]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	78da      	ldrb	r2, [r3, #3]
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	791a      	ldrb	r2, [r3, #4]
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	795a      	ldrb	r2, [r3, #5]
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	799a      	ldrb	r2, [r3, #6]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	79da      	ldrb	r2, [r3, #7]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	7a1a      	ldrb	r2, [r3, #8]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	721a      	strb	r2, [r3, #8]
}
 800783c:	bf00      	nop
 800783e:	370c      	adds	r7, #12
 8007840:	46bd      	mov	sp, r7
 8007842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007846:	4770      	bx	lr

08007848 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8007848:	b480      	push	{r7}
 800784a:	b083      	sub	sp, #12
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
 8007850:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	781a      	ldrb	r2, [r3, #0]
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	785a      	ldrb	r2, [r3, #1]
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	789a      	ldrb	r2, [r3, #2]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	78da      	ldrb	r2, [r3, #3]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	3304      	adds	r3, #4
 8007876:	781b      	ldrb	r3, [r3, #0]
 8007878:	b29a      	uxth	r2, r3
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	3305      	adds	r3, #5
 800787e:	781b      	ldrb	r3, [r3, #0]
 8007880:	b29b      	uxth	r3, r3
 8007882:	021b      	lsls	r3, r3, #8
 8007884:	b29b      	uxth	r3, r3
 8007886:	4313      	orrs	r3, r2
 8007888:	b29a      	uxth	r2, r3
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	799a      	ldrb	r2, [r3, #6]
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	719a      	strb	r2, [r3, #6]
}
 8007896:	bf00      	nop
 8007898:	370c      	adds	r7, #12
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr

080078a2 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80078a2:	b480      	push	{r7}
 80078a4:	b087      	sub	sp, #28
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	60f8      	str	r0, [r7, #12]
 80078aa:	60b9      	str	r1, [r7, #8]
 80078ac:	4613      	mov	r3, r2
 80078ae:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	3301      	adds	r3, #1
 80078b4:	781b      	ldrb	r3, [r3, #0]
 80078b6:	2b03      	cmp	r3, #3
 80078b8:	d120      	bne.n	80078fc <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	781b      	ldrb	r3, [r3, #0]
 80078be:	1e9a      	subs	r2, r3, #2
 80078c0:	88fb      	ldrh	r3, [r7, #6]
 80078c2:	4293      	cmp	r3, r2
 80078c4:	bf28      	it	cs
 80078c6:	4613      	movcs	r3, r2
 80078c8:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	3302      	adds	r3, #2
 80078ce:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80078d0:	2300      	movs	r3, #0
 80078d2:	82fb      	strh	r3, [r7, #22]
 80078d4:	e00b      	b.n	80078ee <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80078d6:	8afb      	ldrh	r3, [r7, #22]
 80078d8:	68fa      	ldr	r2, [r7, #12]
 80078da:	4413      	add	r3, r2
 80078dc:	781a      	ldrb	r2, [r3, #0]
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	701a      	strb	r2, [r3, #0]
      pdest++;
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	3301      	adds	r3, #1
 80078e6:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80078e8:	8afb      	ldrh	r3, [r7, #22]
 80078ea:	3302      	adds	r3, #2
 80078ec:	82fb      	strh	r3, [r7, #22]
 80078ee:	8afa      	ldrh	r2, [r7, #22]
 80078f0:	8abb      	ldrh	r3, [r7, #20]
 80078f2:	429a      	cmp	r2, r3
 80078f4:	d3ef      	bcc.n	80078d6 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	2200      	movs	r2, #0
 80078fa:	701a      	strb	r2, [r3, #0]
  }
}
 80078fc:	bf00      	nop
 80078fe:	371c      	adds	r7, #28
 8007900:	46bd      	mov	sp, r7
 8007902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007906:	4770      	bx	lr

08007908 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8007908:	b480      	push	{r7}
 800790a:	b085      	sub	sp, #20
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
 8007910:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	881a      	ldrh	r2, [r3, #0]
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	781b      	ldrb	r3, [r3, #0]
 800791a:	b29b      	uxth	r3, r3
 800791c:	4413      	add	r3, r2
 800791e:	b29a      	uxth	r2, r3
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	781b      	ldrb	r3, [r3, #0]
 8007928:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	4413      	add	r3, r2
 800792e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007930:	68fb      	ldr	r3, [r7, #12]
}
 8007932:	4618      	mov	r0, r3
 8007934:	3714      	adds	r7, #20
 8007936:	46bd      	mov	sp, r7
 8007938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793c:	4770      	bx	lr

0800793e <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800793e:	b580      	push	{r7, lr}
 8007940:	b086      	sub	sp, #24
 8007942:	af00      	add	r7, sp, #0
 8007944:	60f8      	str	r0, [r7, #12]
 8007946:	60b9      	str	r1, [r7, #8]
 8007948:	4613      	mov	r3, r2
 800794a:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800794c:	2301      	movs	r3, #1
 800794e:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	789b      	ldrb	r3, [r3, #2]
 8007954:	2b01      	cmp	r3, #1
 8007956:	d002      	beq.n	800795e <USBH_CtlReq+0x20>
 8007958:	2b02      	cmp	r3, #2
 800795a:	d00f      	beq.n	800797c <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800795c:	e027      	b.n	80079ae <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	68ba      	ldr	r2, [r7, #8]
 8007962:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	88fa      	ldrh	r2, [r7, #6]
 8007968:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2201      	movs	r2, #1
 800796e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2202      	movs	r2, #2
 8007974:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8007976:	2301      	movs	r3, #1
 8007978:	75fb      	strb	r3, [r7, #23]
      break;
 800797a:	e018      	b.n	80079ae <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800797c:	68f8      	ldr	r0, [r7, #12]
 800797e:	f000 f81b 	bl	80079b8 <USBH_HandleControl>
 8007982:	4603      	mov	r3, r0
 8007984:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8007986:	7dfb      	ldrb	r3, [r7, #23]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d002      	beq.n	8007992 <USBH_CtlReq+0x54>
 800798c:	7dfb      	ldrb	r3, [r7, #23]
 800798e:	2b03      	cmp	r3, #3
 8007990:	d106      	bne.n	80079a0 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	2201      	movs	r2, #1
 8007996:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2200      	movs	r2, #0
 800799c:	761a      	strb	r2, [r3, #24]
      break;
 800799e:	e005      	b.n	80079ac <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80079a0:	7dfb      	ldrb	r3, [r7, #23]
 80079a2:	2b02      	cmp	r3, #2
 80079a4:	d102      	bne.n	80079ac <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2201      	movs	r2, #1
 80079aa:	709a      	strb	r2, [r3, #2]
      break;
 80079ac:	bf00      	nop
  }
  return status;
 80079ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3718      	adds	r7, #24
 80079b4:	46bd      	mov	sp, r7
 80079b6:	bd80      	pop	{r7, pc}

080079b8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b086      	sub	sp, #24
 80079bc:	af02      	add	r7, sp, #8
 80079be:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80079c0:	2301      	movs	r3, #1
 80079c2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80079c4:	2300      	movs	r3, #0
 80079c6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	7e1b      	ldrb	r3, [r3, #24]
 80079cc:	3b01      	subs	r3, #1
 80079ce:	2b0a      	cmp	r3, #10
 80079d0:	f200 8156 	bhi.w	8007c80 <USBH_HandleControl+0x2c8>
 80079d4:	a201      	add	r2, pc, #4	; (adr r2, 80079dc <USBH_HandleControl+0x24>)
 80079d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079da:	bf00      	nop
 80079dc:	08007a09 	.word	0x08007a09
 80079e0:	08007a23 	.word	0x08007a23
 80079e4:	08007a8d 	.word	0x08007a8d
 80079e8:	08007ab3 	.word	0x08007ab3
 80079ec:	08007aeb 	.word	0x08007aeb
 80079f0:	08007b15 	.word	0x08007b15
 80079f4:	08007b67 	.word	0x08007b67
 80079f8:	08007b89 	.word	0x08007b89
 80079fc:	08007bc5 	.word	0x08007bc5
 8007a00:	08007beb 	.word	0x08007beb
 8007a04:	08007c29 	.word	0x08007c29
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	f103 0110 	add.w	r1, r3, #16
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	795b      	ldrb	r3, [r3, #5]
 8007a12:	461a      	mov	r2, r3
 8007a14:	6878      	ldr	r0, [r7, #4]
 8007a16:	f000 f943 	bl	8007ca0 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2202      	movs	r2, #2
 8007a1e:	761a      	strb	r2, [r3, #24]
      break;
 8007a20:	e139      	b.n	8007c96 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	795b      	ldrb	r3, [r3, #5]
 8007a26:	4619      	mov	r1, r3
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f000 fcc5 	bl	80083b8 <USBH_LL_GetURBState>
 8007a2e:	4603      	mov	r3, r0
 8007a30:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8007a32:	7bbb      	ldrb	r3, [r7, #14]
 8007a34:	2b01      	cmp	r3, #1
 8007a36:	d11e      	bne.n	8007a76 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	7c1b      	ldrb	r3, [r3, #16]
 8007a3c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007a40:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	8adb      	ldrh	r3, [r3, #22]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d00a      	beq.n	8007a60 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8007a4a:	7b7b      	ldrb	r3, [r7, #13]
 8007a4c:	2b80      	cmp	r3, #128	; 0x80
 8007a4e:	d103      	bne.n	8007a58 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2203      	movs	r2, #3
 8007a54:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007a56:	e115      	b.n	8007c84 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2205      	movs	r2, #5
 8007a5c:	761a      	strb	r2, [r3, #24]
      break;
 8007a5e:	e111      	b.n	8007c84 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8007a60:	7b7b      	ldrb	r3, [r7, #13]
 8007a62:	2b80      	cmp	r3, #128	; 0x80
 8007a64:	d103      	bne.n	8007a6e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2209      	movs	r2, #9
 8007a6a:	761a      	strb	r2, [r3, #24]
      break;
 8007a6c:	e10a      	b.n	8007c84 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2207      	movs	r2, #7
 8007a72:	761a      	strb	r2, [r3, #24]
      break;
 8007a74:	e106      	b.n	8007c84 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007a76:	7bbb      	ldrb	r3, [r7, #14]
 8007a78:	2b04      	cmp	r3, #4
 8007a7a:	d003      	beq.n	8007a84 <USBH_HandleControl+0xcc>
 8007a7c:	7bbb      	ldrb	r3, [r7, #14]
 8007a7e:	2b02      	cmp	r3, #2
 8007a80:	f040 8100 	bne.w	8007c84 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	220b      	movs	r2, #11
 8007a88:	761a      	strb	r2, [r3, #24]
      break;
 8007a8a:	e0fb      	b.n	8007c84 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007a92:	b29a      	uxth	r2, r3
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6899      	ldr	r1, [r3, #8]
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	899a      	ldrh	r2, [r3, #12]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	791b      	ldrb	r3, [r3, #4]
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f000 f93a 	bl	8007d1e <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2204      	movs	r2, #4
 8007aae:	761a      	strb	r2, [r3, #24]
      break;
 8007ab0:	e0f1      	b.n	8007c96 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	791b      	ldrb	r3, [r3, #4]
 8007ab6:	4619      	mov	r1, r3
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f000 fc7d 	bl	80083b8 <USBH_LL_GetURBState>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8007ac2:	7bbb      	ldrb	r3, [r7, #14]
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	d102      	bne.n	8007ace <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2209      	movs	r2, #9
 8007acc:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8007ace:	7bbb      	ldrb	r3, [r7, #14]
 8007ad0:	2b05      	cmp	r3, #5
 8007ad2:	d102      	bne.n	8007ada <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8007ad4:	2303      	movs	r3, #3
 8007ad6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007ad8:	e0d6      	b.n	8007c88 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8007ada:	7bbb      	ldrb	r3, [r7, #14]
 8007adc:	2b04      	cmp	r3, #4
 8007ade:	f040 80d3 	bne.w	8007c88 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	220b      	movs	r2, #11
 8007ae6:	761a      	strb	r2, [r3, #24]
      break;
 8007ae8:	e0ce      	b.n	8007c88 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6899      	ldr	r1, [r3, #8]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	899a      	ldrh	r2, [r3, #12]
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	795b      	ldrb	r3, [r3, #5]
 8007af6:	2001      	movs	r0, #1
 8007af8:	9000      	str	r0, [sp, #0]
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f000 f8ea 	bl	8007cd4 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007b06:	b29a      	uxth	r2, r3
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2206      	movs	r2, #6
 8007b10:	761a      	strb	r2, [r3, #24]
      break;
 8007b12:	e0c0      	b.n	8007c96 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	795b      	ldrb	r3, [r3, #5]
 8007b18:	4619      	mov	r1, r3
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f000 fc4c 	bl	80083b8 <USBH_LL_GetURBState>
 8007b20:	4603      	mov	r3, r0
 8007b22:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007b24:	7bbb      	ldrb	r3, [r7, #14]
 8007b26:	2b01      	cmp	r3, #1
 8007b28:	d103      	bne.n	8007b32 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2207      	movs	r2, #7
 8007b2e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007b30:	e0ac      	b.n	8007c8c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8007b32:	7bbb      	ldrb	r3, [r7, #14]
 8007b34:	2b05      	cmp	r3, #5
 8007b36:	d105      	bne.n	8007b44 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	220c      	movs	r2, #12
 8007b3c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8007b3e:	2303      	movs	r3, #3
 8007b40:	73fb      	strb	r3, [r7, #15]
      break;
 8007b42:	e0a3      	b.n	8007c8c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007b44:	7bbb      	ldrb	r3, [r7, #14]
 8007b46:	2b02      	cmp	r3, #2
 8007b48:	d103      	bne.n	8007b52 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2205      	movs	r2, #5
 8007b4e:	761a      	strb	r2, [r3, #24]
      break;
 8007b50:	e09c      	b.n	8007c8c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8007b52:	7bbb      	ldrb	r3, [r7, #14]
 8007b54:	2b04      	cmp	r3, #4
 8007b56:	f040 8099 	bne.w	8007c8c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	220b      	movs	r2, #11
 8007b5e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007b60:	2302      	movs	r3, #2
 8007b62:	73fb      	strb	r3, [r7, #15]
      break;
 8007b64:	e092      	b.n	8007c8c <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	791b      	ldrb	r3, [r3, #4]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	2100      	movs	r1, #0
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f000 f8d5 	bl	8007d1e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007b7a:	b29a      	uxth	r2, r3
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2208      	movs	r2, #8
 8007b84:	761a      	strb	r2, [r3, #24]

      break;
 8007b86:	e086      	b.n	8007c96 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	791b      	ldrb	r3, [r3, #4]
 8007b8c:	4619      	mov	r1, r3
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f000 fc12 	bl	80083b8 <USBH_LL_GetURBState>
 8007b94:	4603      	mov	r3, r0
 8007b96:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007b98:	7bbb      	ldrb	r3, [r7, #14]
 8007b9a:	2b01      	cmp	r3, #1
 8007b9c:	d105      	bne.n	8007baa <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	220d      	movs	r2, #13
 8007ba2:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007ba8:	e072      	b.n	8007c90 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8007baa:	7bbb      	ldrb	r3, [r7, #14]
 8007bac:	2b04      	cmp	r3, #4
 8007bae:	d103      	bne.n	8007bb8 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	220b      	movs	r2, #11
 8007bb4:	761a      	strb	r2, [r3, #24]
      break;
 8007bb6:	e06b      	b.n	8007c90 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8007bb8:	7bbb      	ldrb	r3, [r7, #14]
 8007bba:	2b05      	cmp	r3, #5
 8007bbc:	d168      	bne.n	8007c90 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8007bbe:	2303      	movs	r3, #3
 8007bc0:	73fb      	strb	r3, [r7, #15]
      break;
 8007bc2:	e065      	b.n	8007c90 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	795b      	ldrb	r3, [r3, #5]
 8007bc8:	2201      	movs	r2, #1
 8007bca:	9200      	str	r2, [sp, #0]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	2100      	movs	r1, #0
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f000 f87f 	bl	8007cd4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007bdc:	b29a      	uxth	r2, r3
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	220a      	movs	r2, #10
 8007be6:	761a      	strb	r2, [r3, #24]
      break;
 8007be8:	e055      	b.n	8007c96 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	795b      	ldrb	r3, [r3, #5]
 8007bee:	4619      	mov	r1, r3
 8007bf0:	6878      	ldr	r0, [r7, #4]
 8007bf2:	f000 fbe1 	bl	80083b8 <USBH_LL_GetURBState>
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8007bfa:	7bbb      	ldrb	r3, [r7, #14]
 8007bfc:	2b01      	cmp	r3, #1
 8007bfe:	d105      	bne.n	8007c0c <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8007c00:	2300      	movs	r3, #0
 8007c02:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	220d      	movs	r2, #13
 8007c08:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007c0a:	e043      	b.n	8007c94 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007c0c:	7bbb      	ldrb	r3, [r7, #14]
 8007c0e:	2b02      	cmp	r3, #2
 8007c10:	d103      	bne.n	8007c1a <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2209      	movs	r2, #9
 8007c16:	761a      	strb	r2, [r3, #24]
      break;
 8007c18:	e03c      	b.n	8007c94 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8007c1a:	7bbb      	ldrb	r3, [r7, #14]
 8007c1c:	2b04      	cmp	r3, #4
 8007c1e:	d139      	bne.n	8007c94 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	220b      	movs	r2, #11
 8007c24:	761a      	strb	r2, [r3, #24]
      break;
 8007c26:	e035      	b.n	8007c94 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	7e5b      	ldrb	r3, [r3, #25]
 8007c2c:	3301      	adds	r3, #1
 8007c2e:	b2da      	uxtb	r2, r3
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	765a      	strb	r2, [r3, #25]
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	7e5b      	ldrb	r3, [r3, #25]
 8007c38:	2b02      	cmp	r3, #2
 8007c3a:	d806      	bhi.n	8007c4a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2201      	movs	r2, #1
 8007c40:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2201      	movs	r2, #1
 8007c46:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007c48:	e025      	b.n	8007c96 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007c50:	2106      	movs	r1, #6
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	795b      	ldrb	r3, [r3, #5]
 8007c60:	4619      	mov	r1, r3
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f000 f90c 	bl	8007e80 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	791b      	ldrb	r3, [r3, #4]
 8007c6c:	4619      	mov	r1, r3
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f000 f906 	bl	8007e80 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2200      	movs	r2, #0
 8007c78:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007c7a:	2302      	movs	r3, #2
 8007c7c:	73fb      	strb	r3, [r7, #15]
      break;
 8007c7e:	e00a      	b.n	8007c96 <USBH_HandleControl+0x2de>

    default:
      break;
 8007c80:	bf00      	nop
 8007c82:	e008      	b.n	8007c96 <USBH_HandleControl+0x2de>
      break;
 8007c84:	bf00      	nop
 8007c86:	e006      	b.n	8007c96 <USBH_HandleControl+0x2de>
      break;
 8007c88:	bf00      	nop
 8007c8a:	e004      	b.n	8007c96 <USBH_HandleControl+0x2de>
      break;
 8007c8c:	bf00      	nop
 8007c8e:	e002      	b.n	8007c96 <USBH_HandleControl+0x2de>
      break;
 8007c90:	bf00      	nop
 8007c92:	e000      	b.n	8007c96 <USBH_HandleControl+0x2de>
      break;
 8007c94:	bf00      	nop
  }

  return status;
 8007c96:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3710      	adds	r7, #16
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bd80      	pop	{r7, pc}

08007ca0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b088      	sub	sp, #32
 8007ca4:	af04      	add	r7, sp, #16
 8007ca6:	60f8      	str	r0, [r7, #12]
 8007ca8:	60b9      	str	r1, [r7, #8]
 8007caa:	4613      	mov	r3, r2
 8007cac:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007cae:	79f9      	ldrb	r1, [r7, #7]
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	9303      	str	r3, [sp, #12]
 8007cb4:	2308      	movs	r3, #8
 8007cb6:	9302      	str	r3, [sp, #8]
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	9301      	str	r3, [sp, #4]
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	9300      	str	r3, [sp, #0]
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	68f8      	ldr	r0, [r7, #12]
 8007cc6:	f000 fb46 	bl	8008356 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 8007cca:	2300      	movs	r3, #0
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	3710      	adds	r7, #16
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}

08007cd4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b088      	sub	sp, #32
 8007cd8:	af04      	add	r7, sp, #16
 8007cda:	60f8      	str	r0, [r7, #12]
 8007cdc:	60b9      	str	r1, [r7, #8]
 8007cde:	4611      	mov	r1, r2
 8007ce0:	461a      	mov	r2, r3
 8007ce2:	460b      	mov	r3, r1
 8007ce4:	80fb      	strh	r3, [r7, #6]
 8007ce6:	4613      	mov	r3, r2
 8007ce8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d001      	beq.n	8007cf8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007cf8:	7979      	ldrb	r1, [r7, #5]
 8007cfa:	7e3b      	ldrb	r3, [r7, #24]
 8007cfc:	9303      	str	r3, [sp, #12]
 8007cfe:	88fb      	ldrh	r3, [r7, #6]
 8007d00:	9302      	str	r3, [sp, #8]
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	9301      	str	r3, [sp, #4]
 8007d06:	2301      	movs	r3, #1
 8007d08:	9300      	str	r3, [sp, #0]
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	68f8      	ldr	r0, [r7, #12]
 8007d10:	f000 fb21 	bl	8008356 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007d14:	2300      	movs	r3, #0
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	3710      	adds	r7, #16
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}

08007d1e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8007d1e:	b580      	push	{r7, lr}
 8007d20:	b088      	sub	sp, #32
 8007d22:	af04      	add	r7, sp, #16
 8007d24:	60f8      	str	r0, [r7, #12]
 8007d26:	60b9      	str	r1, [r7, #8]
 8007d28:	4611      	mov	r1, r2
 8007d2a:	461a      	mov	r2, r3
 8007d2c:	460b      	mov	r3, r1
 8007d2e:	80fb      	strh	r3, [r7, #6]
 8007d30:	4613      	mov	r3, r2
 8007d32:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007d34:	7979      	ldrb	r1, [r7, #5]
 8007d36:	2300      	movs	r3, #0
 8007d38:	9303      	str	r3, [sp, #12]
 8007d3a:	88fb      	ldrh	r3, [r7, #6]
 8007d3c:	9302      	str	r3, [sp, #8]
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	9301      	str	r3, [sp, #4]
 8007d42:	2301      	movs	r3, #1
 8007d44:	9300      	str	r3, [sp, #0]
 8007d46:	2300      	movs	r3, #0
 8007d48:	2201      	movs	r2, #1
 8007d4a:	68f8      	ldr	r0, [r7, #12]
 8007d4c:	f000 fb03 	bl	8008356 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8007d50:	2300      	movs	r3, #0

}
 8007d52:	4618      	mov	r0, r3
 8007d54:	3710      	adds	r7, #16
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}

08007d5a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8007d5a:	b580      	push	{r7, lr}
 8007d5c:	b088      	sub	sp, #32
 8007d5e:	af04      	add	r7, sp, #16
 8007d60:	60f8      	str	r0, [r7, #12]
 8007d62:	60b9      	str	r1, [r7, #8]
 8007d64:	4611      	mov	r1, r2
 8007d66:	461a      	mov	r2, r3
 8007d68:	460b      	mov	r3, r1
 8007d6a:	80fb      	strh	r3, [r7, #6]
 8007d6c:	4613      	mov	r3, r2
 8007d6e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d001      	beq.n	8007d7e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007d7e:	7979      	ldrb	r1, [r7, #5]
 8007d80:	7e3b      	ldrb	r3, [r7, #24]
 8007d82:	9303      	str	r3, [sp, #12]
 8007d84:	88fb      	ldrh	r3, [r7, #6]
 8007d86:	9302      	str	r3, [sp, #8]
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	9301      	str	r3, [sp, #4]
 8007d8c:	2301      	movs	r3, #1
 8007d8e:	9300      	str	r3, [sp, #0]
 8007d90:	2302      	movs	r3, #2
 8007d92:	2200      	movs	r2, #0
 8007d94:	68f8      	ldr	r0, [r7, #12]
 8007d96:	f000 fade 	bl	8008356 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8007d9a:	2300      	movs	r3, #0
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	3710      	adds	r7, #16
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}

08007da4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b088      	sub	sp, #32
 8007da8:	af04      	add	r7, sp, #16
 8007daa:	60f8      	str	r0, [r7, #12]
 8007dac:	60b9      	str	r1, [r7, #8]
 8007dae:	4611      	mov	r1, r2
 8007db0:	461a      	mov	r2, r3
 8007db2:	460b      	mov	r3, r1
 8007db4:	80fb      	strh	r3, [r7, #6]
 8007db6:	4613      	mov	r3, r2
 8007db8:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007dba:	7979      	ldrb	r1, [r7, #5]
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	9303      	str	r3, [sp, #12]
 8007dc0:	88fb      	ldrh	r3, [r7, #6]
 8007dc2:	9302      	str	r3, [sp, #8]
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	9301      	str	r3, [sp, #4]
 8007dc8:	2301      	movs	r3, #1
 8007dca:	9300      	str	r3, [sp, #0]
 8007dcc:	2302      	movs	r3, #2
 8007dce:	2201      	movs	r2, #1
 8007dd0:	68f8      	ldr	r0, [r7, #12]
 8007dd2:	f000 fac0 	bl	8008356 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8007dd6:	2300      	movs	r3, #0
}
 8007dd8:	4618      	mov	r0, r3
 8007dda:	3710      	adds	r7, #16
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bd80      	pop	{r7, pc}

08007de0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b086      	sub	sp, #24
 8007de4:	af04      	add	r7, sp, #16
 8007de6:	6078      	str	r0, [r7, #4]
 8007de8:	4608      	mov	r0, r1
 8007dea:	4611      	mov	r1, r2
 8007dec:	461a      	mov	r2, r3
 8007dee:	4603      	mov	r3, r0
 8007df0:	70fb      	strb	r3, [r7, #3]
 8007df2:	460b      	mov	r3, r1
 8007df4:	70bb      	strb	r3, [r7, #2]
 8007df6:	4613      	mov	r3, r2
 8007df8:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8007dfa:	7878      	ldrb	r0, [r7, #1]
 8007dfc:	78ba      	ldrb	r2, [r7, #2]
 8007dfe:	78f9      	ldrb	r1, [r7, #3]
 8007e00:	8b3b      	ldrh	r3, [r7, #24]
 8007e02:	9302      	str	r3, [sp, #8]
 8007e04:	7d3b      	ldrb	r3, [r7, #20]
 8007e06:	9301      	str	r3, [sp, #4]
 8007e08:	7c3b      	ldrb	r3, [r7, #16]
 8007e0a:	9300      	str	r3, [sp, #0]
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f000 fa53 	bl	80082ba <USBH_LL_OpenPipe>

  return USBH_OK;
 8007e14:	2300      	movs	r3, #0
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3708      	adds	r7, #8
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}

08007e1e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8007e1e:	b580      	push	{r7, lr}
 8007e20:	b082      	sub	sp, #8
 8007e22:	af00      	add	r7, sp, #0
 8007e24:	6078      	str	r0, [r7, #4]
 8007e26:	460b      	mov	r3, r1
 8007e28:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8007e2a:	78fb      	ldrb	r3, [r7, #3]
 8007e2c:	4619      	mov	r1, r3
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f000 fa72 	bl	8008318 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007e34:	2300      	movs	r3, #0
}
 8007e36:	4618      	mov	r0, r3
 8007e38:	3708      	adds	r7, #8
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	bd80      	pop	{r7, pc}

08007e3e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8007e3e:	b580      	push	{r7, lr}
 8007e40:	b084      	sub	sp, #16
 8007e42:	af00      	add	r7, sp, #0
 8007e44:	6078      	str	r0, [r7, #4]
 8007e46:	460b      	mov	r3, r1
 8007e48:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	f000 f836 	bl	8007ebc <USBH_GetFreePipe>
 8007e50:	4603      	mov	r3, r0
 8007e52:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007e54:	89fb      	ldrh	r3, [r7, #14]
 8007e56:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d00a      	beq.n	8007e74 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 8007e5e:	78fa      	ldrb	r2, [r7, #3]
 8007e60:	89fb      	ldrh	r3, [r7, #14]
 8007e62:	f003 030f 	and.w	r3, r3, #15
 8007e66:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007e6a:	6879      	ldr	r1, [r7, #4]
 8007e6c:	33e0      	adds	r3, #224	; 0xe0
 8007e6e:	009b      	lsls	r3, r3, #2
 8007e70:	440b      	add	r3, r1
 8007e72:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007e74:	89fb      	ldrh	r3, [r7, #14]
 8007e76:	b2db      	uxtb	r3, r3
}
 8007e78:	4618      	mov	r0, r3
 8007e7a:	3710      	adds	r7, #16
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bd80      	pop	{r7, pc}

08007e80 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b083      	sub	sp, #12
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
 8007e88:	460b      	mov	r3, r1
 8007e8a:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 8007e8c:	78fb      	ldrb	r3, [r7, #3]
 8007e8e:	2b0a      	cmp	r3, #10
 8007e90:	d80d      	bhi.n	8007eae <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8007e92:	78fb      	ldrb	r3, [r7, #3]
 8007e94:	687a      	ldr	r2, [r7, #4]
 8007e96:	33e0      	adds	r3, #224	; 0xe0
 8007e98:	009b      	lsls	r3, r3, #2
 8007e9a:	4413      	add	r3, r2
 8007e9c:	685a      	ldr	r2, [r3, #4]
 8007e9e:	78fb      	ldrb	r3, [r7, #3]
 8007ea0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8007ea4:	6879      	ldr	r1, [r7, #4]
 8007ea6:	33e0      	adds	r3, #224	; 0xe0
 8007ea8:	009b      	lsls	r3, r3, #2
 8007eaa:	440b      	add	r3, r1
 8007eac:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8007eae:	2300      	movs	r3, #0
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	370c      	adds	r7, #12
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eba:	4770      	bx	lr

08007ebc <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b085      	sub	sp, #20
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8007ec8:	2300      	movs	r3, #0
 8007eca:	73fb      	strb	r3, [r7, #15]
 8007ecc:	e00f      	b.n	8007eee <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8007ece:	7bfb      	ldrb	r3, [r7, #15]
 8007ed0:	687a      	ldr	r2, [r7, #4]
 8007ed2:	33e0      	adds	r3, #224	; 0xe0
 8007ed4:	009b      	lsls	r3, r3, #2
 8007ed6:	4413      	add	r3, r2
 8007ed8:	685b      	ldr	r3, [r3, #4]
 8007eda:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d102      	bne.n	8007ee8 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8007ee2:	7bfb      	ldrb	r3, [r7, #15]
 8007ee4:	b29b      	uxth	r3, r3
 8007ee6:	e007      	b.n	8007ef8 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 8007ee8:	7bfb      	ldrb	r3, [r7, #15]
 8007eea:	3301      	adds	r3, #1
 8007eec:	73fb      	strb	r3, [r7, #15]
 8007eee:	7bfb      	ldrb	r3, [r7, #15]
 8007ef0:	2b0a      	cmp	r3, #10
 8007ef2:	d9ec      	bls.n	8007ece <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8007ef4:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3714      	adds	r7, #20
 8007efc:	46bd      	mov	sp, r7
 8007efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f02:	4770      	bx	lr

08007f04 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8007f08:	2201      	movs	r2, #1
 8007f0a:	490e      	ldr	r1, [pc, #56]	; (8007f44 <MX_USB_HOST_Init+0x40>)
 8007f0c:	480e      	ldr	r0, [pc, #56]	; (8007f48 <MX_USB_HOST_Init+0x44>)
 8007f0e:	f7fe fca1 	bl	8006854 <USBH_Init>
 8007f12:	4603      	mov	r3, r0
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d001      	beq.n	8007f1c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007f18:	f7f8 fd60 	bl	80009dc <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8007f1c:	490b      	ldr	r1, [pc, #44]	; (8007f4c <MX_USB_HOST_Init+0x48>)
 8007f1e:	480a      	ldr	r0, [pc, #40]	; (8007f48 <MX_USB_HOST_Init+0x44>)
 8007f20:	f7fe fd26 	bl	8006970 <USBH_RegisterClass>
 8007f24:	4603      	mov	r3, r0
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d001      	beq.n	8007f2e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8007f2a:	f7f8 fd57 	bl	80009dc <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8007f2e:	4806      	ldr	r0, [pc, #24]	; (8007f48 <MX_USB_HOST_Init+0x44>)
 8007f30:	f7fe fdaa 	bl	8006a88 <USBH_Start>
 8007f34:	4603      	mov	r3, r0
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d001      	beq.n	8007f3e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8007f3a:	f7f8 fd4f 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8007f3e:	bf00      	nop
 8007f40:	bd80      	pop	{r7, pc}
 8007f42:	bf00      	nop
 8007f44:	08007f65 	.word	0x08007f65
 8007f48:	20000230 	.word	0x20000230
 8007f4c:	20000010 	.word	0x20000010

08007f50 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007f54:	4802      	ldr	r0, [pc, #8]	; (8007f60 <MX_USB_HOST_Process+0x10>)
 8007f56:	f7fe fda7 	bl	8006aa8 <USBH_Process>
}
 8007f5a:	bf00      	nop
 8007f5c:	bd80      	pop	{r7, pc}
 8007f5e:	bf00      	nop
 8007f60:	20000230 	.word	0x20000230

08007f64 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
 8007f6c:	460b      	mov	r3, r1
 8007f6e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007f70:	78fb      	ldrb	r3, [r7, #3]
 8007f72:	3b01      	subs	r3, #1
 8007f74:	2b04      	cmp	r3, #4
 8007f76:	d819      	bhi.n	8007fac <USBH_UserProcess+0x48>
 8007f78:	a201      	add	r2, pc, #4	; (adr r2, 8007f80 <USBH_UserProcess+0x1c>)
 8007f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f7e:	bf00      	nop
 8007f80:	08007fad 	.word	0x08007fad
 8007f84:	08007f9d 	.word	0x08007f9d
 8007f88:	08007fad 	.word	0x08007fad
 8007f8c:	08007fa5 	.word	0x08007fa5
 8007f90:	08007f95 	.word	0x08007f95
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8007f94:	4b09      	ldr	r3, [pc, #36]	; (8007fbc <USBH_UserProcess+0x58>)
 8007f96:	2203      	movs	r2, #3
 8007f98:	701a      	strb	r2, [r3, #0]
  break;
 8007f9a:	e008      	b.n	8007fae <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8007f9c:	4b07      	ldr	r3, [pc, #28]	; (8007fbc <USBH_UserProcess+0x58>)
 8007f9e:	2202      	movs	r2, #2
 8007fa0:	701a      	strb	r2, [r3, #0]
  break;
 8007fa2:	e004      	b.n	8007fae <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8007fa4:	4b05      	ldr	r3, [pc, #20]	; (8007fbc <USBH_UserProcess+0x58>)
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	701a      	strb	r2, [r3, #0]
  break;
 8007faa:	e000      	b.n	8007fae <USBH_UserProcess+0x4a>

  default:
  break;
 8007fac:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8007fae:	bf00      	nop
 8007fb0:	370c      	adds	r7, #12
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb8:	4770      	bx	lr
 8007fba:	bf00      	nop
 8007fbc:	200000d6 	.word	0x200000d6

08007fc0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b08a      	sub	sp, #40	; 0x28
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007fc8:	f107 0314 	add.w	r3, r7, #20
 8007fcc:	2200      	movs	r2, #0
 8007fce:	601a      	str	r2, [r3, #0]
 8007fd0:	605a      	str	r2, [r3, #4]
 8007fd2:	609a      	str	r2, [r3, #8]
 8007fd4:	60da      	str	r2, [r3, #12]
 8007fd6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007fe0:	d147      	bne.n	8008072 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	613b      	str	r3, [r7, #16]
 8007fe6:	4b25      	ldr	r3, [pc, #148]	; (800807c <HAL_HCD_MspInit+0xbc>)
 8007fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fea:	4a24      	ldr	r2, [pc, #144]	; (800807c <HAL_HCD_MspInit+0xbc>)
 8007fec:	f043 0301 	orr.w	r3, r3, #1
 8007ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8007ff2:	4b22      	ldr	r3, [pc, #136]	; (800807c <HAL_HCD_MspInit+0xbc>)
 8007ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ff6:	f003 0301 	and.w	r3, r3, #1
 8007ffa:	613b      	str	r3, [r7, #16]
 8007ffc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8007ffe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008004:	2300      	movs	r3, #0
 8008006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008008:	2300      	movs	r3, #0
 800800a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800800c:	f107 0314 	add.w	r3, r7, #20
 8008010:	4619      	mov	r1, r3
 8008012:	481b      	ldr	r0, [pc, #108]	; (8008080 <HAL_HCD_MspInit+0xc0>)
 8008014:	f7f9 fb90 	bl	8001738 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008018:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800801c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800801e:	2302      	movs	r3, #2
 8008020:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008022:	2300      	movs	r3, #0
 8008024:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008026:	2300      	movs	r3, #0
 8008028:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800802a:	230a      	movs	r3, #10
 800802c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800802e:	f107 0314 	add.w	r3, r7, #20
 8008032:	4619      	mov	r1, r3
 8008034:	4812      	ldr	r0, [pc, #72]	; (8008080 <HAL_HCD_MspInit+0xc0>)
 8008036:	f7f9 fb7f 	bl	8001738 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800803a:	4b10      	ldr	r3, [pc, #64]	; (800807c <HAL_HCD_MspInit+0xbc>)
 800803c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800803e:	4a0f      	ldr	r2, [pc, #60]	; (800807c <HAL_HCD_MspInit+0xbc>)
 8008040:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008044:	6353      	str	r3, [r2, #52]	; 0x34
 8008046:	2300      	movs	r3, #0
 8008048:	60fb      	str	r3, [r7, #12]
 800804a:	4b0c      	ldr	r3, [pc, #48]	; (800807c <HAL_HCD_MspInit+0xbc>)
 800804c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800804e:	4a0b      	ldr	r2, [pc, #44]	; (800807c <HAL_HCD_MspInit+0xbc>)
 8008050:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008054:	6453      	str	r3, [r2, #68]	; 0x44
 8008056:	4b09      	ldr	r3, [pc, #36]	; (800807c <HAL_HCD_MspInit+0xbc>)
 8008058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800805a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800805e:	60fb      	str	r3, [r7, #12]
 8008060:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008062:	2200      	movs	r2, #0
 8008064:	2100      	movs	r1, #0
 8008066:	2043      	movs	r0, #67	; 0x43
 8008068:	f7f9 fb2f 	bl	80016ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800806c:	2043      	movs	r0, #67	; 0x43
 800806e:	f7f9 fb48 	bl	8001702 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008072:	bf00      	nop
 8008074:	3728      	adds	r7, #40	; 0x28
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}
 800807a:	bf00      	nop
 800807c:	40023800 	.word	0x40023800
 8008080:	40020000 	.word	0x40020000

08008084 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b082      	sub	sp, #8
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008092:	4618      	mov	r0, r3
 8008094:	f7ff f8db 	bl	800724e <USBH_LL_IncTimer>
}
 8008098:	bf00      	nop
 800809a:	3708      	adds	r7, #8
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}

080080a0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b082      	sub	sp, #8
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80080ae:	4618      	mov	r0, r3
 80080b0:	f7ff f913 	bl	80072da <USBH_LL_Connect>
}
 80080b4:	bf00      	nop
 80080b6:	3708      	adds	r7, #8
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}

080080bc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b082      	sub	sp, #8
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80080ca:	4618      	mov	r0, r3
 80080cc:	f7ff f91c 	bl	8007308 <USBH_LL_Disconnect>
}
 80080d0:	bf00      	nop
 80080d2:	3708      	adds	r7, #8
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}

080080d8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80080d8:	b480      	push	{r7}
 80080da:	b083      	sub	sp, #12
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
 80080e0:	460b      	mov	r3, r1
 80080e2:	70fb      	strb	r3, [r7, #3]
 80080e4:	4613      	mov	r3, r2
 80080e6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80080e8:	bf00      	nop
 80080ea:	370c      	adds	r7, #12
 80080ec:	46bd      	mov	sp, r7
 80080ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f2:	4770      	bx	lr

080080f4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b082      	sub	sp, #8
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008102:	4618      	mov	r0, r3
 8008104:	f7ff f8cd 	bl	80072a2 <USBH_LL_PortEnabled>
}
 8008108:	bf00      	nop
 800810a:	3708      	adds	r7, #8
 800810c:	46bd      	mov	sp, r7
 800810e:	bd80      	pop	{r7, pc}

08008110 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b082      	sub	sp, #8
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800811e:	4618      	mov	r0, r3
 8008120:	f7ff f8cd 	bl	80072be <USBH_LL_PortDisabled>
}
 8008124:	bf00      	nop
 8008126:	3708      	adds	r7, #8
 8008128:	46bd      	mov	sp, r7
 800812a:	bd80      	pop	{r7, pc}

0800812c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b082      	sub	sp, #8
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800813a:	2b01      	cmp	r3, #1
 800813c:	d12a      	bne.n	8008194 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800813e:	4a18      	ldr	r2, [pc, #96]	; (80081a0 <USBH_LL_Init+0x74>)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	4a15      	ldr	r2, [pc, #84]	; (80081a0 <USBH_LL_Init+0x74>)
 800814a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800814e:	4b14      	ldr	r3, [pc, #80]	; (80081a0 <USBH_LL_Init+0x74>)
 8008150:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008154:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8008156:	4b12      	ldr	r3, [pc, #72]	; (80081a0 <USBH_LL_Init+0x74>)
 8008158:	2208      	movs	r2, #8
 800815a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800815c:	4b10      	ldr	r3, [pc, #64]	; (80081a0 <USBH_LL_Init+0x74>)
 800815e:	2201      	movs	r2, #1
 8008160:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008162:	4b0f      	ldr	r3, [pc, #60]	; (80081a0 <USBH_LL_Init+0x74>)
 8008164:	2200      	movs	r2, #0
 8008166:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8008168:	4b0d      	ldr	r3, [pc, #52]	; (80081a0 <USBH_LL_Init+0x74>)
 800816a:	2202      	movs	r2, #2
 800816c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800816e:	4b0c      	ldr	r3, [pc, #48]	; (80081a0 <USBH_LL_Init+0x74>)
 8008170:	2200      	movs	r2, #0
 8008172:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008174:	480a      	ldr	r0, [pc, #40]	; (80081a0 <USBH_LL_Init+0x74>)
 8008176:	f7f9 fc94 	bl	8001aa2 <HAL_HCD_Init>
 800817a:	4603      	mov	r3, r0
 800817c:	2b00      	cmp	r3, #0
 800817e:	d001      	beq.n	8008184 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8008180:	f7f8 fc2c 	bl	80009dc <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8008184:	4806      	ldr	r0, [pc, #24]	; (80081a0 <USBH_LL_Init+0x74>)
 8008186:	f7fa f878 	bl	800227a <HAL_HCD_GetCurrentFrame>
 800818a:	4603      	mov	r3, r0
 800818c:	4619      	mov	r1, r3
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f7ff f84e 	bl	8007230 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8008194:	2300      	movs	r3, #0
}
 8008196:	4618      	mov	r0, r3
 8008198:	3708      	adds	r7, #8
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}
 800819e:	bf00      	nop
 80081a0:	20000608 	.word	0x20000608

080081a4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b084      	sub	sp, #16
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80081ac:	2300      	movs	r3, #0
 80081ae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80081b0:	2300      	movs	r3, #0
 80081b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80081ba:	4618      	mov	r0, r3
 80081bc:	f7f9 ffe7 	bl	800218e <HAL_HCD_Start>
 80081c0:	4603      	mov	r3, r0
 80081c2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80081c4:	7bfb      	ldrb	r3, [r7, #15]
 80081c6:	4618      	mov	r0, r3
 80081c8:	f000 f95c 	bl	8008484 <USBH_Get_USB_Status>
 80081cc:	4603      	mov	r3, r0
 80081ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80081d0:	7bbb      	ldrb	r3, [r7, #14]
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	3710      	adds	r7, #16
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}

080081da <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80081da:	b580      	push	{r7, lr}
 80081dc:	b084      	sub	sp, #16
 80081de:	af00      	add	r7, sp, #0
 80081e0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80081e2:	2300      	movs	r3, #0
 80081e4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80081e6:	2300      	movs	r3, #0
 80081e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80081f0:	4618      	mov	r0, r3
 80081f2:	f7f9 ffef 	bl	80021d4 <HAL_HCD_Stop>
 80081f6:	4603      	mov	r3, r0
 80081f8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80081fa:	7bfb      	ldrb	r3, [r7, #15]
 80081fc:	4618      	mov	r0, r3
 80081fe:	f000 f941 	bl	8008484 <USBH_Get_USB_Status>
 8008202:	4603      	mov	r3, r0
 8008204:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008206:	7bbb      	ldrb	r3, [r7, #14]
}
 8008208:	4618      	mov	r0, r3
 800820a:	3710      	adds	r7, #16
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}

08008210 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b084      	sub	sp, #16
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8008218:	2301      	movs	r3, #1
 800821a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008222:	4618      	mov	r0, r3
 8008224:	f7fa f837 	bl	8002296 <HAL_HCD_GetCurrentSpeed>
 8008228:	4603      	mov	r3, r0
 800822a:	2b02      	cmp	r3, #2
 800822c:	d00c      	beq.n	8008248 <USBH_LL_GetSpeed+0x38>
 800822e:	2b02      	cmp	r3, #2
 8008230:	d80d      	bhi.n	800824e <USBH_LL_GetSpeed+0x3e>
 8008232:	2b00      	cmp	r3, #0
 8008234:	d002      	beq.n	800823c <USBH_LL_GetSpeed+0x2c>
 8008236:	2b01      	cmp	r3, #1
 8008238:	d003      	beq.n	8008242 <USBH_LL_GetSpeed+0x32>
 800823a:	e008      	b.n	800824e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800823c:	2300      	movs	r3, #0
 800823e:	73fb      	strb	r3, [r7, #15]
    break;
 8008240:	e008      	b.n	8008254 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8008242:	2301      	movs	r3, #1
 8008244:	73fb      	strb	r3, [r7, #15]
    break;
 8008246:	e005      	b.n	8008254 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8008248:	2302      	movs	r3, #2
 800824a:	73fb      	strb	r3, [r7, #15]
    break;
 800824c:	e002      	b.n	8008254 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800824e:	2301      	movs	r3, #1
 8008250:	73fb      	strb	r3, [r7, #15]
    break;
 8008252:	bf00      	nop
  }
  return  speed;
 8008254:	7bfb      	ldrb	r3, [r7, #15]
}
 8008256:	4618      	mov	r0, r3
 8008258:	3710      	adds	r7, #16
 800825a:	46bd      	mov	sp, r7
 800825c:	bd80      	pop	{r7, pc}

0800825e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800825e:	b580      	push	{r7, lr}
 8008260:	b084      	sub	sp, #16
 8008262:	af00      	add	r7, sp, #0
 8008264:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008266:	2300      	movs	r3, #0
 8008268:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800826a:	2300      	movs	r3, #0
 800826c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008274:	4618      	mov	r0, r3
 8008276:	f7f9 ffca 	bl	800220e <HAL_HCD_ResetPort>
 800827a:	4603      	mov	r3, r0
 800827c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800827e:	7bfb      	ldrb	r3, [r7, #15]
 8008280:	4618      	mov	r0, r3
 8008282:	f000 f8ff 	bl	8008484 <USBH_Get_USB_Status>
 8008286:	4603      	mov	r3, r0
 8008288:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800828a:	7bbb      	ldrb	r3, [r7, #14]
}
 800828c:	4618      	mov	r0, r3
 800828e:	3710      	adds	r7, #16
 8008290:	46bd      	mov	sp, r7
 8008292:	bd80      	pop	{r7, pc}

08008294 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b082      	sub	sp, #8
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
 800829c:	460b      	mov	r3, r1
 800829e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80082a6:	78fa      	ldrb	r2, [r7, #3]
 80082a8:	4611      	mov	r1, r2
 80082aa:	4618      	mov	r0, r3
 80082ac:	f7f9 ffd1 	bl	8002252 <HAL_HCD_HC_GetXferCount>
 80082b0:	4603      	mov	r3, r0
}
 80082b2:	4618      	mov	r0, r3
 80082b4:	3708      	adds	r7, #8
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}

080082ba <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80082ba:	b590      	push	{r4, r7, lr}
 80082bc:	b089      	sub	sp, #36	; 0x24
 80082be:	af04      	add	r7, sp, #16
 80082c0:	6078      	str	r0, [r7, #4]
 80082c2:	4608      	mov	r0, r1
 80082c4:	4611      	mov	r1, r2
 80082c6:	461a      	mov	r2, r3
 80082c8:	4603      	mov	r3, r0
 80082ca:	70fb      	strb	r3, [r7, #3]
 80082cc:	460b      	mov	r3, r1
 80082ce:	70bb      	strb	r3, [r7, #2]
 80082d0:	4613      	mov	r3, r2
 80082d2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80082d4:	2300      	movs	r3, #0
 80082d6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80082d8:	2300      	movs	r3, #0
 80082da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80082e2:	787c      	ldrb	r4, [r7, #1]
 80082e4:	78ba      	ldrb	r2, [r7, #2]
 80082e6:	78f9      	ldrb	r1, [r7, #3]
 80082e8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80082ea:	9302      	str	r3, [sp, #8]
 80082ec:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80082f0:	9301      	str	r3, [sp, #4]
 80082f2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80082f6:	9300      	str	r3, [sp, #0]
 80082f8:	4623      	mov	r3, r4
 80082fa:	f7f9 fc34 	bl	8001b66 <HAL_HCD_HC_Init>
 80082fe:	4603      	mov	r3, r0
 8008300:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8008302:	7bfb      	ldrb	r3, [r7, #15]
 8008304:	4618      	mov	r0, r3
 8008306:	f000 f8bd 	bl	8008484 <USBH_Get_USB_Status>
 800830a:	4603      	mov	r3, r0
 800830c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800830e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008310:	4618      	mov	r0, r3
 8008312:	3714      	adds	r7, #20
 8008314:	46bd      	mov	sp, r7
 8008316:	bd90      	pop	{r4, r7, pc}

08008318 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b084      	sub	sp, #16
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
 8008320:	460b      	mov	r3, r1
 8008322:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008324:	2300      	movs	r3, #0
 8008326:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008328:	2300      	movs	r3, #0
 800832a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008332:	78fa      	ldrb	r2, [r7, #3]
 8008334:	4611      	mov	r1, r2
 8008336:	4618      	mov	r0, r3
 8008338:	f7f9 fca4 	bl	8001c84 <HAL_HCD_HC_Halt>
 800833c:	4603      	mov	r3, r0
 800833e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008340:	7bfb      	ldrb	r3, [r7, #15]
 8008342:	4618      	mov	r0, r3
 8008344:	f000 f89e 	bl	8008484 <USBH_Get_USB_Status>
 8008348:	4603      	mov	r3, r0
 800834a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800834c:	7bbb      	ldrb	r3, [r7, #14]
}
 800834e:	4618      	mov	r0, r3
 8008350:	3710      	adds	r7, #16
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}

08008356 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8008356:	b590      	push	{r4, r7, lr}
 8008358:	b089      	sub	sp, #36	; 0x24
 800835a:	af04      	add	r7, sp, #16
 800835c:	6078      	str	r0, [r7, #4]
 800835e:	4608      	mov	r0, r1
 8008360:	4611      	mov	r1, r2
 8008362:	461a      	mov	r2, r3
 8008364:	4603      	mov	r3, r0
 8008366:	70fb      	strb	r3, [r7, #3]
 8008368:	460b      	mov	r3, r1
 800836a:	70bb      	strb	r3, [r7, #2]
 800836c:	4613      	mov	r3, r2
 800836e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008370:	2300      	movs	r3, #0
 8008372:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008374:	2300      	movs	r3, #0
 8008376:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800837e:	787c      	ldrb	r4, [r7, #1]
 8008380:	78ba      	ldrb	r2, [r7, #2]
 8008382:	78f9      	ldrb	r1, [r7, #3]
 8008384:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008388:	9303      	str	r3, [sp, #12]
 800838a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800838c:	9302      	str	r3, [sp, #8]
 800838e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008390:	9301      	str	r3, [sp, #4]
 8008392:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008396:	9300      	str	r3, [sp, #0]
 8008398:	4623      	mov	r3, r4
 800839a:	f7f9 fc97 	bl	8001ccc <HAL_HCD_HC_SubmitRequest>
 800839e:	4603      	mov	r3, r0
 80083a0:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80083a2:	7bfb      	ldrb	r3, [r7, #15]
 80083a4:	4618      	mov	r0, r3
 80083a6:	f000 f86d 	bl	8008484 <USBH_Get_USB_Status>
 80083aa:	4603      	mov	r3, r0
 80083ac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80083ae:	7bbb      	ldrb	r3, [r7, #14]
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3714      	adds	r7, #20
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd90      	pop	{r4, r7, pc}

080083b8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b082      	sub	sp, #8
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
 80083c0:	460b      	mov	r3, r1
 80083c2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80083ca:	78fa      	ldrb	r2, [r7, #3]
 80083cc:	4611      	mov	r1, r2
 80083ce:	4618      	mov	r0, r3
 80083d0:	f7f9 ff2b 	bl	800222a <HAL_HCD_HC_GetURBState>
 80083d4:	4603      	mov	r3, r0
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	3708      	adds	r7, #8
 80083da:	46bd      	mov	sp, r7
 80083dc:	bd80      	pop	{r7, pc}

080083de <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80083de:	b580      	push	{r7, lr}
 80083e0:	b082      	sub	sp, #8
 80083e2:	af00      	add	r7, sp, #0
 80083e4:	6078      	str	r0, [r7, #4]
 80083e6:	460b      	mov	r3, r1
 80083e8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80083f0:	2b01      	cmp	r3, #1
 80083f2:	d103      	bne.n	80083fc <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80083f4:	78fb      	ldrb	r3, [r7, #3]
 80083f6:	4618      	mov	r0, r3
 80083f8:	f000 f870 	bl	80084dc <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80083fc:	20c8      	movs	r0, #200	; 0xc8
 80083fe:	f7f9 f865 	bl	80014cc <HAL_Delay>
  return USBH_OK;
 8008402:	2300      	movs	r3, #0
}
 8008404:	4618      	mov	r0, r3
 8008406:	3708      	adds	r7, #8
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}

0800840c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800840c:	b480      	push	{r7}
 800840e:	b085      	sub	sp, #20
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
 8008414:	460b      	mov	r3, r1
 8008416:	70fb      	strb	r3, [r7, #3]
 8008418:	4613      	mov	r3, r2
 800841a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008422:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8008424:	78fb      	ldrb	r3, [r7, #3]
 8008426:	68fa      	ldr	r2, [r7, #12]
 8008428:	212c      	movs	r1, #44	; 0x2c
 800842a:	fb01 f303 	mul.w	r3, r1, r3
 800842e:	4413      	add	r3, r2
 8008430:	333b      	adds	r3, #59	; 0x3b
 8008432:	781b      	ldrb	r3, [r3, #0]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d009      	beq.n	800844c <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8008438:	78fb      	ldrb	r3, [r7, #3]
 800843a:	68fa      	ldr	r2, [r7, #12]
 800843c:	212c      	movs	r1, #44	; 0x2c
 800843e:	fb01 f303 	mul.w	r3, r1, r3
 8008442:	4413      	add	r3, r2
 8008444:	3354      	adds	r3, #84	; 0x54
 8008446:	78ba      	ldrb	r2, [r7, #2]
 8008448:	701a      	strb	r2, [r3, #0]
 800844a:	e008      	b.n	800845e <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800844c:	78fb      	ldrb	r3, [r7, #3]
 800844e:	68fa      	ldr	r2, [r7, #12]
 8008450:	212c      	movs	r1, #44	; 0x2c
 8008452:	fb01 f303 	mul.w	r3, r1, r3
 8008456:	4413      	add	r3, r2
 8008458:	3355      	adds	r3, #85	; 0x55
 800845a:	78ba      	ldrb	r2, [r7, #2]
 800845c:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800845e:	2300      	movs	r3, #0
}
 8008460:	4618      	mov	r0, r3
 8008462:	3714      	adds	r7, #20
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr

0800846c <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b082      	sub	sp, #8
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f7f9 f829 	bl	80014cc <HAL_Delay>
}
 800847a:	bf00      	nop
 800847c:	3708      	adds	r7, #8
 800847e:	46bd      	mov	sp, r7
 8008480:	bd80      	pop	{r7, pc}
	...

08008484 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008484:	b480      	push	{r7}
 8008486:	b085      	sub	sp, #20
 8008488:	af00      	add	r7, sp, #0
 800848a:	4603      	mov	r3, r0
 800848c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800848e:	2300      	movs	r3, #0
 8008490:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008492:	79fb      	ldrb	r3, [r7, #7]
 8008494:	2b03      	cmp	r3, #3
 8008496:	d817      	bhi.n	80084c8 <USBH_Get_USB_Status+0x44>
 8008498:	a201      	add	r2, pc, #4	; (adr r2, 80084a0 <USBH_Get_USB_Status+0x1c>)
 800849a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800849e:	bf00      	nop
 80084a0:	080084b1 	.word	0x080084b1
 80084a4:	080084b7 	.word	0x080084b7
 80084a8:	080084bd 	.word	0x080084bd
 80084ac:	080084c3 	.word	0x080084c3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80084b0:	2300      	movs	r3, #0
 80084b2:	73fb      	strb	r3, [r7, #15]
    break;
 80084b4:	e00b      	b.n	80084ce <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80084b6:	2302      	movs	r3, #2
 80084b8:	73fb      	strb	r3, [r7, #15]
    break;
 80084ba:	e008      	b.n	80084ce <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80084bc:	2301      	movs	r3, #1
 80084be:	73fb      	strb	r3, [r7, #15]
    break;
 80084c0:	e005      	b.n	80084ce <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80084c2:	2302      	movs	r3, #2
 80084c4:	73fb      	strb	r3, [r7, #15]
    break;
 80084c6:	e002      	b.n	80084ce <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80084c8:	2302      	movs	r3, #2
 80084ca:	73fb      	strb	r3, [r7, #15]
    break;
 80084cc:	bf00      	nop
  }
  return usb_status;
 80084ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	3714      	adds	r7, #20
 80084d4:	46bd      	mov	sp, r7
 80084d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084da:	4770      	bx	lr

080084dc <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b084      	sub	sp, #16
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	4603      	mov	r3, r0
 80084e4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80084e6:	79fb      	ldrb	r3, [r7, #7]
 80084e8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80084ea:	79fb      	ldrb	r3, [r7, #7]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d102      	bne.n	80084f6 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 80084f0:	2301      	movs	r3, #1
 80084f2:	73fb      	strb	r3, [r7, #15]
 80084f4:	e001      	b.n	80084fa <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 80084f6:	2300      	movs	r3, #0
 80084f8:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 80084fa:	7bfb      	ldrb	r3, [r7, #15]
 80084fc:	461a      	mov	r2, r3
 80084fe:	2101      	movs	r1, #1
 8008500:	4803      	ldr	r0, [pc, #12]	; (8008510 <MX_DriverVbusFS+0x34>)
 8008502:	f7f9 fab5 	bl	8001a70 <HAL_GPIO_WritePin>
}
 8008506:	bf00      	nop
 8008508:	3710      	adds	r7, #16
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}
 800850e:	bf00      	nop
 8008510:	40020800 	.word	0x40020800

08008514 <__errno>:
 8008514:	4b01      	ldr	r3, [pc, #4]	; (800851c <__errno+0x8>)
 8008516:	6818      	ldr	r0, [r3, #0]
 8008518:	4770      	bx	lr
 800851a:	bf00      	nop
 800851c:	20000030 	.word	0x20000030

08008520 <__libc_init_array>:
 8008520:	b570      	push	{r4, r5, r6, lr}
 8008522:	4d0d      	ldr	r5, [pc, #52]	; (8008558 <__libc_init_array+0x38>)
 8008524:	4c0d      	ldr	r4, [pc, #52]	; (800855c <__libc_init_array+0x3c>)
 8008526:	1b64      	subs	r4, r4, r5
 8008528:	10a4      	asrs	r4, r4, #2
 800852a:	2600      	movs	r6, #0
 800852c:	42a6      	cmp	r6, r4
 800852e:	d109      	bne.n	8008544 <__libc_init_array+0x24>
 8008530:	4d0b      	ldr	r5, [pc, #44]	; (8008560 <__libc_init_array+0x40>)
 8008532:	4c0c      	ldr	r4, [pc, #48]	; (8008564 <__libc_init_array+0x44>)
 8008534:	f000 f8f8 	bl	8008728 <_init>
 8008538:	1b64      	subs	r4, r4, r5
 800853a:	10a4      	asrs	r4, r4, #2
 800853c:	2600      	movs	r6, #0
 800853e:	42a6      	cmp	r6, r4
 8008540:	d105      	bne.n	800854e <__libc_init_array+0x2e>
 8008542:	bd70      	pop	{r4, r5, r6, pc}
 8008544:	f855 3b04 	ldr.w	r3, [r5], #4
 8008548:	4798      	blx	r3
 800854a:	3601      	adds	r6, #1
 800854c:	e7ee      	b.n	800852c <__libc_init_array+0xc>
 800854e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008552:	4798      	blx	r3
 8008554:	3601      	adds	r6, #1
 8008556:	e7f2      	b.n	800853e <__libc_init_array+0x1e>
 8008558:	08008764 	.word	0x08008764
 800855c:	08008764 	.word	0x08008764
 8008560:	08008764 	.word	0x08008764
 8008564:	08008768 	.word	0x08008768

08008568 <malloc>:
 8008568:	4b02      	ldr	r3, [pc, #8]	; (8008574 <malloc+0xc>)
 800856a:	4601      	mov	r1, r0
 800856c:	6818      	ldr	r0, [r3, #0]
 800856e:	f000 b863 	b.w	8008638 <_malloc_r>
 8008572:	bf00      	nop
 8008574:	20000030 	.word	0x20000030

08008578 <free>:
 8008578:	4b02      	ldr	r3, [pc, #8]	; (8008584 <free+0xc>)
 800857a:	4601      	mov	r1, r0
 800857c:	6818      	ldr	r0, [r3, #0]
 800857e:	f000 b80b 	b.w	8008598 <_free_r>
 8008582:	bf00      	nop
 8008584:	20000030 	.word	0x20000030

08008588 <memset>:
 8008588:	4402      	add	r2, r0
 800858a:	4603      	mov	r3, r0
 800858c:	4293      	cmp	r3, r2
 800858e:	d100      	bne.n	8008592 <memset+0xa>
 8008590:	4770      	bx	lr
 8008592:	f803 1b01 	strb.w	r1, [r3], #1
 8008596:	e7f9      	b.n	800858c <memset+0x4>

08008598 <_free_r>:
 8008598:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800859a:	2900      	cmp	r1, #0
 800859c:	d048      	beq.n	8008630 <_free_r+0x98>
 800859e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085a2:	9001      	str	r0, [sp, #4]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	f1a1 0404 	sub.w	r4, r1, #4
 80085aa:	bfb8      	it	lt
 80085ac:	18e4      	addlt	r4, r4, r3
 80085ae:	f000 f8ad 	bl	800870c <__malloc_lock>
 80085b2:	4a20      	ldr	r2, [pc, #128]	; (8008634 <_free_r+0x9c>)
 80085b4:	9801      	ldr	r0, [sp, #4]
 80085b6:	6813      	ldr	r3, [r2, #0]
 80085b8:	4615      	mov	r5, r2
 80085ba:	b933      	cbnz	r3, 80085ca <_free_r+0x32>
 80085bc:	6063      	str	r3, [r4, #4]
 80085be:	6014      	str	r4, [r2, #0]
 80085c0:	b003      	add	sp, #12
 80085c2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80085c6:	f000 b8a7 	b.w	8008718 <__malloc_unlock>
 80085ca:	42a3      	cmp	r3, r4
 80085cc:	d90b      	bls.n	80085e6 <_free_r+0x4e>
 80085ce:	6821      	ldr	r1, [r4, #0]
 80085d0:	1862      	adds	r2, r4, r1
 80085d2:	4293      	cmp	r3, r2
 80085d4:	bf04      	itt	eq
 80085d6:	681a      	ldreq	r2, [r3, #0]
 80085d8:	685b      	ldreq	r3, [r3, #4]
 80085da:	6063      	str	r3, [r4, #4]
 80085dc:	bf04      	itt	eq
 80085de:	1852      	addeq	r2, r2, r1
 80085e0:	6022      	streq	r2, [r4, #0]
 80085e2:	602c      	str	r4, [r5, #0]
 80085e4:	e7ec      	b.n	80085c0 <_free_r+0x28>
 80085e6:	461a      	mov	r2, r3
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	b10b      	cbz	r3, 80085f0 <_free_r+0x58>
 80085ec:	42a3      	cmp	r3, r4
 80085ee:	d9fa      	bls.n	80085e6 <_free_r+0x4e>
 80085f0:	6811      	ldr	r1, [r2, #0]
 80085f2:	1855      	adds	r5, r2, r1
 80085f4:	42a5      	cmp	r5, r4
 80085f6:	d10b      	bne.n	8008610 <_free_r+0x78>
 80085f8:	6824      	ldr	r4, [r4, #0]
 80085fa:	4421      	add	r1, r4
 80085fc:	1854      	adds	r4, r2, r1
 80085fe:	42a3      	cmp	r3, r4
 8008600:	6011      	str	r1, [r2, #0]
 8008602:	d1dd      	bne.n	80085c0 <_free_r+0x28>
 8008604:	681c      	ldr	r4, [r3, #0]
 8008606:	685b      	ldr	r3, [r3, #4]
 8008608:	6053      	str	r3, [r2, #4]
 800860a:	4421      	add	r1, r4
 800860c:	6011      	str	r1, [r2, #0]
 800860e:	e7d7      	b.n	80085c0 <_free_r+0x28>
 8008610:	d902      	bls.n	8008618 <_free_r+0x80>
 8008612:	230c      	movs	r3, #12
 8008614:	6003      	str	r3, [r0, #0]
 8008616:	e7d3      	b.n	80085c0 <_free_r+0x28>
 8008618:	6825      	ldr	r5, [r4, #0]
 800861a:	1961      	adds	r1, r4, r5
 800861c:	428b      	cmp	r3, r1
 800861e:	bf04      	itt	eq
 8008620:	6819      	ldreq	r1, [r3, #0]
 8008622:	685b      	ldreq	r3, [r3, #4]
 8008624:	6063      	str	r3, [r4, #4]
 8008626:	bf04      	itt	eq
 8008628:	1949      	addeq	r1, r1, r5
 800862a:	6021      	streq	r1, [r4, #0]
 800862c:	6054      	str	r4, [r2, #4]
 800862e:	e7c7      	b.n	80085c0 <_free_r+0x28>
 8008630:	b003      	add	sp, #12
 8008632:	bd30      	pop	{r4, r5, pc}
 8008634:	200000d8 	.word	0x200000d8

08008638 <_malloc_r>:
 8008638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800863a:	1ccd      	adds	r5, r1, #3
 800863c:	f025 0503 	bic.w	r5, r5, #3
 8008640:	3508      	adds	r5, #8
 8008642:	2d0c      	cmp	r5, #12
 8008644:	bf38      	it	cc
 8008646:	250c      	movcc	r5, #12
 8008648:	2d00      	cmp	r5, #0
 800864a:	4606      	mov	r6, r0
 800864c:	db01      	blt.n	8008652 <_malloc_r+0x1a>
 800864e:	42a9      	cmp	r1, r5
 8008650:	d903      	bls.n	800865a <_malloc_r+0x22>
 8008652:	230c      	movs	r3, #12
 8008654:	6033      	str	r3, [r6, #0]
 8008656:	2000      	movs	r0, #0
 8008658:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800865a:	f000 f857 	bl	800870c <__malloc_lock>
 800865e:	4921      	ldr	r1, [pc, #132]	; (80086e4 <_malloc_r+0xac>)
 8008660:	680a      	ldr	r2, [r1, #0]
 8008662:	4614      	mov	r4, r2
 8008664:	b99c      	cbnz	r4, 800868e <_malloc_r+0x56>
 8008666:	4f20      	ldr	r7, [pc, #128]	; (80086e8 <_malloc_r+0xb0>)
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	b923      	cbnz	r3, 8008676 <_malloc_r+0x3e>
 800866c:	4621      	mov	r1, r4
 800866e:	4630      	mov	r0, r6
 8008670:	f000 f83c 	bl	80086ec <_sbrk_r>
 8008674:	6038      	str	r0, [r7, #0]
 8008676:	4629      	mov	r1, r5
 8008678:	4630      	mov	r0, r6
 800867a:	f000 f837 	bl	80086ec <_sbrk_r>
 800867e:	1c43      	adds	r3, r0, #1
 8008680:	d123      	bne.n	80086ca <_malloc_r+0x92>
 8008682:	230c      	movs	r3, #12
 8008684:	6033      	str	r3, [r6, #0]
 8008686:	4630      	mov	r0, r6
 8008688:	f000 f846 	bl	8008718 <__malloc_unlock>
 800868c:	e7e3      	b.n	8008656 <_malloc_r+0x1e>
 800868e:	6823      	ldr	r3, [r4, #0]
 8008690:	1b5b      	subs	r3, r3, r5
 8008692:	d417      	bmi.n	80086c4 <_malloc_r+0x8c>
 8008694:	2b0b      	cmp	r3, #11
 8008696:	d903      	bls.n	80086a0 <_malloc_r+0x68>
 8008698:	6023      	str	r3, [r4, #0]
 800869a:	441c      	add	r4, r3
 800869c:	6025      	str	r5, [r4, #0]
 800869e:	e004      	b.n	80086aa <_malloc_r+0x72>
 80086a0:	6863      	ldr	r3, [r4, #4]
 80086a2:	42a2      	cmp	r2, r4
 80086a4:	bf0c      	ite	eq
 80086a6:	600b      	streq	r3, [r1, #0]
 80086a8:	6053      	strne	r3, [r2, #4]
 80086aa:	4630      	mov	r0, r6
 80086ac:	f000 f834 	bl	8008718 <__malloc_unlock>
 80086b0:	f104 000b 	add.w	r0, r4, #11
 80086b4:	1d23      	adds	r3, r4, #4
 80086b6:	f020 0007 	bic.w	r0, r0, #7
 80086ba:	1ac2      	subs	r2, r0, r3
 80086bc:	d0cc      	beq.n	8008658 <_malloc_r+0x20>
 80086be:	1a1b      	subs	r3, r3, r0
 80086c0:	50a3      	str	r3, [r4, r2]
 80086c2:	e7c9      	b.n	8008658 <_malloc_r+0x20>
 80086c4:	4622      	mov	r2, r4
 80086c6:	6864      	ldr	r4, [r4, #4]
 80086c8:	e7cc      	b.n	8008664 <_malloc_r+0x2c>
 80086ca:	1cc4      	adds	r4, r0, #3
 80086cc:	f024 0403 	bic.w	r4, r4, #3
 80086d0:	42a0      	cmp	r0, r4
 80086d2:	d0e3      	beq.n	800869c <_malloc_r+0x64>
 80086d4:	1a21      	subs	r1, r4, r0
 80086d6:	4630      	mov	r0, r6
 80086d8:	f000 f808 	bl	80086ec <_sbrk_r>
 80086dc:	3001      	adds	r0, #1
 80086de:	d1dd      	bne.n	800869c <_malloc_r+0x64>
 80086e0:	e7cf      	b.n	8008682 <_malloc_r+0x4a>
 80086e2:	bf00      	nop
 80086e4:	200000d8 	.word	0x200000d8
 80086e8:	200000dc 	.word	0x200000dc

080086ec <_sbrk_r>:
 80086ec:	b538      	push	{r3, r4, r5, lr}
 80086ee:	4d06      	ldr	r5, [pc, #24]	; (8008708 <_sbrk_r+0x1c>)
 80086f0:	2300      	movs	r3, #0
 80086f2:	4604      	mov	r4, r0
 80086f4:	4608      	mov	r0, r1
 80086f6:	602b      	str	r3, [r5, #0]
 80086f8:	f7f8 fb18 	bl	8000d2c <_sbrk>
 80086fc:	1c43      	adds	r3, r0, #1
 80086fe:	d102      	bne.n	8008706 <_sbrk_r+0x1a>
 8008700:	682b      	ldr	r3, [r5, #0]
 8008702:	b103      	cbz	r3, 8008706 <_sbrk_r+0x1a>
 8008704:	6023      	str	r3, [r4, #0]
 8008706:	bd38      	pop	{r3, r4, r5, pc}
 8008708:	2000090c 	.word	0x2000090c

0800870c <__malloc_lock>:
 800870c:	4801      	ldr	r0, [pc, #4]	; (8008714 <__malloc_lock+0x8>)
 800870e:	f000 b809 	b.w	8008724 <__retarget_lock_acquire_recursive>
 8008712:	bf00      	nop
 8008714:	20000914 	.word	0x20000914

08008718 <__malloc_unlock>:
 8008718:	4801      	ldr	r0, [pc, #4]	; (8008720 <__malloc_unlock+0x8>)
 800871a:	f000 b804 	b.w	8008726 <__retarget_lock_release_recursive>
 800871e:	bf00      	nop
 8008720:	20000914 	.word	0x20000914

08008724 <__retarget_lock_acquire_recursive>:
 8008724:	4770      	bx	lr

08008726 <__retarget_lock_release_recursive>:
 8008726:	4770      	bx	lr

08008728 <_init>:
 8008728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800872a:	bf00      	nop
 800872c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800872e:	bc08      	pop	{r3}
 8008730:	469e      	mov	lr, r3
 8008732:	4770      	bx	lr

08008734 <_fini>:
 8008734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008736:	bf00      	nop
 8008738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800873a:	bc08      	pop	{r3}
 800873c:	469e      	mov	lr, r3
 800873e:	4770      	bx	lr
