Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Sun Nov 22 19:47:46 2020
| Host         : thicc-lad running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FinalProject_control_sets_placed.rpt
| Design       : FinalProject
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   149 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              72 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+---------------+-------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   | Enable Signal |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+---------------+-------------------------------------+------------------+----------------+--------------+
|  FSM_Case_0/led_reg[10]_i_2_n_0                  |               |                                     |                1 |              1 |         1.00 |
|  FSM_Case_0/led_reg[0]_i_2_n_0                   |               |                                     |                1 |              1 |         1.00 |
|  FSM_Case_0/led_reg[11]_i_2_n_0                  |               |                                     |                1 |              1 |         1.00 |
|  FSM_Case_0/led_reg[12]_i_2_n_0                  |               |                                     |                1 |              1 |         1.00 |
|  FSM_Case_0/led_reg[13]_i_2_n_0                  |               |                                     |                1 |              1 |         1.00 |
|  FSM_Case_0/led_reg[7]_i_2_n_0                   |               |                                     |                1 |              1 |         1.00 |
|  FSM_Case_0/led_reg[3]_i_2_n_0                   |               |                                     |                1 |              1 |         1.00 |
|  FSM_Case_0/led_reg[8]_i_2_n_0                   |               |                                     |                1 |              1 |         1.00 |
|  FSM_Case_0/led_reg[14]_i_2_n_0                  |               |                                     |                1 |              1 |         1.00 |
|  FSM_Case_0/led_reg[1]_i_2_n_0                   |               |                                     |                1 |              1 |         1.00 |
|  FSM_Case_0/led_reg[2]_i_2_n_0                   |               |                                     |                1 |              1 |         1.00 |
|  FSM_Case_0/led_reg[4]_i_2_n_0                   |               |                                     |                1 |              1 |         1.00 |
|  FSM_Case_0/led_reg[15]_i_2_n_0                  |               |                                     |                1 |              1 |         1.00 |
|  FSM_Case_0/led_reg[5]_i_2_n_0                   |               |                                     |                1 |              1 |         1.00 |
|  FSM_Case_0/led_reg[9]_i_2_n_0                   |               |                                     |                1 |              1 |         1.00 |
|  FSM_Case_0/led_reg[6]_i_2_n_0                   |               |                                     |                1 |              1 |         1.00 |
|  FSM_Case_10/cc_reg_i_2_n_0                      |               |                                     |                1 |              1 |         1.00 |
|  HexSseg/clock_divider/CLK                       |               |                                     |                1 |              2 |         2.00 |
|  ccSseg/my_clk/CLK                               |               |                                     |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                   |               |                                     |                3 |              4 |         1.33 |
|  FSM_Case_0/FSM_sequential_NS_reg[4]_i_2_n_0     |               |                                     |                2 |              5 |         2.50 |
|  FSM_Case_10/FSM_sequential_NS_reg[4]_i_2__0_n_0 |               |                                     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                   |               | check_IBUF                          |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                   |               | ccSseg/my_clk/tmp_clk               |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                                   |               | HexSseg/clock_divider/divided_clock |                8 |             31 |         3.88 |
+--------------------------------------------------+---------------+-------------------------------------+------------------+----------------+--------------+


