-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

-- DATE "06/22/2016 14:56:01"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	fatorador_top IS
    PORT (
	CLOCK_50 : IN std_logic;
	SW : IN std_logic_vector(15 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	HEX7 : OUT std_logic_vector(6 DOWNTO 0)
	);
END fatorador_top;

-- Design Ports Information
-- HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF fatorador_top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL \fatorador_engine_00|primes_buff[2][0]~5clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \fatorador_engine_00|primes_buff[1][0]~3clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \fatorador_engine_00|out0[15]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \fatorador_engine_00|primes_buff[3][0]~6clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \fatorador_engine_00|idx[0]~2clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~18_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~20_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~22_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~26_combout\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \Add0~38_combout\ : std_logic;
SIGNAL \Add0~42_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|ones~0_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|ones~4_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|ones~7_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|ones~13_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|tens~1_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|tens~2_combout\ : std_logic;
SIGNAL \bin_to_bcd_02|ones~0_combout\ : std_logic;
SIGNAL \bin_to_bcd_02|ones~4_combout\ : std_logic;
SIGNAL \bin_to_bcd_02|ones~6_combout\ : std_logic;
SIGNAL \bin_to_bcd_02|ones~13_combout\ : std_logic;
SIGNAL \bin_to_bcd_02|tens~1_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|ones~2_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|ones~4_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|LessThan0~0_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|tens~1_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|ones~4_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|ones~6_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|ones~14_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|tens~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|LessThan0~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Equal0~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[0]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~17_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~18_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[1][0]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux14~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux14~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux15~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux12~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux12~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux13~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux13~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Equal1~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux10~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux10~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux11~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux9~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux9~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux6~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux7~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux7~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux4~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux5~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux5~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux2~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux2~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux3~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux3~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Equal1~7_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux0~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux0~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux1~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[118]~28_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[135]~36_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[133]~38_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[152]~45_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[146]~51_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[170]~54_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[187]~65_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[204]~77_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[221]~90_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[214]~97_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[211]~100_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[238]~104_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[231]~111_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[241]~120_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[246]~125_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[248]~127_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[249]~128_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[250]~129_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[251]~130_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[253]~132_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \Equal0~5_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[238]~103_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[237]~104_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[233]~108_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[231]~110_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[225]~116_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[2][1]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[2][4]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][6]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][3]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][9]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[2][9]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[1][8]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][8]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[2][8]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[0][8]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][11]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[2][11]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[1][10]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][10]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[2][10]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[0][10]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[1][13]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][13]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[2][13]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[0][13]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[1][12]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][12]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[2][12]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[0][12]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[1][15]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][15]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[2][15]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[0][15]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][14]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[2][14]~combout\ : std_logic;
SIGNAL \CLOCK_50~combout\ : std_logic;
SIGNAL \CLOCK_50~clkctrl_outclk\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \cnt~0_combout\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~17\ : std_logic;
SIGNAL \Add0~18_combout\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~21\ : std_logic;
SIGNAL \Add0~22_combout\ : std_logic;
SIGNAL \Add0~23\ : std_logic;
SIGNAL \Add0~25\ : std_logic;
SIGNAL \Add0~26_combout\ : std_logic;
SIGNAL \Add0~27\ : std_logic;
SIGNAL \Add0~28_combout\ : std_logic;
SIGNAL \Add0~29\ : std_logic;
SIGNAL \Add0~30_combout\ : std_logic;
SIGNAL \Add0~24_combout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \Add0~31\ : std_logic;
SIGNAL \Add0~32_combout\ : std_logic;
SIGNAL \Add0~33\ : std_logic;
SIGNAL \Add0~34_combout\ : std_logic;
SIGNAL \Add0~35\ : std_logic;
SIGNAL \Add0~36_combout\ : std_logic;
SIGNAL \Add0~37\ : std_logic;
SIGNAL \Add0~39\ : std_logic;
SIGNAL \Add0~40_combout\ : std_logic;
SIGNAL \Add0~41\ : std_logic;
SIGNAL \Add0~43\ : std_logic;
SIGNAL \Add0~45\ : std_logic;
SIGNAL \Add0~46_combout\ : std_logic;
SIGNAL \Add0~47\ : std_logic;
SIGNAL \Add0~49\ : std_logic;
SIGNAL \Add0~50_combout\ : std_logic;
SIGNAL \Add0~51\ : std_logic;
SIGNAL \Add0~53\ : std_logic;
SIGNAL \Add0~54_combout\ : std_logic;
SIGNAL \Add0~55\ : std_logic;
SIGNAL \Add0~57\ : std_logic;
SIGNAL \Add0~58_combout\ : std_logic;
SIGNAL \Add0~59\ : std_logic;
SIGNAL \Add0~60_combout\ : std_logic;
SIGNAL \Add0~61\ : std_logic;
SIGNAL \Add0~62_combout\ : std_logic;
SIGNAL \Add0~56_combout\ : std_logic;
SIGNAL \Equal0~8_combout\ : std_logic;
SIGNAL \Add0~52_combout\ : std_logic;
SIGNAL \Add0~48_combout\ : std_logic;
SIGNAL \Equal0~7_combout\ : std_logic;
SIGNAL \Add0~44_combout\ : std_logic;
SIGNAL \Equal0~6_combout\ : std_logic;
SIGNAL \Equal0~9_combout\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Equal0~10_combout\ : std_logic;
SIGNAL \rst~feeder_combout\ : std_logic;
SIGNAL \rst~regout\ : std_logic;
SIGNAL \fatorador_engine_00|state_reg.wait_op~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|state_reg.wait_op~regout\ : std_logic;
SIGNAL \fatorador_engine_00|idx[0]~3_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Add1~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|idx[0]~2clkctrl_outclk\ : std_logic;
SIGNAL \fatorador_engine_00|Add1~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|idx[0]~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|i[0]~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~20_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~1\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~3\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~5\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~7\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~9\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~11\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~13\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~15\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~17\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~19\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~21\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~23\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~25\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~27\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~28_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~24_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|i_reg[12]~feeder_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ : std_logic;
SIGNAL \fatorador_engine_00|i_reg[6]~feeder_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ : std_logic;
SIGNAL \fatorador_engine_00|i_reg[3]~feeder_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ : std_logic;
SIGNAL \fatorador_engine_00|LessThan0~3_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\ : std_logic;
SIGNAL \fatorador_engine_00|i_reg[9]~feeder_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[117]~29_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[116]~30_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[113]~33_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[112]~34_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[119]~27_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[134]~37_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[115]~31_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[132]~39_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[114]~32_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[131]~40_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[130]~41_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[129]~42_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[128]~43_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[151]~46_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[150]~47_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[149]~48_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[148]~49_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[147]~50_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[145]~52_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[144]~53_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[136]~35_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[153]~44_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[169]~55_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[167]~57_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[166]~58_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[164]~60_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[162]~62_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[161]~63_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[160]~64_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[176]~76_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[168]~56_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[185]~67_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[184]~68_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[182]~70_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[181]~71_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[163]~61_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[180]~72_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[179]~73_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[178]~74_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[177]~75_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[193]~88_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[186]~66_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[203]~78_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[202]~79_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[201]~80_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[183]~69_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[200]~81_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[198]~83_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[197]~84_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[196]~85_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[195]~86_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[194]~87_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[210]~101_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[208]~103_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[220]~91_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[219]~92_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[218]~93_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[217]~94_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[199]~82_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[216]~95_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[215]~96_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[213]~98_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[212]~99_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[237]~105_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[236]~106_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[235]~107_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[234]~108_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[233]~109_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[232]~110_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[192]~89_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[209]~102_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[244]~123_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[245]~124_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[247]~126_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Equal0~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[252]~131_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[255]~134_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[254]~133_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Equal0~3_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[242]~121_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[243]~122_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[236]~105_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[235]~106_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[234]~107_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[232]~109_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[230]~111_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[229]~112_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[228]~113_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[227]~114_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[226]~115_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[224]~117_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_wirecell_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[240]~119_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Equal0~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Equal0~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|idx[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|i_reg[3]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~19_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : std_logic;
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|LessThan0~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|LessThan0~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|i[0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Add2~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[0][4]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|Add1~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][0]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[0][11]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[1][11]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux4~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Equal1~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[0][9]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[1][9]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux6~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Equal1~5_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[0][14]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[1][14]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux1~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Equal1~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Equal1~9_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[1][0]~3_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[1][4]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux11~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Equal1~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[0][0]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[1][0]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux15~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Equal1~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][0]~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][0]~6_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][7]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[1][7]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux8~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[2][0]~5_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[2][7]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|Mux8~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Equal1~3_combout\ : std_logic;
SIGNAL \fatorador_engine_00|Equal1~4_combout\ : std_logic;
SIGNAL \fatorador_engine_00|idx[0]~2_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[0][0]~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[0][1]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|out0[15]~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|out0[15]~0clkctrl_outclk\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[0][6]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[0][7]~combout\ : std_logic;
SIGNAL \bin_to_bcd_01|ones~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[0][3]~combout\ : std_logic;
SIGNAL \bin_to_bcd_01|ones~2_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|ones~5_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[0][2]~combout\ : std_logic;
SIGNAL \bin_to_bcd_01|ones~3_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|ones~8_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|ones~6_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|ones[1]~9_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|ones[3]~11_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|ones[2]~10_combout\ : std_logic;
SIGNAL \hex_to_7seg_00|WideOr6~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_00|WideOr5~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_00|WideOr4~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_00|WideOr3~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_00|WideOr2~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_00|WideOr1~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_00|WideOr0~0_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|ones~14_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[0][5]~combout\ : std_logic;
SIGNAL \bin_to_bcd_01|LessThan0~0_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|tens~3_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|ones~12_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|tens~4_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|tens[2]~6_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|tens[3]~7_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|tens[0]~0_combout\ : std_logic;
SIGNAL \bin_to_bcd_01|tens[1]~5_combout\ : std_logic;
SIGNAL \hex_to_7seg_01|WideOr6~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_01|WideOr5~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_01|WideOr4~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_01|WideOr3~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_01|WideOr2~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_01|WideOr1~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_01|WideOr0~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[1][6]~combout\ : std_logic;
SIGNAL \bin_to_bcd_02|ones~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[1][3]~combout\ : std_logic;
SIGNAL \bin_to_bcd_02|ones~2_combout\ : std_logic;
SIGNAL \bin_to_bcd_02|ones~5_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[1][2]~combout\ : std_logic;
SIGNAL \bin_to_bcd_02|ones~3_combout\ : std_logic;
SIGNAL \bin_to_bcd_02|ones~7_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[1][1]~combout\ : std_logic;
SIGNAL \bin_to_bcd_02|ones~8_combout\ : std_logic;
SIGNAL \bin_to_bcd_02|ones[1]~9_combout\ : std_logic;
SIGNAL \bin_to_bcd_02|ones[3]~11_combout\ : std_logic;
SIGNAL \bin_to_bcd_02|ones[2]~10_combout\ : std_logic;
SIGNAL \hex_to_7seg_02|WideOr6~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_02|WideOr5~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_02|WideOr4~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_02|WideOr3~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_02|WideOr2~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_02|WideOr1~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_02|WideOr0~0_combout\ : std_logic;
SIGNAL \bin_to_bcd_02|ones~14_combout\ : std_logic;
SIGNAL \bin_to_bcd_02|tens~2_combout\ : std_logic;
SIGNAL \bin_to_bcd_02|tens~3_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[1][5]~combout\ : std_logic;
SIGNAL \bin_to_bcd_02|LessThan0~0_combout\ : std_logic;
SIGNAL \bin_to_bcd_02|tens~4_combout\ : std_logic;
SIGNAL \bin_to_bcd_02|ones~12_combout\ : std_logic;
SIGNAL \bin_to_bcd_02|tens[1]~5_combout\ : std_logic;
SIGNAL \bin_to_bcd_02|tens[2]~6_combout\ : std_logic;
SIGNAL \bin_to_bcd_02|tens[0]~0_combout\ : std_logic;
SIGNAL \bin_to_bcd_02|tens[3]~7_combout\ : std_logic;
SIGNAL \hex_to_7seg_03|WideOr6~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_03|WideOr5~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_03|WideOr4~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_03|WideOr3~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_03|WideOr2~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_03|WideOr1~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_03|WideOr0~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[2][6]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[2][5]~combout\ : std_logic;
SIGNAL \bin_to_bcd_03|ones~1_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[2][3]~combout\ : std_logic;
SIGNAL \bin_to_bcd_03|ones~0_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|ones~5_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[2][2]~combout\ : std_logic;
SIGNAL \bin_to_bcd_03|ones~3_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|ones~6_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|ones~8_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|ones~7_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|ones[1]~9_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|ones[3]~11_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[2][0]~combout\ : std_logic;
SIGNAL \bin_to_bcd_03|ones[2]~10_combout\ : std_logic;
SIGNAL \hex_to_7seg_04|WideOr6~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_04|WideOr5~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_04|WideOr4~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_04|WideOr3~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_04|WideOr2~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_04|WideOr1~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_04|WideOr0~0_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|tens[0]~0_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|ones~13_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|ones~14_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|tens~4_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|ones~12_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|tens~2_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|tens~3_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|tens[3]~7_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|tens[1]~5_combout\ : std_logic;
SIGNAL \bin_to_bcd_03|tens[2]~6_combout\ : std_logic;
SIGNAL \hex_to_7seg_05|WideOr6~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_05|WideOr5~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_05|WideOr4~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_05|WideOr3~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_05|WideOr2~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_05|WideOr1~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_05|WideOr0~0_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][4]~combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][5]~combout\ : std_logic;
SIGNAL \bin_to_bcd_04|ones~1_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|ones~2_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|ones~0_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|ones~5_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][2]~combout\ : std_logic;
SIGNAL \bin_to_bcd_04|ones~3_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|ones~7_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|ones~8_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][1]~combout\ : std_logic;
SIGNAL \bin_to_bcd_04|ones[3]~11_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|ones[2]~10_combout\ : std_logic;
SIGNAL \fatorador_engine_00|primes_buff[3][0]~combout\ : std_logic;
SIGNAL \bin_to_bcd_04|ones[1]~9_combout\ : std_logic;
SIGNAL \hex_to_7seg_06|WideOr6~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_06|WideOr5~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_06|WideOr4~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_06|WideOr3~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_06|WideOr2~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_06|WideOr1~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_06|WideOr0~0_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|ones~13_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|LessThan0~0_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|tens~4_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|ones~12_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|tens~2_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|tens~3_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|tens[3]~7_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|tens[1]~5_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|tens[0]~0_combout\ : std_logic;
SIGNAL \bin_to_bcd_04|tens[2]~6_combout\ : std_logic;
SIGNAL \hex_to_7seg_07|WideOr6~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_07|WideOr5~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_07|WideOr4~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_07|WideOr3~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_07|WideOr2~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_07|WideOr1~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_07|WideOr0~0_combout\ : std_logic;
SIGNAL cnt : std_logic_vector(31 DOWNTO 0);
SIGNAL \fatorador_engine_00|out3\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \fatorador_engine_00|out2\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \fatorador_engine_00|out1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \fatorador_engine_00|out0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \fatorador_engine_00|idx\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \fatorador_engine_00|i_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \fatorador_engine_00|i_mod\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \fatorador_engine_00|i\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \SW~combout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\ : std_logic_vector(271 DOWNTO 0);
SIGNAL \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\ : std_logic_vector(271 DOWNTO 0);
SIGNAL \ALT_INV_rst~regout\ : std_logic;
SIGNAL \fatorador_engine_00|ALT_INV_state_reg.wait_op~regout\ : std_logic;
SIGNAL \hex_to_7seg_07|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_07|ALT_INV_WideOr4~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_06|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_06|ALT_INV_WideOr4~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_05|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_05|ALT_INV_WideOr4~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_04|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_04|ALT_INV_WideOr4~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_03|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_03|ALT_INV_WideOr4~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_02|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_02|ALT_INV_WideOr4~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_01|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_01|ALT_INV_WideOr4~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_00|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \hex_to_7seg_00|ALT_INV_WideOr4~0_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_SW <= SW;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\fatorador_engine_00|primes_buff[2][0]~5clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \fatorador_engine_00|primes_buff[2][0]~5_combout\);

\fatorador_engine_00|primes_buff[1][0]~3clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \fatorador_engine_00|primes_buff[1][0]~3_combout\);

\fatorador_engine_00|out0[15]~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \fatorador_engine_00|out0[15]~0_combout\);

\CLOCK_50~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLOCK_50~combout\);

\fatorador_engine_00|primes_buff[3][0]~6clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \fatorador_engine_00|primes_buff[3][0]~6_combout\);

\fatorador_engine_00|idx[0]~2clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \fatorador_engine_00|idx[0]~2_combout\);
\ALT_INV_rst~regout\ <= NOT \rst~regout\;
\fatorador_engine_00|ALT_INV_state_reg.wait_op~regout\ <= NOT \fatorador_engine_00|state_reg.wait_op~regout\;
\hex_to_7seg_07|ALT_INV_WideOr1~0_combout\ <= NOT \hex_to_7seg_07|WideOr1~0_combout\;
\hex_to_7seg_07|ALT_INV_WideOr4~0_combout\ <= NOT \hex_to_7seg_07|WideOr4~0_combout\;
\hex_to_7seg_06|ALT_INV_WideOr1~0_combout\ <= NOT \hex_to_7seg_06|WideOr1~0_combout\;
\hex_to_7seg_06|ALT_INV_WideOr4~0_combout\ <= NOT \hex_to_7seg_06|WideOr4~0_combout\;
\hex_to_7seg_05|ALT_INV_WideOr1~0_combout\ <= NOT \hex_to_7seg_05|WideOr1~0_combout\;
\hex_to_7seg_05|ALT_INV_WideOr4~0_combout\ <= NOT \hex_to_7seg_05|WideOr4~0_combout\;
\hex_to_7seg_04|ALT_INV_WideOr1~0_combout\ <= NOT \hex_to_7seg_04|WideOr1~0_combout\;
\hex_to_7seg_04|ALT_INV_WideOr4~0_combout\ <= NOT \hex_to_7seg_04|WideOr4~0_combout\;
\hex_to_7seg_03|ALT_INV_WideOr1~0_combout\ <= NOT \hex_to_7seg_03|WideOr1~0_combout\;
\hex_to_7seg_03|ALT_INV_WideOr4~0_combout\ <= NOT \hex_to_7seg_03|WideOr4~0_combout\;
\hex_to_7seg_02|ALT_INV_WideOr1~0_combout\ <= NOT \hex_to_7seg_02|WideOr1~0_combout\;
\hex_to_7seg_02|ALT_INV_WideOr4~0_combout\ <= NOT \hex_to_7seg_02|WideOr4~0_combout\;
\hex_to_7seg_01|ALT_INV_WideOr1~0_combout\ <= NOT \hex_to_7seg_01|WideOr1~0_combout\;
\hex_to_7seg_01|ALT_INV_WideOr4~0_combout\ <= NOT \hex_to_7seg_01|WideOr4~0_combout\;
\hex_to_7seg_00|ALT_INV_WideOr1~0_combout\ <= NOT \hex_to_7seg_00|WideOr1~0_combout\;
\hex_to_7seg_00|ALT_INV_WideOr4~0_combout\ <= NOT \hex_to_7seg_00|WideOr4~0_combout\;

-- Location: LCCOMB_X32_Y19_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ & ((\fatorador_engine_00|i\(1) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # (!\fatorador_engine_00|i\(1) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ & VCC)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ & ((\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (GND))) # (!\fatorador_engine_00|i\(1) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ & (\fatorador_engine_00|i\(1) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ & ((\fatorador_engine_00|i\(1)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\,
	datab => \fatorador_engine_00|i\(1),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\);

-- Location: LCCOMB_X31_Y22_N8
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X31_Y22_N10
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\ $ (\fatorador_engine_00|i\(2) $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\ & 
-- ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\) # (!\fatorador_engine_00|i\(2)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\ & (!\fatorador_engine_00|i\(2) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\,
	datab => \fatorador_engine_00|i\(2),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X31_Y22_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (GND))))) # (!\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((\fatorador_engine_00|i\(3) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\))) # (!\fatorador_engine_00|i\(3) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(3),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X31_Y22_N14
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ = ((\fatorador_engine_00|i\(4) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ = CARRY((\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\);

-- Location: LCCOMB_X32_Y22_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ = ((\fatorador_engine_00|i\(4) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ = CARRY((\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\);

-- Location: LCCOMB_X32_Y21_N4
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X32_Y21_N10
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\ & ((\fatorador_engine_00|i\(5) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # (!\fatorador_engine_00|i\(5) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ & VCC)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\ & ((\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # (GND))) # (!\fatorador_engine_00|i\(5) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\ & (\fatorador_engine_00|i\(5) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\ & ((\fatorador_engine_00|i\(5)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\,
	datab => \fatorador_engine_00|i\(5),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\);

-- Location: LCCOMB_X32_Y21_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ = ((\fatorador_engine_00|i\(6) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ = CARRY((\fatorador_engine_00|i\(6) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)) # (!\fatorador_engine_00|i\(6) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(6),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\);

-- Location: LCCOMB_X33_Y21_N4
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = (\fatorador_engine_00|i_reg\(8) & ((GND) # (!\fatorador_engine_00|i[0]~1_combout\))) # (!\fatorador_engine_00|i_reg\(8) & (\fatorador_engine_00|i[0]~1_combout\ $ 
-- (GND)))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(8)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(8),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datad => VCC,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\);

-- Location: LCCOMB_X34_Y21_N10
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ = (\fatorador_engine_00|i_reg\(7) & ((GND) # (!\fatorador_engine_00|i[0]~1_combout\))) # (!\fatorador_engine_00|i_reg\(7) & (\fatorador_engine_00|i[0]~1_combout\ $ 
-- (GND)))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(7)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(7),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datad => VCC,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\);

-- Location: LCCOMB_X34_Y21_N20
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ = (\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # (GND))))) # (!\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\);

-- Location: LCCOMB_X35_Y21_N10
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ = ((\fatorador_engine_00|i\(4) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ = CARRY((\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\);

-- Location: LCCOMB_X35_Y21_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ = (\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # (GND))))) # (!\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\);

-- Location: LCCOMB_X36_Y21_N0
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ = (\fatorador_engine_00|i_reg\(5) & ((GND) # (!\fatorador_engine_00|i[0]~1_combout\))) # (!\fatorador_engine_00|i_reg\(5) & (\fatorador_engine_00|i[0]~1_combout\ 
-- $ (GND)))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(5)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(5),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datad => VCC,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\);

-- Location: LCCOMB_X36_Y21_N2
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\);

-- Location: LCCOMB_X36_Y21_N8
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ = ((\fatorador_engine_00|i\(4) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ = CARRY((\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\);

-- Location: LCCOMB_X36_Y21_N10
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ = (\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # (GND))))) # (!\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\);

-- Location: LCCOMB_X36_Y21_N20
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ = ((\fatorador_engine_00|i\(10) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ = CARRY((\fatorador_engine_00|i\(10) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)) # (!\fatorador_engine_00|i\(10) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(10),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\);

-- Location: LCCOMB_X37_Y22_N2
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ = (\fatorador_engine_00|i_reg\(4) & ((GND) # (!\fatorador_engine_00|i[0]~1_combout\))) # (!\fatorador_engine_00|i_reg\(4) & (\fatorador_engine_00|i[0]~1_combout\ 
-- $ (GND)))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(4)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(4),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datad => VCC,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\);

-- Location: LCCOMB_X37_Y22_N4
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\);

-- Location: LCCOMB_X37_Y22_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ = (\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # (GND))))) # (!\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\);

-- Location: LCCOMB_X37_Y22_N14
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ = ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\ $ (\fatorador_engine_00|i\(6) $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\ & 
-- ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\) # (!\fatorador_engine_00|i\(6)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\ & (!\fatorador_engine_00|i\(6) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\,
	datab => \fatorador_engine_00|i\(6),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\);

-- Location: LCCOMB_X33_Y22_N8
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ = ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\ $ (\fatorador_engine_00|i\(2) $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\ & 
-- ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\) # (!\fatorador_engine_00|i\(2)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\ & (!\fatorador_engine_00|i\(2) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\,
	datab => \fatorador_engine_00|i\(2),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\);

-- Location: LCCOMB_X33_Y22_N28
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ = ((\fatorador_engine_00|i\(12) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ = CARRY((\fatorador_engine_00|i\(12) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)) # (!\fatorador_engine_00|i\(12) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(12),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\);

-- Location: LCCOMB_X35_Y22_N0
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (\fatorador_engine_00|i[0]~1_combout\ & (\fatorador_engine_00|i_reg\(2) $ (VCC))) # (!\fatorador_engine_00|i[0]~1_combout\ & ((\fatorador_engine_00|i_reg\(2)) # 
-- (GND)))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(2)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i[0]~1_combout\,
	datab => \fatorador_engine_00|i_reg\(2),
	datad => VCC,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\);

-- Location: LCCOMB_X35_Y22_N2
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X35_Y22_N4
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X35_Y22_N6
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\ & ((\fatorador_engine_00|i\(3) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # (!\fatorador_engine_00|i\(3) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & VCC)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\ & ((\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # (GND))) # (!\fatorador_engine_00|i\(3) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\ & (\fatorador_engine_00|i\(3) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\ & ((\fatorador_engine_00|i\(3)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\,
	datab => \fatorador_engine_00|i\(3),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X35_Y22_N14
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ = (\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # (GND))))) # (!\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ = CARRY((\fatorador_engine_00|i\(7) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\))) # (!\fatorador_engine_00|i\(7) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(7),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\);

-- Location: LCCOMB_X35_Y22_N22
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ = (\fatorador_engine_00|i\(11) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # (GND))))) # (!\fatorador_engine_00|i\(11) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ = CARRY((\fatorador_engine_00|i\(11) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\))) # (!\fatorador_engine_00|i\(11) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(11),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\);

-- Location: LCCOMB_X35_Y19_N2
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\ & ((\fatorador_engine_00|i\(1) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)) # (!\fatorador_engine_00|i\(1) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ & VCC)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\ & ((\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # (GND))) # (!\fatorador_engine_00|i\(1) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\ & (\fatorador_engine_00|i\(1) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\ & ((\fatorador_engine_00|i\(1)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\,
	datab => \fatorador_engine_00|i\(1),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\);

-- Location: LCCOMB_X35_Y19_N14
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ = (\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # (GND))))) # (!\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ = CARRY((\fatorador_engine_00|i\(7) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\))) # (!\fatorador_engine_00|i\(7) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(7),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\);

-- Location: LCCOMB_X35_Y19_N18
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ = (\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # (GND))))) # (!\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ = CARRY((\fatorador_engine_00|i\(9) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\))) # (!\fatorador_engine_00|i\(9) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(9),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\);

-- Location: LCCOMB_X35_Y19_N26
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ = (\fatorador_engine_00|i\(13) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # (GND))))) # (!\fatorador_engine_00|i\(13) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ = CARRY((\fatorador_engine_00|i\(13) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\))) # (!\fatorador_engine_00|i\(13) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(13),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\);

-- Location: LCCOMB_X35_Y19_N28
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ = ((\fatorador_engine_00|i\(14) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ = CARRY((\fatorador_engine_00|i\(14) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)) # (!\fatorador_engine_00|i\(14) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(14),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\);

-- Location: LCCOMB_X37_Y19_N16
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\ = (\fatorador_engine_00|i_reg\(0) & ((GND) # (!\fatorador_engine_00|i[0]~1_combout\))) # (!\fatorador_engine_00|i_reg\(0) & (\fatorador_engine_00|i[0]~1_combout\ 
-- $ (GND)))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(0)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(0),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datad => VCC,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\);

-- Location: LCCOMB_X30_Y19_N24
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ = (\fatorador_engine_00|i_reg\(13) & ((GND) # (!\fatorador_engine_00|i[0]~1_combout\))) # (!\fatorador_engine_00|i_reg\(13) & (\fatorador_engine_00|i[0]~1_combout\ 
-- $ (GND)))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(13)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(13),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datad => VCC,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\);

-- Location: LCCOMB_X30_Y19_N28
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\);

-- Location: LCCOMB_X30_Y19_N2
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ = (\fatorador_engine_00|i_reg\(12) & ((GND) # (!\fatorador_engine_00|i[0]~1_combout\))) # (!\fatorador_engine_00|i_reg\(12) & (\fatorador_engine_00|i[0]~1_combout\ 
-- $ (GND)))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(12)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(12),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datad => VCC,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\);

-- Location: LCCOMB_X30_Y19_N6
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\);

-- Location: LCCOMB_X28_Y19_N26
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ = (\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # (GND))))) # (!\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\);

-- Location: LCCOMB_X29_Y20_N20
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (GND))))) # (!\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((\fatorador_engine_00|i\(3) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\))) # (!\fatorador_engine_00|i\(3) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(3),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X29_Y20_N24
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ = (\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # (GND))))) # (!\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\);

-- Location: LCCOMB_X29_Y20_N26
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ = ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\ $ (\fatorador_engine_00|i\(6) $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\ & 
-- ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\) # (!\fatorador_engine_00|i\(6)))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\ & (!\fatorador_engine_00|i\(6) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\,
	datab => \fatorador_engine_00|i\(6),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~11\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\);

-- Location: LCCOMB_X30_Y20_N20
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ = ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\ $ (\fatorador_engine_00|i\(6) $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\ & 
-- ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\) # (!\fatorador_engine_00|i\(6)))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\ & (!\fatorador_engine_00|i\(6) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\,
	datab => \fatorador_engine_00|i\(6),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\);

-- Location: LCCOMB_X31_Y20_N6
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[112]~34_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[112]~34_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[112]~34_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[112]~34_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[112]~34_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[112]~34_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[112]~34_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\);

-- Location: LCCOMB_X31_Y20_N10
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[114]~32_combout\ & ((\fatorador_engine_00|i\(3) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # (!\fatorador_engine_00|i\(3) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ & VCC)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[114]~32_combout\ & ((\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # (GND))) # (!\fatorador_engine_00|i\(3) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[114]~32_combout\ & (\fatorador_engine_00|i\(3) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[114]~32_combout\ & ((\fatorador_engine_00|i\(3)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[114]~32_combout\,
	datab => \fatorador_engine_00|i\(3),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\);

-- Location: LCCOMB_X31_Y20_N14
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ = (\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[116]~30_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[116]~30_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # (GND))))) # (!\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[116]~30_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[116]~30_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[116]~30_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[116]~30_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[116]~30_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\);

-- Location: LCCOMB_X31_Y20_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[118]~28_combout\ & ((\fatorador_engine_00|i\(7) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) # (!\fatorador_engine_00|i\(7) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ & VCC)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[118]~28_combout\ & ((\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # (GND))) # (!\fatorador_engine_00|i\(7) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[118]~28_combout\ & (\fatorador_engine_00|i\(7) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[118]~28_combout\ & ((\fatorador_engine_00|i\(7)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[118]~28_combout\,
	datab => \fatorador_engine_00|i\(7),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\);

-- Location: LCCOMB_X32_Y20_N14
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[129]~42_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[129]~42_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[129]~42_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[129]~42_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\);

-- Location: LCCOMB_X32_Y20_N20
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ = (\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[132]~39_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[132]~39_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # (GND))))) # (!\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[132]~39_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[132]~39_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[132]~39_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[132]~39_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[132]~39_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\);

-- Location: LCCOMB_X32_Y20_N26
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ = ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[135]~36_combout\ $ (\fatorador_engine_00|i\(8) $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[135]~36_combout\ & 
-- ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\) # (!\fatorador_engine_00|i\(8)))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[135]~36_combout\ & (!\fatorador_engine_00|i\(8) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[135]~36_combout\,
	datab => \fatorador_engine_00|i\(8),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\);

-- Location: LCCOMB_X33_Y17_N4
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[144]~53_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[144]~53_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[144]~53_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[144]~53_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[144]~53_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[144]~53_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[144]~53_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\);

-- Location: LCCOMB_X33_Y17_N12
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ = (\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[148]~49_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[148]~49_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # (GND))))) # (!\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[148]~49_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[148]~49_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[148]~49_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[148]~49_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[148]~49_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\);

-- Location: LCCOMB_X33_Y17_N22
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\ = ((\fatorador_engine_00|i\(10) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[153]~44_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\ = CARRY((\fatorador_engine_00|i\(10) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[153]~44_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\)) # (!\fatorador_engine_00|i\(10) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[153]~44_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(10),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[153]~44_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\);

-- Location: LCCOMB_X35_Y17_N12
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ = (\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[162]~62_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[162]~62_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # (GND))))) # (!\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[162]~62_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[162]~62_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ = CARRY((\fatorador_engine_00|i\(3) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[162]~62_combout\))) # (!\fatorador_engine_00|i\(3) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[162]~62_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(3),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[162]~62_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\);

-- Location: LCCOMB_X35_Y17_N28
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[170]~54_combout\ & ((\fatorador_engine_00|i\(11) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)) # (!\fatorador_engine_00|i\(11) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ & VCC)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[170]~54_combout\ & ((\fatorador_engine_00|i\(11) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\) # (GND))) # (!\fatorador_engine_00|i\(11) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[170]~54_combout\ & (\fatorador_engine_00|i\(11) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[170]~54_combout\ & ((\fatorador_engine_00|i\(11)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[170]~54_combout\,
	datab => \fatorador_engine_00|i\(11),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\);

-- Location: LCCOMB_X34_Y16_N8
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[177]~75_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[177]~75_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[177]~75_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[177]~75_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\);

-- Location: LCCOMB_X34_Y16_N28
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\ = ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[187]~65_combout\ $ (\fatorador_engine_00|i\(12) $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[187]~65_combout\ & 
-- ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\) # (!\fatorador_engine_00|i\(12)))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[187]~65_combout\ & (!\fatorador_engine_00|i\(12) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[187]~65_combout\,
	datab => \fatorador_engine_00|i\(12),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\);

-- Location: LCCOMB_X35_Y16_N2
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[192]~89_combout\ & ((\fatorador_engine_00|i\(1) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # (!\fatorador_engine_00|i\(1) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ & VCC)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[192]~89_combout\ & ((\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # (GND))) # (!\fatorador_engine_00|i\(1) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[192]~89_combout\ & (\fatorador_engine_00|i\(1) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[192]~89_combout\ & ((\fatorador_engine_00|i\(1)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[192]~89_combout\,
	datab => \fatorador_engine_00|i\(1),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X35_Y16_N6
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[194]~87_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[194]~87_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # (GND))))) # (!\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[194]~87_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[194]~87_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((\fatorador_engine_00|i\(3) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[194]~87_combout\))) # (!\fatorador_engine_00|i\(3) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[194]~87_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(3),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[194]~87_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X35_Y16_N10
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = (\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[196]~85_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[196]~85_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # (GND))))) # (!\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[196]~85_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[196]~85_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[196]~85_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[196]~85_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[196]~85_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\);

-- Location: LCCOMB_X35_Y16_N12
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ = ((\fatorador_engine_00|i\(6) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[197]~84_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ = CARRY((\fatorador_engine_00|i\(6) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[197]~84_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)) # (!\fatorador_engine_00|i\(6) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[197]~84_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(6),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[197]~84_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\);

-- Location: LCCOMB_X35_Y16_N26
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[204]~77_combout\ & ((\fatorador_engine_00|i\(13) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)) # (!\fatorador_engine_00|i\(13) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ & VCC)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[204]~77_combout\ & ((\fatorador_engine_00|i\(13) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\) # (GND))) # (!\fatorador_engine_00|i\(13) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[204]~77_combout\ & (\fatorador_engine_00|i\(13) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[204]~77_combout\ & ((\fatorador_engine_00|i\(13)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[204]~77_combout\,
	datab => \fatorador_engine_00|i\(13),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\);

-- Location: LCCOMB_X35_Y18_N4
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ = ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[209]~102_combout\ $ (\fatorador_engine_00|i\(2) $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[209]~102_combout\ & 
-- ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\) # (!\fatorador_engine_00|i\(2)))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[209]~102_combout\ & (!\fatorador_engine_00|i\(2) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[209]~102_combout\,
	datab => \fatorador_engine_00|i\(2),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\);

-- Location: LCCOMB_X35_Y18_N14
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[214]~97_combout\ & ((\fatorador_engine_00|i\(7) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)) # (!\fatorador_engine_00|i\(7) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ & VCC)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[214]~97_combout\ & ((\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # (GND))) # (!\fatorador_engine_00|i\(7) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[214]~97_combout\ & (\fatorador_engine_00|i\(7) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[214]~97_combout\ & ((\fatorador_engine_00|i\(7)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[214]~97_combout\,
	datab => \fatorador_engine_00|i\(7),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\);

-- Location: LCCOMB_X35_Y18_N20
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ = ((\fatorador_engine_00|i\(10) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[217]~94_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ = CARRY((\fatorador_engine_00|i\(10) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[217]~94_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)) # (!\fatorador_engine_00|i\(10) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[217]~94_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(10),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[217]~94_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\);

-- Location: LCCOMB_X35_Y18_N22
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ = (\fatorador_engine_00|i\(11) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[218]~93_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[218]~93_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # (GND))))) # (!\fatorador_engine_00|i\(11) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[218]~93_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[218]~93_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ = CARRY((\fatorador_engine_00|i\(11) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[218]~93_combout\))) # (!\fatorador_engine_00|i\(11) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[218]~93_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(11),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[218]~93_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\);

-- Location: LCCOMB_X35_Y18_N28
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\ = ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[221]~90_combout\ $ (\fatorador_engine_00|i\(14) $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[221]~90_combout\ & 
-- ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\) # (!\fatorador_engine_00|i\(14)))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[221]~90_combout\ & (!\fatorador_engine_00|i\(14) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[221]~90_combout\,
	datab => \fatorador_engine_00|i\(14),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\);

-- Location: LCCOMB_X37_Y19_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\);

-- Location: LCCOMB_X37_Y19_N28
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\ = ((\fatorador_engine_00|i\(6) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ = CARRY((\fatorador_engine_00|i\(6) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\)) # (!\fatorador_engine_00|i\(6) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(6),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\);

-- Location: LCCOMB_X37_Y18_N0
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\ = ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[231]~111_combout\ $ (\fatorador_engine_00|i\(8) $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[231]~111_combout\ & 
-- ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\) # (!\fatorador_engine_00|i\(8)))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[231]~111_combout\ & (!\fatorador_engine_00|i\(8) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[231]~111_combout\,
	datab => \fatorador_engine_00|i\(8),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\);

-- Location: LCCOMB_X37_Y18_N2
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\ = (\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[232]~110_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[232]~110_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\) # (GND))))) # (!\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[232]~110_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[232]~110_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ = CARRY((\fatorador_engine_00|i\(9) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[232]~110_combout\))) # (!\fatorador_engine_00|i\(9) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[232]~110_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(9),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[232]~110_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\);

-- Location: LCCOMB_X37_Y18_N4
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\ = ((\fatorador_engine_00|i\(10) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[233]~109_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ = CARRY((\fatorador_engine_00|i\(10) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[233]~109_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\)) # (!\fatorador_engine_00|i\(10) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[233]~109_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(10),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[233]~109_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\);

-- Location: LCCOMB_X37_Y18_N6
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\ = (\fatorador_engine_00|i\(11) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[234]~108_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[234]~108_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\) # (GND))))) # (!\fatorador_engine_00|i\(11) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[234]~108_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[234]~108_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ = CARRY((\fatorador_engine_00|i\(11) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[234]~108_combout\))) # (!\fatorador_engine_00|i\(11) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[234]~108_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(11),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[234]~108_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\);

-- Location: LCCOMB_X37_Y18_N10
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\ = (\fatorador_engine_00|i\(13) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[236]~106_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[236]~106_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\) # (GND))))) # (!\fatorador_engine_00|i\(13) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[236]~106_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[236]~106_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ = CARRY((\fatorador_engine_00|i\(13) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[236]~106_combout\))) # (!\fatorador_engine_00|i\(13) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[236]~106_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(13),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[236]~106_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\);

-- Location: LCCOMB_X31_Y18_N2
\fatorador_engine_00|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Add2~2_combout\ = (\fatorador_engine_00|i\(2) & (!\fatorador_engine_00|Add2~1\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Add2~1\) # (GND)))
-- \fatorador_engine_00|Add2~3\ = CARRY((!\fatorador_engine_00|Add2~1\) # (!\fatorador_engine_00|i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|i\(2),
	datad => VCC,
	cin => \fatorador_engine_00|Add2~1\,
	combout => \fatorador_engine_00|Add2~2_combout\,
	cout => \fatorador_engine_00|Add2~3\);

-- Location: LCCOMB_X31_Y18_N4
\fatorador_engine_00|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Add2~4_combout\ = (\fatorador_engine_00|i\(3) & (\fatorador_engine_00|Add2~3\ $ (GND))) # (!\fatorador_engine_00|i\(3) & (!\fatorador_engine_00|Add2~3\ & VCC))
-- \fatorador_engine_00|Add2~5\ = CARRY((\fatorador_engine_00|i\(3) & !\fatorador_engine_00|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|i\(3),
	datad => VCC,
	cin => \fatorador_engine_00|Add2~3\,
	combout => \fatorador_engine_00|Add2~4_combout\,
	cout => \fatorador_engine_00|Add2~5\);

-- Location: LCCOMB_X31_Y18_N8
\fatorador_engine_00|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Add2~8_combout\ = (\fatorador_engine_00|i\(5) & (\fatorador_engine_00|Add2~7\ $ (GND))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Add2~7\ & VCC))
-- \fatorador_engine_00|Add2~9\ = CARRY((\fatorador_engine_00|i\(5) & !\fatorador_engine_00|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|i\(5),
	datad => VCC,
	cin => \fatorador_engine_00|Add2~7\,
	combout => \fatorador_engine_00|Add2~8_combout\,
	cout => \fatorador_engine_00|Add2~9\);

-- Location: LCCOMB_X31_Y18_N12
\fatorador_engine_00|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Add2~12_combout\ = (\fatorador_engine_00|i\(7) & (\fatorador_engine_00|Add2~11\ $ (GND))) # (!\fatorador_engine_00|i\(7) & (!\fatorador_engine_00|Add2~11\ & VCC))
-- \fatorador_engine_00|Add2~13\ = CARRY((\fatorador_engine_00|i\(7) & !\fatorador_engine_00|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|i\(7),
	datad => VCC,
	cin => \fatorador_engine_00|Add2~11\,
	combout => \fatorador_engine_00|Add2~12_combout\,
	cout => \fatorador_engine_00|Add2~13\);

-- Location: LCCOMB_X31_Y18_N14
\fatorador_engine_00|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Add2~14_combout\ = (\fatorador_engine_00|i\(8) & (!\fatorador_engine_00|Add2~13\)) # (!\fatorador_engine_00|i\(8) & ((\fatorador_engine_00|Add2~13\) # (GND)))
-- \fatorador_engine_00|Add2~15\ = CARRY((!\fatorador_engine_00|Add2~13\) # (!\fatorador_engine_00|i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|i\(8),
	datad => VCC,
	cin => \fatorador_engine_00|Add2~13\,
	combout => \fatorador_engine_00|Add2~14_combout\,
	cout => \fatorador_engine_00|Add2~15\);

-- Location: LCCOMB_X31_Y18_N18
\fatorador_engine_00|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Add2~18_combout\ = (\fatorador_engine_00|i\(10) & (!\fatorador_engine_00|Add2~17\)) # (!\fatorador_engine_00|i\(10) & ((\fatorador_engine_00|Add2~17\) # (GND)))
-- \fatorador_engine_00|Add2~19\ = CARRY((!\fatorador_engine_00|Add2~17\) # (!\fatorador_engine_00|i\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|i\(10),
	datad => VCC,
	cin => \fatorador_engine_00|Add2~17\,
	combout => \fatorador_engine_00|Add2~18_combout\,
	cout => \fatorador_engine_00|Add2~19\);

-- Location: LCCOMB_X31_Y18_N20
\fatorador_engine_00|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Add2~20_combout\ = (\fatorador_engine_00|i\(11) & (\fatorador_engine_00|Add2~19\ $ (GND))) # (!\fatorador_engine_00|i\(11) & (!\fatorador_engine_00|Add2~19\ & VCC))
-- \fatorador_engine_00|Add2~21\ = CARRY((\fatorador_engine_00|i\(11) & !\fatorador_engine_00|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|i\(11),
	datad => VCC,
	cin => \fatorador_engine_00|Add2~19\,
	combout => \fatorador_engine_00|Add2~20_combout\,
	cout => \fatorador_engine_00|Add2~21\);

-- Location: LCCOMB_X31_Y18_N22
\fatorador_engine_00|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Add2~22_combout\ = (\fatorador_engine_00|i\(12) & (!\fatorador_engine_00|Add2~21\)) # (!\fatorador_engine_00|i\(12) & ((\fatorador_engine_00|Add2~21\) # (GND)))
-- \fatorador_engine_00|Add2~23\ = CARRY((!\fatorador_engine_00|Add2~21\) # (!\fatorador_engine_00|i\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(12),
	datad => VCC,
	cin => \fatorador_engine_00|Add2~21\,
	combout => \fatorador_engine_00|Add2~22_combout\,
	cout => \fatorador_engine_00|Add2~23\);

-- Location: LCCOMB_X31_Y18_N26
\fatorador_engine_00|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Add2~26_combout\ = (\fatorador_engine_00|i\(14) & (!\fatorador_engine_00|Add2~25\)) # (!\fatorador_engine_00|i\(14) & ((\fatorador_engine_00|Add2~25\) # (GND)))
-- \fatorador_engine_00|Add2~27\ = CARRY((!\fatorador_engine_00|Add2~25\) # (!\fatorador_engine_00|i\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|i\(14),
	datad => VCC,
	cin => \fatorador_engine_00|Add2~25\,
	combout => \fatorador_engine_00|Add2~26_combout\,
	cout => \fatorador_engine_00|Add2~27\);

-- Location: LCCOMB_X24_Y16_N12
\Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = (cnt(6) & (\Add0~11\ $ (GND))) # (!cnt(6) & (!\Add0~11\ & VCC))
-- \Add0~13\ = CARRY((cnt(6) & !\Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt(6),
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: LCCOMB_X24_Y16_N16
\Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = (cnt(8) & (\Add0~15\ $ (GND))) # (!cnt(8) & (!\Add0~15\ & VCC))
-- \Add0~17\ = CARRY((cnt(8) & !\Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt(8),
	datad => VCC,
	cin => \Add0~15\,
	combout => \Add0~16_combout\,
	cout => \Add0~17\);

-- Location: LCCOMB_X24_Y16_N20
\Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = (cnt(10) & (\Add0~19\ $ (GND))) # (!cnt(10) & (!\Add0~19\ & VCC))
-- \Add0~21\ = CARRY((cnt(10) & !\Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt(10),
	datad => VCC,
	cin => \Add0~19\,
	combout => \Add0~20_combout\,
	cout => \Add0~21\);

-- Location: LCCOMB_X24_Y15_N6
\Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~38_combout\ = (cnt(19) & (!\Add0~37\)) # (!cnt(19) & ((\Add0~37\) # (GND)))
-- \Add0~39\ = CARRY((!\Add0~37\) # (!cnt(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt(19),
	datad => VCC,
	cin => \Add0~37\,
	combout => \Add0~38_combout\,
	cout => \Add0~39\);

-- Location: LCCOMB_X24_Y15_N10
\Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~42_combout\ = (cnt(21) & (!\Add0~41\)) # (!cnt(21) & ((\Add0~41\) # (GND)))
-- \Add0~43\ = CARRY((!\Add0~41\) # (!cnt(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt(21),
	datad => VCC,
	cin => \Add0~41\,
	combout => \Add0~42_combout\,
	cout => \Add0~43\);

-- Location: LCCOMB_X30_Y14_N12
\bin_to_bcd_01|ones~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|ones~0_combout\ = (\fatorador_engine_00|out0\(6) & (!\fatorador_engine_00|out0\(4) & (\fatorador_engine_00|out0\(5) $ (!\fatorador_engine_00|out0\(7))))) # (!\fatorador_engine_00|out0\(6) & (!\fatorador_engine_00|out0\(5) & 
-- (\fatorador_engine_00|out0\(4) & \fatorador_engine_00|out0\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out0\(5),
	datab => \fatorador_engine_00|out0\(6),
	datac => \fatorador_engine_00|out0\(4),
	datad => \fatorador_engine_00|out0\(7),
	combout => \bin_to_bcd_01|ones~0_combout\);

-- Location: LCCOMB_X30_Y14_N16
\bin_to_bcd_01|ones~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|ones~4_combout\ = (\bin_to_bcd_01|ones~0_combout\ & (\bin_to_bcd_01|ones~1_combout\ $ ((\fatorador_engine_00|out0\(3))))) # (!\bin_to_bcd_01|ones~0_combout\ & (!\bin_to_bcd_01|ones~1_combout\ & ((\fatorador_engine_00|out0\(3)) # 
-- (!\bin_to_bcd_01|ones~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones~0_combout\,
	datab => \bin_to_bcd_01|ones~1_combout\,
	datac => \fatorador_engine_00|out0\(3),
	datad => \bin_to_bcd_01|ones~2_combout\,
	combout => \bin_to_bcd_01|ones~4_combout\);

-- Location: LCCOMB_X30_Y14_N6
\bin_to_bcd_01|ones~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|ones~7_combout\ = (\bin_to_bcd_01|ones~4_combout\ & ((\fatorador_engine_00|out0\(2)) # ((\bin_to_bcd_01|ones~5_combout\ & !\bin_to_bcd_01|ones~3_combout\)))) # (!\bin_to_bcd_01|ones~4_combout\ & ((\fatorador_engine_00|out0\(2) $ 
-- (!\bin_to_bcd_01|ones~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones~4_combout\,
	datab => \bin_to_bcd_01|ones~5_combout\,
	datac => \fatorador_engine_00|out0\(2),
	datad => \bin_to_bcd_01|ones~3_combout\,
	combout => \bin_to_bcd_01|ones~7_combout\);

-- Location: LCCOMB_X30_Y14_N24
\bin_to_bcd_01|ones~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|ones~13_combout\ = (\fatorador_engine_00|out0\(5) & (((!\fatorador_engine_00|out0\(4) & \fatorador_engine_00|out0\(7))) # (!\fatorador_engine_00|out0\(6)))) # (!\fatorador_engine_00|out0\(5) & ((\fatorador_engine_00|out0\(6) & 
-- ((\fatorador_engine_00|out0\(7)) # (!\fatorador_engine_00|out0\(4)))) # (!\fatorador_engine_00|out0\(6) & ((!\fatorador_engine_00|out0\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out0\(5),
	datab => \fatorador_engine_00|out0\(6),
	datac => \fatorador_engine_00|out0\(4),
	datad => \fatorador_engine_00|out0\(7),
	combout => \bin_to_bcd_01|ones~13_combout\);

-- Location: LCCOMB_X30_Y14_N0
\bin_to_bcd_01|tens~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|tens~1_combout\ = (\bin_to_bcd_01|ones~13_combout\ & (\bin_to_bcd_01|ones~14_combout\ & (\bin_to_bcd_01|LessThan0~0_combout\ & \fatorador_engine_00|out0\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones~13_combout\,
	datab => \bin_to_bcd_01|ones~14_combout\,
	datac => \bin_to_bcd_01|LessThan0~0_combout\,
	datad => \fatorador_engine_00|out0\(7),
	combout => \bin_to_bcd_01|tens~1_combout\);

-- Location: LCCOMB_X30_Y14_N10
\bin_to_bcd_01|tens~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|tens~2_combout\ = (\fatorador_engine_00|out0\(5) & (\fatorador_engine_00|out0\(6) & (\fatorador_engine_00|out0\(4) & \fatorador_engine_00|out0\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out0\(5),
	datab => \fatorador_engine_00|out0\(6),
	datac => \fatorador_engine_00|out0\(4),
	datad => \fatorador_engine_00|out0\(7),
	combout => \bin_to_bcd_01|tens~2_combout\);

-- Location: LCCOMB_X56_Y12_N20
\bin_to_bcd_02|ones~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|ones~0_combout\ = (\fatorador_engine_00|out1\(4) & (!\fatorador_engine_00|out1\(5) & (\fatorador_engine_00|out1\(7) & !\fatorador_engine_00|out1\(6)))) # (!\fatorador_engine_00|out1\(4) & (\fatorador_engine_00|out1\(6) & 
-- (\fatorador_engine_00|out1\(5) $ (!\fatorador_engine_00|out1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out1\(5),
	datab => \fatorador_engine_00|out1\(4),
	datac => \fatorador_engine_00|out1\(7),
	datad => \fatorador_engine_00|out1\(6),
	combout => \bin_to_bcd_02|ones~0_combout\);

-- Location: LCCOMB_X56_Y12_N16
\bin_to_bcd_02|ones~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|ones~4_combout\ = (\bin_to_bcd_02|ones~0_combout\ & (\bin_to_bcd_02|ones~1_combout\ $ ((\fatorador_engine_00|out1\(3))))) # (!\bin_to_bcd_02|ones~0_combout\ & (!\bin_to_bcd_02|ones~1_combout\ & ((\fatorador_engine_00|out1\(3)) # 
-- (!\bin_to_bcd_02|ones~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones~0_combout\,
	datab => \bin_to_bcd_02|ones~1_combout\,
	datac => \fatorador_engine_00|out1\(3),
	datad => \bin_to_bcd_02|ones~2_combout\,
	combout => \bin_to_bcd_02|ones~4_combout\);

-- Location: LCCOMB_X64_Y9_N12
\bin_to_bcd_02|ones~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|ones~6_combout\ = (\bin_to_bcd_02|ones~5_combout\ & (((!\fatorador_engine_00|out1\(2) & \bin_to_bcd_02|ones~3_combout\)))) # (!\bin_to_bcd_02|ones~5_combout\ & ((\fatorador_engine_00|out1\(2)) # ((!\bin_to_bcd_02|ones~4_combout\ & 
-- !\bin_to_bcd_02|ones~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones~4_combout\,
	datab => \bin_to_bcd_02|ones~5_combout\,
	datac => \fatorador_engine_00|out1\(2),
	datad => \bin_to_bcd_02|ones~3_combout\,
	combout => \bin_to_bcd_02|ones~6_combout\);

-- Location: LCCOMB_X56_Y12_N10
\bin_to_bcd_02|ones~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|ones~13_combout\ = (\fatorador_engine_00|out1\(5) & (((!\fatorador_engine_00|out1\(4) & \fatorador_engine_00|out1\(7))) # (!\fatorador_engine_00|out1\(6)))) # (!\fatorador_engine_00|out1\(5) & ((\fatorador_engine_00|out1\(7) & 
-- ((\fatorador_engine_00|out1\(6)))) # (!\fatorador_engine_00|out1\(7) & ((!\fatorador_engine_00|out1\(6)) # (!\fatorador_engine_00|out1\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out1\(5),
	datab => \fatorador_engine_00|out1\(4),
	datac => \fatorador_engine_00|out1\(7),
	datad => \fatorador_engine_00|out1\(6),
	combout => \bin_to_bcd_02|ones~13_combout\);

-- Location: LCCOMB_X56_Y12_N6
\bin_to_bcd_02|tens~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|tens~1_combout\ = (\bin_to_bcd_02|ones~13_combout\ & (\fatorador_engine_00|out1\(7) & (\bin_to_bcd_02|LessThan0~0_combout\ & \bin_to_bcd_02|ones~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones~13_combout\,
	datab => \fatorador_engine_00|out1\(7),
	datac => \bin_to_bcd_02|LessThan0~0_combout\,
	datad => \bin_to_bcd_02|ones~14_combout\,
	combout => \bin_to_bcd_02|tens~1_combout\);

-- Location: LCCOMB_X4_Y16_N20
\bin_to_bcd_03|ones~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|ones~2_combout\ = (\fatorador_engine_00|out2\(7) & (!\fatorador_engine_00|out2\(5) & ((\fatorador_engine_00|out2\(6)) # (!\fatorador_engine_00|out2\(4))))) # (!\fatorador_engine_00|out2\(7) & (\fatorador_engine_00|out2\(5) & 
-- ((\fatorador_engine_00|out2\(4)) # (!\fatorador_engine_00|out2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out2\(4),
	datab => \fatorador_engine_00|out2\(6),
	datac => \fatorador_engine_00|out2\(7),
	datad => \fatorador_engine_00|out2\(5),
	combout => \bin_to_bcd_03|ones~2_combout\);

-- Location: LCCOMB_X4_Y16_N4
\bin_to_bcd_03|ones~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|ones~4_combout\ = (\bin_to_bcd_03|ones~1_combout\ & (((!\fatorador_engine_00|out2\(3) & \bin_to_bcd_03|ones~0_combout\)))) # (!\bin_to_bcd_03|ones~1_combout\ & ((\fatorador_engine_00|out2\(3)) # ((!\bin_to_bcd_03|ones~2_combout\ & 
-- !\bin_to_bcd_03|ones~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|ones~2_combout\,
	datab => \bin_to_bcd_03|ones~1_combout\,
	datac => \fatorador_engine_00|out2\(3),
	datad => \bin_to_bcd_03|ones~0_combout\,
	combout => \bin_to_bcd_03|ones~4_combout\);

-- Location: LCCOMB_X4_Y16_N16
\bin_to_bcd_03|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|LessThan0~0_combout\ = (\fatorador_engine_00|out2\(6)) # (\fatorador_engine_00|out2\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out2\(6),
	datad => \fatorador_engine_00|out2\(5),
	combout => \bin_to_bcd_03|LessThan0~0_combout\);

-- Location: LCCOMB_X4_Y16_N26
\bin_to_bcd_03|tens~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|tens~1_combout\ = (\bin_to_bcd_03|LessThan0~0_combout\ & (\bin_to_bcd_03|ones~13_combout\ & (\fatorador_engine_00|out2\(7) & \bin_to_bcd_03|ones~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|LessThan0~0_combout\,
	datab => \bin_to_bcd_03|ones~13_combout\,
	datac => \fatorador_engine_00|out2\(7),
	datad => \bin_to_bcd_03|ones~14_combout\,
	combout => \bin_to_bcd_03|tens~1_combout\);

-- Location: LCCOMB_X29_Y17_N12
\bin_to_bcd_04|ones~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|ones~4_combout\ = (\fatorador_engine_00|out3\(3) & (!\bin_to_bcd_04|ones~1_combout\)) # (!\fatorador_engine_00|out3\(3) & ((\bin_to_bcd_04|ones~1_combout\ & ((\bin_to_bcd_04|ones~0_combout\))) # (!\bin_to_bcd_04|ones~1_combout\ & 
-- (!\bin_to_bcd_04|ones~2_combout\ & !\bin_to_bcd_04|ones~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out3\(3),
	datab => \bin_to_bcd_04|ones~1_combout\,
	datac => \bin_to_bcd_04|ones~2_combout\,
	datad => \bin_to_bcd_04|ones~0_combout\,
	combout => \bin_to_bcd_04|ones~4_combout\);

-- Location: LCCOMB_X21_Y17_N12
\bin_to_bcd_04|ones~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|ones~6_combout\ = (\bin_to_bcd_04|ones~5_combout\ & (((!\fatorador_engine_00|out3\(2) & \bin_to_bcd_04|ones~3_combout\)))) # (!\bin_to_bcd_04|ones~5_combout\ & ((\fatorador_engine_00|out3\(2)) # ((!\bin_to_bcd_04|ones~4_combout\ & 
-- !\bin_to_bcd_04|ones~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|ones~4_combout\,
	datab => \bin_to_bcd_04|ones~5_combout\,
	datac => \fatorador_engine_00|out3\(2),
	datad => \bin_to_bcd_04|ones~3_combout\,
	combout => \bin_to_bcd_04|ones~6_combout\);

-- Location: LCCOMB_X29_Y17_N16
\bin_to_bcd_04|ones~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|ones~14_combout\ = \bin_to_bcd_04|ones~0_combout\ $ ((((!\fatorador_engine_00|out3\(3) & \bin_to_bcd_04|ones~1_combout\)) # (!\bin_to_bcd_04|ones~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out3\(3),
	datab => \bin_to_bcd_04|ones~1_combout\,
	datac => \bin_to_bcd_04|ones~2_combout\,
	datad => \bin_to_bcd_04|ones~0_combout\,
	combout => \bin_to_bcd_04|ones~14_combout\);

-- Location: LCCOMB_X29_Y17_N2
\bin_to_bcd_04|tens~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|tens~1_combout\ = (\bin_to_bcd_04|ones~14_combout\ & (\bin_to_bcd_04|ones~13_combout\ & (\bin_to_bcd_04|LessThan0~0_combout\ & \fatorador_engine_00|out3\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|ones~14_combout\,
	datab => \bin_to_bcd_04|ones~13_combout\,
	datac => \bin_to_bcd_04|LessThan0~0_combout\,
	datad => \fatorador_engine_00|out3\(7),
	combout => \bin_to_bcd_04|tens~1_combout\);

-- Location: LCCOMB_X33_Y20_N4
\fatorador_engine_00|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|LessThan0~2_combout\ = (\fatorador_engine_00|i_reg\(7)) # ((\fatorador_engine_00|i_reg\(6)) # ((\fatorador_engine_00|i_reg\(5)) # (\fatorador_engine_00|i_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(7),
	datab => \fatorador_engine_00|i_reg\(6),
	datac => \fatorador_engine_00|i_reg\(5),
	datad => \fatorador_engine_00|i_reg\(4),
	combout => \fatorador_engine_00|LessThan0~2_combout\);

-- Location: LCFF_X36_Y19_N17
\fatorador_engine_00|i_mod[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[241]~120_combout\,
	ena => \ALT_INV_rst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_mod\(1));

-- Location: LCFF_X36_Y19_N9
\fatorador_engine_00|i_mod[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[246]~125_combout\,
	ena => \ALT_INV_rst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_mod\(6));

-- Location: LCFF_X36_Y18_N17
\fatorador_engine_00|i_mod[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[248]~127_combout\,
	ena => \ALT_INV_rst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_mod\(8));

-- Location: LCFF_X36_Y18_N25
\fatorador_engine_00|i_mod[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[249]~128_combout\,
	ena => \ALT_INV_rst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_mod\(9));

-- Location: LCFF_X37_Y18_N31
\fatorador_engine_00|i_mod[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[250]~129_combout\,
	ena => \ALT_INV_rst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_mod\(10));

-- Location: LCFF_X36_Y18_N5
\fatorador_engine_00|i_mod[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[251]~130_combout\,
	ena => \ALT_INV_rst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_mod\(11));

-- Location: LCCOMB_X36_Y18_N10
\fatorador_engine_00|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Equal0~2_combout\ = (\fatorador_engine_00|i_mod\(8)) # ((\fatorador_engine_00|i_mod\(11)) # ((\fatorador_engine_00|i_mod\(9)) # (\fatorador_engine_00|i_mod\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_mod\(8),
	datab => \fatorador_engine_00|i_mod\(11),
	datac => \fatorador_engine_00|i_mod\(9),
	datad => \fatorador_engine_00|i_mod\(10),
	combout => \fatorador_engine_00|Equal0~2_combout\);

-- Location: LCFF_X37_Y18_N23
\fatorador_engine_00|i_mod[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[253]~132_combout\,
	ena => \ALT_INV_rst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_mod\(13));

-- Location: LCCOMB_X31_Y19_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[0]~16_combout\ = (\fatorador_engine_00|i\(1)) # ((!\fatorador_engine_00|i_reg\(15) & \fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|i\(1),
	datac => \fatorador_engine_00|i_reg\(15),
	datad => \fatorador_engine_00|i[0]~1_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[0]~16_combout\);

-- Location: LCCOMB_X31_Y19_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~17_combout\ = (\fatorador_engine_00|i\(1)) # ((!\fatorador_engine_00|i_reg\(14) & \fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|i\(1),
	datac => \fatorador_engine_00|i_reg\(14),
	datad => \fatorador_engine_00|i[0]~1_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~17_combout\);

-- Location: LCCOMB_X30_Y19_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~18_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~17_combout\ & (\fatorador_engine_00|i_reg\(15) $ 
-- (((!\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(0)) # (!\fatorador_engine_00|i[0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(15),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~17_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(0),
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~18_combout\);

-- Location: LCCOMB_X30_Y19_N16
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ = \fatorador_engine_00|i_reg\(14) $ (((\fatorador_engine_00|i[0]~1_combout\ & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~19_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(14),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~19_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~18_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\);

-- Location: LCCOMB_X32_Y19_N6
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[33]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\);

-- Location: LCCOMB_X32_Y22_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[68]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\);

-- Location: LCCOMB_X32_Y21_N30
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[98]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\);

-- Location: LCCOMB_X34_Y21_N30
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[133]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\);

-- Location: LCCOMB_X36_Y22_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[149]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\);

-- Location: LCCOMB_X36_Y21_N28
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[170]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\)) 
-- # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\);

-- Location: LCCOMB_X36_Y22_N30
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[165]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\)) 
-- # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\);

-- Location: LCCOMB_X36_Y22_N20
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[182]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[165]~58_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\);

-- Location: LCCOMB_X38_Y22_N28
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[177]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\);

-- Location: LCCOMB_X34_Y22_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[204]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\);

-- Location: LCCOMB_X34_Y22_N2
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[194]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[177]~74_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\);

-- Location: LCCOMB_X34_Y22_N8
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[219]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\);

-- Location: LCCOMB_X34_Y22_N0
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[215]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\);

-- Location: LCCOMB_X34_Y22_N22
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[211]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[194]~86_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\);

-- Location: LCCOMB_X35_Y20_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[208]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|i_reg\(2)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\)))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (((\fatorador_engine_00|i_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datac => \fatorador_engine_00|i_reg\(2),
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\);

-- Location: LCCOMB_X32_Y16_N24
\fatorador_engine_00|primes_buff[1][0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[1][0]~2_combout\ = (!\fatorador_engine_00|idx\(1) & \fatorador_engine_00|idx[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fatorador_engine_00|idx\(1),
	datad => \fatorador_engine_00|idx[0]~3_combout\,
	combout => \fatorador_engine_00|primes_buff[1][0]~2_combout\);

-- Location: LCCOMB_X31_Y17_N22
\fatorador_engine_00|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux14~0_combout\ = (\fatorador_engine_00|idx[0]~3_combout\ & (((!\fatorador_engine_00|idx\(1))))) # (!\fatorador_engine_00|idx[0]~3_combout\ & ((\fatorador_engine_00|idx\(1) & ((\fatorador_engine_00|primes_buff[1][1]~combout\))) # 
-- (!\fatorador_engine_00|idx\(1) & (\fatorador_engine_00|primes_buff[3][1]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx[0]~3_combout\,
	datab => \fatorador_engine_00|primes_buff[3][1]~combout\,
	datac => \fatorador_engine_00|idx\(1),
	datad => \fatorador_engine_00|primes_buff[1][1]~combout\,
	combout => \fatorador_engine_00|Mux14~0_combout\);

-- Location: LCCOMB_X31_Y17_N12
\fatorador_engine_00|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux14~1_combout\ = (\fatorador_engine_00|idx[0]~3_combout\ & ((\fatorador_engine_00|Mux14~0_combout\ & ((\fatorador_engine_00|primes_buff[0][1]~combout\))) # (!\fatorador_engine_00|Mux14~0_combout\ & 
-- (\fatorador_engine_00|primes_buff[2][1]~combout\)))) # (!\fatorador_engine_00|idx[0]~3_combout\ & (\fatorador_engine_00|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx[0]~3_combout\,
	datab => \fatorador_engine_00|Mux14~0_combout\,
	datac => \fatorador_engine_00|primes_buff[2][1]~combout\,
	datad => \fatorador_engine_00|primes_buff[0][1]~combout\,
	combout => \fatorador_engine_00|Mux14~1_combout\);

-- Location: LCCOMB_X33_Y16_N30
\fatorador_engine_00|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux15~0_combout\ = (\fatorador_engine_00|idx[0]~3_combout\ & (((\fatorador_engine_00|primes_buff[2][0]~combout\) # (!\fatorador_engine_00|idx\(1))))) # (!\fatorador_engine_00|idx[0]~3_combout\ & 
-- (\fatorador_engine_00|primes_buff[3][0]~combout\ & (!\fatorador_engine_00|idx\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|primes_buff[3][0]~combout\,
	datab => \fatorador_engine_00|idx[0]~3_combout\,
	datac => \fatorador_engine_00|idx\(1),
	datad => \fatorador_engine_00|primes_buff[2][0]~combout\,
	combout => \fatorador_engine_00|Mux15~0_combout\);

-- Location: LCCOMB_X28_Y17_N26
\fatorador_engine_00|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux12~0_combout\ = (\fatorador_engine_00|idx[0]~3_combout\ & (((!\fatorador_engine_00|idx\(1))))) # (!\fatorador_engine_00|idx[0]~3_combout\ & ((\fatorador_engine_00|idx\(1) & ((\fatorador_engine_00|primes_buff[1][3]~combout\))) # 
-- (!\fatorador_engine_00|idx\(1) & (\fatorador_engine_00|primes_buff[3][3]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx[0]~3_combout\,
	datab => \fatorador_engine_00|primes_buff[3][3]~combout\,
	datac => \fatorador_engine_00|idx\(1),
	datad => \fatorador_engine_00|primes_buff[1][3]~combout\,
	combout => \fatorador_engine_00|Mux12~0_combout\);

-- Location: LCCOMB_X29_Y16_N12
\fatorador_engine_00|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux12~1_combout\ = (\fatorador_engine_00|idx[0]~3_combout\ & ((\fatorador_engine_00|Mux12~0_combout\ & ((\fatorador_engine_00|primes_buff[0][3]~combout\))) # (!\fatorador_engine_00|Mux12~0_combout\ & 
-- (\fatorador_engine_00|primes_buff[2][3]~combout\)))) # (!\fatorador_engine_00|idx[0]~3_combout\ & (((\fatorador_engine_00|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx[0]~3_combout\,
	datab => \fatorador_engine_00|primes_buff[2][3]~combout\,
	datac => \fatorador_engine_00|Mux12~0_combout\,
	datad => \fatorador_engine_00|primes_buff[0][3]~combout\,
	combout => \fatorador_engine_00|Mux12~1_combout\);

-- Location: LCCOMB_X29_Y16_N2
\fatorador_engine_00|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux13~0_combout\ = (\fatorador_engine_00|idx\(1) & (((\fatorador_engine_00|idx[0]~3_combout\ & \fatorador_engine_00|primes_buff[2][2]~combout\)))) # (!\fatorador_engine_00|idx\(1) & ((\fatorador_engine_00|primes_buff[3][2]~combout\) # 
-- ((\fatorador_engine_00|idx[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|primes_buff[3][2]~combout\,
	datab => \fatorador_engine_00|idx\(1),
	datac => \fatorador_engine_00|idx[0]~3_combout\,
	datad => \fatorador_engine_00|primes_buff[2][2]~combout\,
	combout => \fatorador_engine_00|Mux13~0_combout\);

-- Location: LCCOMB_X30_Y16_N28
\fatorador_engine_00|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux13~1_combout\ = (\fatorador_engine_00|Mux13~0_combout\ & (((\fatorador_engine_00|primes_buff[0][2]~combout\)) # (!\fatorador_engine_00|Add1~0_combout\))) # (!\fatorador_engine_00|Mux13~0_combout\ & 
-- (\fatorador_engine_00|Add1~0_combout\ & ((\fatorador_engine_00|primes_buff[1][2]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mux13~0_combout\,
	datab => \fatorador_engine_00|Add1~0_combout\,
	datac => \fatorador_engine_00|primes_buff[0][2]~combout\,
	datad => \fatorador_engine_00|primes_buff[1][2]~combout\,
	combout => \fatorador_engine_00|Mux13~1_combout\);

-- Location: LCCOMB_X31_Y16_N6
\fatorador_engine_00|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Equal1~1_combout\ = (\fatorador_engine_00|Mux12~1_combout\ & (\fatorador_engine_00|i\(3) & (\fatorador_engine_00|Mux13~1_combout\ $ (!\fatorador_engine_00|i\(2))))) # (!\fatorador_engine_00|Mux12~1_combout\ & 
-- (!\fatorador_engine_00|i\(3) & (\fatorador_engine_00|Mux13~1_combout\ $ (!\fatorador_engine_00|i\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mux12~1_combout\,
	datab => \fatorador_engine_00|Mux13~1_combout\,
	datac => \fatorador_engine_00|i\(3),
	datad => \fatorador_engine_00|i\(2),
	combout => \fatorador_engine_00|Equal1~1_combout\);

-- Location: LCCOMB_X31_Y17_N14
\fatorador_engine_00|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux10~0_combout\ = (\fatorador_engine_00|idx[0]~3_combout\ & (((!\fatorador_engine_00|idx\(1))))) # (!\fatorador_engine_00|idx[0]~3_combout\ & ((\fatorador_engine_00|idx\(1) & ((\fatorador_engine_00|primes_buff[1][5]~combout\))) # 
-- (!\fatorador_engine_00|idx\(1) & (\fatorador_engine_00|primes_buff[3][5]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx[0]~3_combout\,
	datab => \fatorador_engine_00|primes_buff[3][5]~combout\,
	datac => \fatorador_engine_00|idx\(1),
	datad => \fatorador_engine_00|primes_buff[1][5]~combout\,
	combout => \fatorador_engine_00|Mux10~0_combout\);

-- Location: LCCOMB_X30_Y18_N10
\fatorador_engine_00|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux10~1_combout\ = (\fatorador_engine_00|idx[0]~3_combout\ & ((\fatorador_engine_00|Mux10~0_combout\ & (\fatorador_engine_00|primes_buff[0][5]~combout\)) # (!\fatorador_engine_00|Mux10~0_combout\ & 
-- ((\fatorador_engine_00|primes_buff[2][5]~combout\))))) # (!\fatorador_engine_00|idx[0]~3_combout\ & (\fatorador_engine_00|Mux10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx[0]~3_combout\,
	datab => \fatorador_engine_00|Mux10~0_combout\,
	datac => \fatorador_engine_00|primes_buff[0][5]~combout\,
	datad => \fatorador_engine_00|primes_buff[2][5]~combout\,
	combout => \fatorador_engine_00|Mux10~1_combout\);

-- Location: LCCOMB_X30_Y18_N14
\fatorador_engine_00|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux11~0_combout\ = (\fatorador_engine_00|idx[0]~3_combout\ & (((\fatorador_engine_00|primes_buff[2][4]~combout\) # (!\fatorador_engine_00|idx\(1))))) # (!\fatorador_engine_00|idx[0]~3_combout\ & 
-- (\fatorador_engine_00|primes_buff[3][4]~combout\ & (!\fatorador_engine_00|idx\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx[0]~3_combout\,
	datab => \fatorador_engine_00|primes_buff[3][4]~combout\,
	datac => \fatorador_engine_00|idx\(1),
	datad => \fatorador_engine_00|primes_buff[2][4]~combout\,
	combout => \fatorador_engine_00|Mux11~0_combout\);

-- Location: LCCOMB_X33_Y16_N16
\fatorador_engine_00|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux9~0_combout\ = (\fatorador_engine_00|idx[0]~3_combout\ & ((\fatorador_engine_00|primes_buff[2][6]~combout\) # ((!\fatorador_engine_00|idx\(1))))) # (!\fatorador_engine_00|idx[0]~3_combout\ & (((!\fatorador_engine_00|idx\(1) & 
-- \fatorador_engine_00|primes_buff[3][6]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|primes_buff[2][6]~combout\,
	datab => \fatorador_engine_00|idx[0]~3_combout\,
	datac => \fatorador_engine_00|idx\(1),
	datad => \fatorador_engine_00|primes_buff[3][6]~combout\,
	combout => \fatorador_engine_00|Mux9~0_combout\);

-- Location: LCCOMB_X33_Y16_N24
\fatorador_engine_00|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux9~1_combout\ = (\fatorador_engine_00|Mux9~0_combout\ & (((\fatorador_engine_00|primes_buff[0][6]~combout\)) # (!\fatorador_engine_00|Add1~0_combout\))) # (!\fatorador_engine_00|Mux9~0_combout\ & 
-- (\fatorador_engine_00|Add1~0_combout\ & (\fatorador_engine_00|primes_buff[1][6]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mux9~0_combout\,
	datab => \fatorador_engine_00|Add1~0_combout\,
	datac => \fatorador_engine_00|primes_buff[1][6]~combout\,
	datad => \fatorador_engine_00|primes_buff[0][6]~combout\,
	combout => \fatorador_engine_00|Mux9~1_combout\);

-- Location: LCCOMB_X29_Y16_N22
\fatorador_engine_00|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux6~0_combout\ = (\fatorador_engine_00|idx[0]~3_combout\ & (((\fatorador_engine_00|primes_buff[2][9]~combout\)) # (!\fatorador_engine_00|idx\(1)))) # (!\fatorador_engine_00|idx[0]~3_combout\ & (!\fatorador_engine_00|idx\(1) & 
-- (\fatorador_engine_00|primes_buff[3][9]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx[0]~3_combout\,
	datab => \fatorador_engine_00|idx\(1),
	datac => \fatorador_engine_00|primes_buff[3][9]~combout\,
	datad => \fatorador_engine_00|primes_buff[2][9]~combout\,
	combout => \fatorador_engine_00|Mux6~0_combout\);

-- Location: LCCOMB_X31_Y17_N24
\fatorador_engine_00|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux7~0_combout\ = (\fatorador_engine_00|idx[0]~3_combout\ & (((\fatorador_engine_00|primes_buff[2][8]~combout\)) # (!\fatorador_engine_00|idx\(1)))) # (!\fatorador_engine_00|idx[0]~3_combout\ & (!\fatorador_engine_00|idx\(1) & 
-- (\fatorador_engine_00|primes_buff[3][8]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx[0]~3_combout\,
	datab => \fatorador_engine_00|idx\(1),
	datac => \fatorador_engine_00|primes_buff[3][8]~combout\,
	datad => \fatorador_engine_00|primes_buff[2][8]~combout\,
	combout => \fatorador_engine_00|Mux7~0_combout\);

-- Location: LCCOMB_X31_Y16_N24
\fatorador_engine_00|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux7~1_combout\ = (\fatorador_engine_00|Mux7~0_combout\ & (((\fatorador_engine_00|primes_buff[0][8]~combout\)) # (!\fatorador_engine_00|Add1~0_combout\))) # (!\fatorador_engine_00|Mux7~0_combout\ & 
-- (\fatorador_engine_00|Add1~0_combout\ & ((\fatorador_engine_00|primes_buff[1][8]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mux7~0_combout\,
	datab => \fatorador_engine_00|Add1~0_combout\,
	datac => \fatorador_engine_00|primes_buff[0][8]~combout\,
	datad => \fatorador_engine_00|primes_buff[1][8]~combout\,
	combout => \fatorador_engine_00|Mux7~1_combout\);

-- Location: LCCOMB_X32_Y17_N12
\fatorador_engine_00|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux4~0_combout\ = (\fatorador_engine_00|idx[0]~3_combout\ & (((\fatorador_engine_00|primes_buff[2][11]~combout\)) # (!\fatorador_engine_00|idx\(1)))) # (!\fatorador_engine_00|idx[0]~3_combout\ & (!\fatorador_engine_00|idx\(1) & 
-- (\fatorador_engine_00|primes_buff[3][11]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx[0]~3_combout\,
	datab => \fatorador_engine_00|idx\(1),
	datac => \fatorador_engine_00|primes_buff[3][11]~combout\,
	datad => \fatorador_engine_00|primes_buff[2][11]~combout\,
	combout => \fatorador_engine_00|Mux4~0_combout\);

-- Location: LCCOMB_X32_Y17_N18
\fatorador_engine_00|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux5~0_combout\ = (\fatorador_engine_00|idx[0]~3_combout\ & (((\fatorador_engine_00|primes_buff[2][10]~combout\)) # (!\fatorador_engine_00|idx\(1)))) # (!\fatorador_engine_00|idx[0]~3_combout\ & (!\fatorador_engine_00|idx\(1) & 
-- (\fatorador_engine_00|primes_buff[3][10]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx[0]~3_combout\,
	datab => \fatorador_engine_00|idx\(1),
	datac => \fatorador_engine_00|primes_buff[3][10]~combout\,
	datad => \fatorador_engine_00|primes_buff[2][10]~combout\,
	combout => \fatorador_engine_00|Mux5~0_combout\);

-- Location: LCCOMB_X32_Y17_N2
\fatorador_engine_00|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux5~1_combout\ = (\fatorador_engine_00|Add1~0_combout\ & ((\fatorador_engine_00|Mux5~0_combout\ & (\fatorador_engine_00|primes_buff[0][10]~combout\)) # (!\fatorador_engine_00|Mux5~0_combout\ & 
-- ((\fatorador_engine_00|primes_buff[1][10]~combout\))))) # (!\fatorador_engine_00|Add1~0_combout\ & (\fatorador_engine_00|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Add1~0_combout\,
	datab => \fatorador_engine_00|Mux5~0_combout\,
	datac => \fatorador_engine_00|primes_buff[0][10]~combout\,
	datad => \fatorador_engine_00|primes_buff[1][10]~combout\,
	combout => \fatorador_engine_00|Mux5~1_combout\);

-- Location: LCCOMB_X33_Y18_N22
\fatorador_engine_00|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux2~0_combout\ = (\fatorador_engine_00|idx[0]~3_combout\ & (((\fatorador_engine_00|primes_buff[2][13]~combout\)) # (!\fatorador_engine_00|idx\(1)))) # (!\fatorador_engine_00|idx[0]~3_combout\ & (!\fatorador_engine_00|idx\(1) & 
-- (\fatorador_engine_00|primes_buff[3][13]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx[0]~3_combout\,
	datab => \fatorador_engine_00|idx\(1),
	datac => \fatorador_engine_00|primes_buff[3][13]~combout\,
	datad => \fatorador_engine_00|primes_buff[2][13]~combout\,
	combout => \fatorador_engine_00|Mux2~0_combout\);

-- Location: LCCOMB_X33_Y18_N30
\fatorador_engine_00|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux2~1_combout\ = (\fatorador_engine_00|Mux2~0_combout\ & (((\fatorador_engine_00|primes_buff[0][13]~combout\)) # (!\fatorador_engine_00|Add1~0_combout\))) # (!\fatorador_engine_00|Mux2~0_combout\ & 
-- (\fatorador_engine_00|Add1~0_combout\ & ((\fatorador_engine_00|primes_buff[1][13]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mux2~0_combout\,
	datab => \fatorador_engine_00|Add1~0_combout\,
	datac => \fatorador_engine_00|primes_buff[0][13]~combout\,
	datad => \fatorador_engine_00|primes_buff[1][13]~combout\,
	combout => \fatorador_engine_00|Mux2~1_combout\);

-- Location: LCCOMB_X33_Y18_N10
\fatorador_engine_00|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux3~0_combout\ = (\fatorador_engine_00|idx[0]~3_combout\ & (((\fatorador_engine_00|primes_buff[2][12]~combout\)) # (!\fatorador_engine_00|idx\(1)))) # (!\fatorador_engine_00|idx[0]~3_combout\ & (!\fatorador_engine_00|idx\(1) & 
-- (\fatorador_engine_00|primes_buff[3][12]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx[0]~3_combout\,
	datab => \fatorador_engine_00|idx\(1),
	datac => \fatorador_engine_00|primes_buff[3][12]~combout\,
	datad => \fatorador_engine_00|primes_buff[2][12]~combout\,
	combout => \fatorador_engine_00|Mux3~0_combout\);

-- Location: LCCOMB_X33_Y18_N18
\fatorador_engine_00|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux3~1_combout\ = (\fatorador_engine_00|Mux3~0_combout\ & (((\fatorador_engine_00|primes_buff[0][12]~combout\)) # (!\fatorador_engine_00|Add1~0_combout\))) # (!\fatorador_engine_00|Mux3~0_combout\ & 
-- (\fatorador_engine_00|Add1~0_combout\ & ((\fatorador_engine_00|primes_buff[1][12]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mux3~0_combout\,
	datab => \fatorador_engine_00|Add1~0_combout\,
	datac => \fatorador_engine_00|primes_buff[0][12]~combout\,
	datad => \fatorador_engine_00|primes_buff[1][12]~combout\,
	combout => \fatorador_engine_00|Mux3~1_combout\);

-- Location: LCCOMB_X32_Y18_N28
\fatorador_engine_00|Equal1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Equal1~7_combout\ = (\fatorador_engine_00|Mux2~1_combout\ & (\fatorador_engine_00|i\(13) & (\fatorador_engine_00|Mux3~1_combout\ $ (!\fatorador_engine_00|i\(12))))) # (!\fatorador_engine_00|Mux2~1_combout\ & 
-- (!\fatorador_engine_00|i\(13) & (\fatorador_engine_00|Mux3~1_combout\ $ (!\fatorador_engine_00|i\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mux2~1_combout\,
	datab => \fatorador_engine_00|Mux3~1_combout\,
	datac => \fatorador_engine_00|i\(13),
	datad => \fatorador_engine_00|i\(12),
	combout => \fatorador_engine_00|Equal1~7_combout\);

-- Location: LCCOMB_X32_Y18_N12
\fatorador_engine_00|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux0~0_combout\ = (\fatorador_engine_00|idx\(1) & (((\fatorador_engine_00|idx[0]~3_combout\ & \fatorador_engine_00|primes_buff[2][15]~combout\)))) # (!\fatorador_engine_00|idx\(1) & ((\fatorador_engine_00|primes_buff[3][15]~combout\) 
-- # ((\fatorador_engine_00|idx[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx\(1),
	datab => \fatorador_engine_00|primes_buff[3][15]~combout\,
	datac => \fatorador_engine_00|idx[0]~3_combout\,
	datad => \fatorador_engine_00|primes_buff[2][15]~combout\,
	combout => \fatorador_engine_00|Mux0~0_combout\);

-- Location: LCCOMB_X32_Y18_N10
\fatorador_engine_00|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux0~1_combout\ = (\fatorador_engine_00|Mux0~0_combout\ & (((\fatorador_engine_00|primes_buff[0][15]~combout\)) # (!\fatorador_engine_00|Add1~0_combout\))) # (!\fatorador_engine_00|Mux0~0_combout\ & 
-- (\fatorador_engine_00|Add1~0_combout\ & ((\fatorador_engine_00|primes_buff[1][15]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mux0~0_combout\,
	datab => \fatorador_engine_00|Add1~0_combout\,
	datac => \fatorador_engine_00|primes_buff[0][15]~combout\,
	datad => \fatorador_engine_00|primes_buff[1][15]~combout\,
	combout => \fatorador_engine_00|Mux0~1_combout\);

-- Location: LCCOMB_X32_Y18_N30
\fatorador_engine_00|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux1~0_combout\ = (\fatorador_engine_00|idx\(1) & (\fatorador_engine_00|idx[0]~3_combout\ & ((\fatorador_engine_00|primes_buff[2][14]~combout\)))) # (!\fatorador_engine_00|idx\(1) & ((\fatorador_engine_00|idx[0]~3_combout\) # 
-- ((\fatorador_engine_00|primes_buff[3][14]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx\(1),
	datab => \fatorador_engine_00|idx[0]~3_combout\,
	datac => \fatorador_engine_00|primes_buff[3][14]~combout\,
	datad => \fatorador_engine_00|primes_buff[2][14]~combout\,
	combout => \fatorador_engine_00|Mux1~0_combout\);

-- Location: LCCOMB_X30_Y19_N20
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[34]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2),
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\);

-- Location: LCCOMB_X29_Y19_N16
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[50]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ 
-- & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\))))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\);

-- Location: LCCOMB_X28_Y19_N6
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[85]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\);

-- Location: LCCOMB_X29_Y20_N30
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[102]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[85]~14_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\);

-- Location: LCCOMB_X29_Y20_N12
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[101]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\);

-- Location: LCCOMB_X29_Y20_N0
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[99]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\);

-- Location: LCCOMB_X30_Y20_N30
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[118]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[118]~28_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[101]~21_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[118]~28_combout\);

-- Location: LCCOMB_X31_Y20_N30
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[135]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[135]~36_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[118]~28_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[118]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[118]~28_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[135]~36_combout\);

-- Location: LCCOMB_X31_Y20_N2
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[133]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[133]~38_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[116]~30_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[116]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[116]~30_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[133]~38_combout\);

-- Location: LCCOMB_X32_Y20_N8
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[152]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[152]~45_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[135]~36_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[135]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[135]~36_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[152]~45_combout\);

-- Location: LCCOMB_X32_Y16_N0
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[146]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[146]~51_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[129]~42_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[129]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[129]~42_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[146]~51_combout\);

-- Location: LCCOMB_X34_Y17_N14
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[170]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[170]~54_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[153]~44_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[153]~44_combout\))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~20_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[153]~44_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[170]~54_combout\);

-- Location: LCCOMB_X34_Y17_N12
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[187]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[187]~65_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[170]~54_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[170]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[170]~54_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[187]~65_combout\);

-- Location: LCCOMB_X34_Y16_N0
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[204]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[204]~77_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[187]~65_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[187]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[187]~65_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[204]~77_combout\);

-- Location: LCCOMB_X35_Y16_N30
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[221]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[221]~90_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[204]~77_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[204]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[204]~77_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[221]~90_combout\);

-- Location: LCCOMB_X36_Y16_N22
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[214]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[214]~97_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[197]~84_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[197]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[197]~84_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[214]~97_combout\);

-- Location: LCCOMB_X34_Y17_N0
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[211]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[211]~100_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[194]~87_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[194]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[194]~87_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[211]~100_combout\);

-- Location: LCCOMB_X36_Y18_N12
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[238]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[238]~104_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[221]~90_combout\)) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[221]~90_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(15),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[221]~90_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[238]~104_combout\);

-- Location: LCCOMB_X36_Y18_N14
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[231]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[231]~111_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[214]~97_combout\)) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[214]~97_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[214]~97_combout\,
	datab => \fatorador_engine_00|i\(15),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[231]~111_combout\);

-- Location: LCCOMB_X36_Y19_N16
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[241]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[241]~120_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~2_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[241]~120_combout\);

-- Location: LCCOMB_X36_Y19_N8
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[246]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[246]~125_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~12_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[246]~125_combout\);

-- Location: LCCOMB_X36_Y18_N16
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[248]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[248]~127_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[231]~111_combout\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[231]~111_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~16_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[248]~127_combout\);

-- Location: LCCOMB_X36_Y18_N24
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[249]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[249]~128_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[232]~110_combout\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[232]~110_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[249]~128_combout\);

-- Location: LCCOMB_X37_Y18_N30
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[250]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[250]~129_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[233]~109_combout\))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~20_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[233]~109_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[250]~129_combout\);

-- Location: LCCOMB_X36_Y18_N4
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[251]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[251]~130_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[234]~108_combout\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[234]~108_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[251]~130_combout\);

-- Location: LCCOMB_X37_Y18_N22
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[253]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[253]~132_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[236]~106_combout\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[236]~106_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[253]~132_combout\);

-- Location: LCCOMB_X25_Y16_N6
\Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (cnt(1) & !cnt(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt(1),
	datad => cnt(0),
	combout => \Equal0~0_combout\);

-- Location: LCFF_X24_Y16_N13
\cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(6));

-- Location: LCFF_X24_Y16_N17
\cnt[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(8));

-- Location: LCFF_X24_Y16_N21
\cnt[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(10));

-- Location: LCCOMB_X25_Y16_N20
\Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = (!cnt(11) & (!cnt(9) & (!cnt(10) & !cnt(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt(11),
	datab => cnt(9),
	datac => cnt(10),
	datad => cnt(8),
	combout => \Equal0~3_combout\);

-- Location: LCFF_X24_Y15_N7
\cnt[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(19));

-- Location: LCCOMB_X23_Y15_N12
\Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~5_combout\ = (!cnt(18) & (!cnt(19) & (!cnt(16) & !cnt(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt(18),
	datab => cnt(19),
	datac => cnt(16),
	datad => cnt(17),
	combout => \Equal0~5_combout\);

-- Location: LCFF_X24_Y15_N11
\cnt[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(21));

-- Location: LCCOMB_X34_Y19_N20
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[238]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[238]~103_combout\ = (\fatorador_engine_00|i\(15) & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\)))) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(15),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[238]~103_combout\);

-- Location: LCCOMB_X33_Y19_N8
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[237]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[237]~104_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\)) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(15),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[237]~104_combout\);

-- Location: LCCOMB_X34_Y19_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[233]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[233]~108_combout\ = (\fatorador_engine_00|i\(15) & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\)))) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(15),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[233]~108_combout\);

-- Location: LCCOMB_X35_Y20_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[231]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[231]~110_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\)) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\,
	datab => \fatorador_engine_00|i\(15),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[231]~110_combout\);

-- Location: LCCOMB_X34_Y20_N6
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[225]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[225]~116_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\)) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[208]~102_combout\,
	datab => \fatorador_engine_00|i\(15),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[225]~116_combout\);

-- Location: LCCOMB_X28_Y16_N26
\fatorador_engine_00|out2[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out2\(1) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out2\(1))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[2][1]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out2\(1),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[2][1]~combout\,
	combout => \fatorador_engine_00|out2\(1));

-- Location: LCCOMB_X30_Y18_N22
\fatorador_engine_00|out2[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out2\(4) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out2\(4))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[2][4]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out2\(4),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[2][4]~combout\,
	combout => \fatorador_engine_00|out2\(4));

-- Location: LCCOMB_X29_Y16_N16
\fatorador_engine_00|out3[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out3\(6) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out3\(6))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[3][6]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out3\(6),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[3][6]~combout\,
	combout => \fatorador_engine_00|out3\(6));

-- Location: LCCOMB_X28_Y17_N18
\fatorador_engine_00|out3[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out3\(3) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out3\(3))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[3][3]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out3\(3),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[3][3]~combout\,
	combout => \fatorador_engine_00|out3\(3));

-- Location: LCCOMB_X31_Y17_N20
\fatorador_engine_00|primes_buff[2][1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[2][1]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & (\fatorador_engine_00|i\(1))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[2][1]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[2][1]~combout\,
	datad => \fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[2][1]~combout\);

-- Location: LCCOMB_X30_Y18_N6
\fatorador_engine_00|primes_buff[2][4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[2][4]~combout\ = ((GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & (\fatorador_engine_00|i\(4))) # (!GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & 
-- ((\fatorador_engine_00|primes_buff[2][4]~combout\)))) # (!\fatorador_engine_00|state_reg.wait_op~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|i\(4),
	datac => \fatorador_engine_00|primes_buff[2][4]~combout\,
	datad => \fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[2][4]~combout\);

-- Location: LCCOMB_X33_Y16_N6
\fatorador_engine_00|primes_buff[3][6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[3][6]~combout\ = ((\fatorador_engine_00|primes_buff[3][0]~6_combout\ & ((\fatorador_engine_00|i\(6)))) # (!\fatorador_engine_00|primes_buff[3][0]~6_combout\ & (\fatorador_engine_00|primes_buff[3][6]~combout\))) # 
-- (!\fatorador_engine_00|state_reg.wait_op~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|primes_buff[3][6]~combout\,
	datab => \fatorador_engine_00|primes_buff[3][0]~6_combout\,
	datac => \fatorador_engine_00|i\(6),
	datad => \fatorador_engine_00|state_reg.wait_op~regout\,
	combout => \fatorador_engine_00|primes_buff[3][6]~combout\);

-- Location: LCCOMB_X28_Y17_N22
\fatorador_engine_00|primes_buff[3][3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[3][3]~combout\ = ((GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & (\fatorador_engine_00|i\(3))) # (!GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & 
-- ((\fatorador_engine_00|primes_buff[3][3]~combout\)))) # (!\fatorador_engine_00|state_reg.wait_op~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|i\(3),
	datac => \fatorador_engine_00|primes_buff[3][3]~combout\,
	datad => \fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[3][3]~combout\);

-- Location: LCCOMB_X29_Y16_N24
\fatorador_engine_00|primes_buff[3][9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[3][9]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & (\fatorador_engine_00|i\(9))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[3][9]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|i\(9),
	datac => \fatorador_engine_00|primes_buff[3][9]~combout\,
	datad => \fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[3][9]~combout\);

-- Location: LCCOMB_X29_Y16_N10
\fatorador_engine_00|primes_buff[2][9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[2][9]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & (\fatorador_engine_00|i\(9))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[2][9]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|i\(9),
	datac => \fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[2][9]~combout\,
	combout => \fatorador_engine_00|primes_buff[2][9]~combout\);

-- Location: LCCOMB_X31_Y16_N22
\fatorador_engine_00|primes_buff[1][8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[1][8]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & (\fatorador_engine_00|i\(8))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[1][8]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(8),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[1][8]~combout\,
	combout => \fatorador_engine_00|primes_buff[1][8]~combout\);

-- Location: LCCOMB_X31_Y17_N4
\fatorador_engine_00|primes_buff[3][8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[3][8]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & (\fatorador_engine_00|i\(8))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[3][8]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|i\(8),
	datac => \fatorador_engine_00|primes_buff[3][8]~combout\,
	datad => \fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[3][8]~combout\);

-- Location: LCCOMB_X31_Y17_N6
\fatorador_engine_00|primes_buff[2][8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[2][8]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & ((\fatorador_engine_00|i\(8)))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & (\fatorador_engine_00|primes_buff[2][8]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|primes_buff[2][8]~combout\,
	datab => \fatorador_engine_00|i\(8),
	datac => \fatorador_engine_00|state_reg.wait_op~regout\,
	datad => \fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[2][8]~combout\);

-- Location: LCCOMB_X31_Y16_N8
\fatorador_engine_00|primes_buff[0][8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[0][8]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|primes_buff[0][0]~1_combout\ & (\fatorador_engine_00|i\(8))) # (!\fatorador_engine_00|primes_buff[0][0]~1_combout\ & 
-- ((\fatorador_engine_00|primes_buff[0][8]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(8),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[0][0]~1_combout\,
	datad => \fatorador_engine_00|primes_buff[0][8]~combout\,
	combout => \fatorador_engine_00|primes_buff[0][8]~combout\);

-- Location: LCCOMB_X32_Y17_N14
\fatorador_engine_00|primes_buff[3][11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[3][11]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & (\fatorador_engine_00|i\(11))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[3][11]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(11),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[3][11]~combout\,
	datad => \fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[3][11]~combout\);

-- Location: LCCOMB_X32_Y17_N10
\fatorador_engine_00|primes_buff[2][11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[2][11]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & (\fatorador_engine_00|i\(11))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[2][11]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(11),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[2][11]~combout\,
	datad => \fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[2][11]~combout\);

-- Location: LCCOMB_X32_Y17_N30
\fatorador_engine_00|primes_buff[1][10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[1][10]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & (\fatorador_engine_00|i\(10))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[1][10]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|i\(10),
	datac => \fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[1][10]~combout\,
	combout => \fatorador_engine_00|primes_buff[1][10]~combout\);

-- Location: LCCOMB_X32_Y17_N8
\fatorador_engine_00|primes_buff[3][10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[3][10]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & (\fatorador_engine_00|i\(10))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[3][10]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(10),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[3][10]~combout\,
	combout => \fatorador_engine_00|primes_buff[3][10]~combout\);

-- Location: LCCOMB_X32_Y17_N22
\fatorador_engine_00|primes_buff[2][10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[2][10]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & ((\fatorador_engine_00|i\(10)))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & (\fatorador_engine_00|primes_buff[2][10]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|primes_buff[2][10]~combout\,
	datac => \fatorador_engine_00|i\(10),
	datad => \fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[2][10]~combout\);

-- Location: LCCOMB_X32_Y17_N16
\fatorador_engine_00|primes_buff[0][10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[0][10]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|primes_buff[0][0]~1_combout\ & (\fatorador_engine_00|i\(10))) # (!\fatorador_engine_00|primes_buff[0][0]~1_combout\ & 
-- ((\fatorador_engine_00|primes_buff[0][10]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|i\(10),
	datac => \fatorador_engine_00|primes_buff[0][10]~combout\,
	datad => \fatorador_engine_00|primes_buff[0][0]~1_combout\,
	combout => \fatorador_engine_00|primes_buff[0][10]~combout\);

-- Location: LCCOMB_X33_Y18_N26
\fatorador_engine_00|primes_buff[1][13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[1][13]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & (\fatorador_engine_00|i\(13))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[1][13]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(13),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[1][13]~combout\,
	combout => \fatorador_engine_00|primes_buff[1][13]~combout\);

-- Location: LCCOMB_X33_Y18_N24
\fatorador_engine_00|primes_buff[3][13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[3][13]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & (\fatorador_engine_00|i\(13))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[3][13]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(13),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[3][13]~combout\,
	datad => \fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[3][13]~combout\);

-- Location: LCCOMB_X33_Y18_N28
\fatorador_engine_00|primes_buff[2][13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[2][13]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & (\fatorador_engine_00|i\(13))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[2][13]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(13),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[2][13]~combout\,
	datad => \fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[2][13]~combout\);

-- Location: LCCOMB_X33_Y18_N4
\fatorador_engine_00|primes_buff[0][13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[0][13]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|primes_buff[0][0]~1_combout\ & (\fatorador_engine_00|i\(13))) # (!\fatorador_engine_00|primes_buff[0][0]~1_combout\ & 
-- ((\fatorador_engine_00|primes_buff[0][13]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(13),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[0][13]~combout\,
	datad => \fatorador_engine_00|primes_buff[0][0]~1_combout\,
	combout => \fatorador_engine_00|primes_buff[0][13]~combout\);

-- Location: LCCOMB_X33_Y18_N12
\fatorador_engine_00|primes_buff[1][12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[1][12]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & (\fatorador_engine_00|i\(12))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[1][12]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|i\(12),
	datac => \fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[1][12]~combout\,
	combout => \fatorador_engine_00|primes_buff[1][12]~combout\);

-- Location: LCCOMB_X33_Y18_N8
\fatorador_engine_00|primes_buff[3][12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[3][12]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & (\fatorador_engine_00|i\(12))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[3][12]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|i\(12),
	datac => \fatorador_engine_00|primes_buff[3][12]~combout\,
	datad => \fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[3][12]~combout\);

-- Location: LCCOMB_X33_Y18_N2
\fatorador_engine_00|primes_buff[2][12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[2][12]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & ((\fatorador_engine_00|i\(12)))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & (\fatorador_engine_00|primes_buff[2][12]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|primes_buff[2][12]~combout\,
	datac => \fatorador_engine_00|i\(12),
	datad => \fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[2][12]~combout\);

-- Location: LCCOMB_X33_Y18_N20
\fatorador_engine_00|primes_buff[0][12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[0][12]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|primes_buff[0][0]~1_combout\ & (\fatorador_engine_00|i\(12))) # (!\fatorador_engine_00|primes_buff[0][0]~1_combout\ & 
-- ((\fatorador_engine_00|primes_buff[0][12]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(12),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[0][12]~combout\,
	datad => \fatorador_engine_00|primes_buff[0][0]~1_combout\,
	combout => \fatorador_engine_00|primes_buff[0][12]~combout\);

-- Location: LCCOMB_X32_Y18_N6
\fatorador_engine_00|primes_buff[1][15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[1][15]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & ((\fatorador_engine_00|i\(15)))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & (\fatorador_engine_00|primes_buff[1][15]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|primes_buff[1][15]~combout\,
	datab => \fatorador_engine_00|i\(15),
	datac => \fatorador_engine_00|state_reg.wait_op~regout\,
	datad => \fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[1][15]~combout\);

-- Location: LCCOMB_X32_Y18_N8
\fatorador_engine_00|primes_buff[3][15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[3][15]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & (\fatorador_engine_00|i\(15))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[3][15]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|i\(15),
	datac => \fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[3][15]~combout\,
	combout => \fatorador_engine_00|primes_buff[3][15]~combout\);

-- Location: LCCOMB_X32_Y18_N22
\fatorador_engine_00|primes_buff[2][15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[2][15]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & (\fatorador_engine_00|i\(15))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[2][15]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(15),
	datab => \fatorador_engine_00|primes_buff[2][15]~combout\,
	datac => \fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\,
	datad => \fatorador_engine_00|state_reg.wait_op~regout\,
	combout => \fatorador_engine_00|primes_buff[2][15]~combout\);

-- Location: LCCOMB_X32_Y18_N14
\fatorador_engine_00|primes_buff[0][15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[0][15]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|primes_buff[0][0]~1_combout\ & (\fatorador_engine_00|i\(15))) # (!\fatorador_engine_00|primes_buff[0][0]~1_combout\ & 
-- ((\fatorador_engine_00|primes_buff[0][15]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(15),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[0][15]~combout\,
	datad => \fatorador_engine_00|primes_buff[0][0]~1_combout\,
	combout => \fatorador_engine_00|primes_buff[0][15]~combout\);

-- Location: LCCOMB_X32_Y18_N16
\fatorador_engine_00|primes_buff[3][14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[3][14]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & (\fatorador_engine_00|i\(14))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[3][14]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|i\(14),
	datac => \fatorador_engine_00|primes_buff[3][14]~combout\,
	datad => \fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[3][14]~combout\);

-- Location: LCCOMB_X32_Y18_N18
\fatorador_engine_00|primes_buff[2][14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[2][14]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & ((\fatorador_engine_00|i\(14)))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & (\fatorador_engine_00|primes_buff[2][14]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|primes_buff[2][14]~combout\,
	datac => \fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\,
	datad => \fatorador_engine_00|i\(14),
	combout => \fatorador_engine_00|primes_buff[2][14]~combout\);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_50,
	combout => \CLOCK_50~combout\);

-- Location: CLKCTRL_G2
\CLOCK_50~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~clkctrl_outclk\);

-- Location: LCCOMB_X24_Y16_N0
\Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = cnt(0) $ (VCC)
-- \Add0~1\ = CARRY(cnt(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => cnt(0),
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: LCCOMB_X25_Y16_N0
\cnt~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \cnt~0_combout\ = (\Add0~0_combout\ & \Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~0_combout\,
	datad => \Equal0~10_combout\,
	combout => \cnt~0_combout\);

-- Location: LCFF_X25_Y16_N1
\cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \cnt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(0));

-- Location: LCCOMB_X24_Y16_N2
\Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (cnt(1) & (!\Add0~1\)) # (!cnt(1) & ((\Add0~1\) # (GND)))
-- \Add0~3\ = CARRY((!\Add0~1\) # (!cnt(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(1),
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCFF_X24_Y16_N3
\cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(1));

-- Location: LCCOMB_X24_Y16_N4
\Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = (cnt(2) & (\Add0~3\ $ (GND))) # (!cnt(2) & (!\Add0~3\ & VCC))
-- \Add0~5\ = CARRY((cnt(2) & !\Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(2),
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: LCFF_X24_Y16_N5
\cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(2));

-- Location: LCCOMB_X24_Y16_N6
\Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (cnt(3) & (!\Add0~5\)) # (!cnt(3) & ((\Add0~5\) # (GND)))
-- \Add0~7\ = CARRY((!\Add0~5\) # (!cnt(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt(3),
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: LCCOMB_X24_Y16_N8
\Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (cnt(4) & (\Add0~7\ $ (GND))) # (!cnt(4) & (!\Add0~7\ & VCC))
-- \Add0~9\ = CARRY((cnt(4) & !\Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(4),
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: LCFF_X24_Y16_N9
\cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(4));

-- Location: LCCOMB_X24_Y16_N10
\Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (cnt(5) & (!\Add0~9\)) # (!cnt(5) & ((\Add0~9\) # (GND)))
-- \Add0~11\ = CARRY((!\Add0~9\) # (!cnt(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt(5),
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: LCCOMB_X24_Y16_N14
\Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (cnt(7) & (!\Add0~13\)) # (!cnt(7) & ((\Add0~13\) # (GND)))
-- \Add0~15\ = CARRY((!\Add0~13\) # (!cnt(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(7),
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: LCFF_X24_Y16_N15
\cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(7));

-- Location: LCCOMB_X24_Y16_N18
\Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~18_combout\ = (cnt(9) & (!\Add0~17\)) # (!cnt(9) & ((\Add0~17\) # (GND)))
-- \Add0~19\ = CARRY((!\Add0~17\) # (!cnt(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(9),
	datad => VCC,
	cin => \Add0~17\,
	combout => \Add0~18_combout\,
	cout => \Add0~19\);

-- Location: LCFF_X24_Y16_N19
\cnt[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(9));

-- Location: LCCOMB_X24_Y16_N22
\Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~22_combout\ = (cnt(11) & (!\Add0~21\)) # (!cnt(11) & ((\Add0~21\) # (GND)))
-- \Add0~23\ = CARRY((!\Add0~21\) # (!cnt(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(11),
	datad => VCC,
	cin => \Add0~21\,
	combout => \Add0~22_combout\,
	cout => \Add0~23\);

-- Location: LCFF_X24_Y16_N23
\cnt[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(11));

-- Location: LCCOMB_X24_Y16_N24
\Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~24_combout\ = (cnt(12) & (\Add0~23\ $ (GND))) # (!cnt(12) & (!\Add0~23\ & VCC))
-- \Add0~25\ = CARRY((cnt(12) & !\Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt(12),
	datad => VCC,
	cin => \Add0~23\,
	combout => \Add0~24_combout\,
	cout => \Add0~25\);

-- Location: LCCOMB_X24_Y16_N26
\Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~26_combout\ = (cnt(13) & (!\Add0~25\)) # (!cnt(13) & ((\Add0~25\) # (GND)))
-- \Add0~27\ = CARRY((!\Add0~25\) # (!cnt(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(13),
	datad => VCC,
	cin => \Add0~25\,
	combout => \Add0~26_combout\,
	cout => \Add0~27\);

-- Location: LCFF_X24_Y16_N27
\cnt[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(13));

-- Location: LCCOMB_X24_Y16_N28
\Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~28_combout\ = (cnt(14) & (\Add0~27\ $ (GND))) # (!cnt(14) & (!\Add0~27\ & VCC))
-- \Add0~29\ = CARRY((cnt(14) & !\Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(14),
	datad => VCC,
	cin => \Add0~27\,
	combout => \Add0~28_combout\,
	cout => \Add0~29\);

-- Location: LCFF_X24_Y16_N29
\cnt[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(14));

-- Location: LCCOMB_X24_Y16_N30
\Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~30_combout\ = (cnt(15) & (!\Add0~29\)) # (!cnt(15) & ((\Add0~29\) # (GND)))
-- \Add0~31\ = CARRY((!\Add0~29\) # (!cnt(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(15),
	datad => VCC,
	cin => \Add0~29\,
	combout => \Add0~30_combout\,
	cout => \Add0~31\);

-- Location: LCFF_X24_Y16_N31
\cnt[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(15));

-- Location: LCFF_X24_Y16_N25
\cnt[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(12));

-- Location: LCCOMB_X25_Y16_N22
\Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = (!cnt(14) & (!cnt(13) & (!cnt(15) & !cnt(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt(14),
	datab => cnt(13),
	datac => cnt(15),
	datad => cnt(12),
	combout => \Equal0~4_combout\);

-- Location: LCCOMB_X24_Y15_N0
\Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~32_combout\ = (cnt(16) & (\Add0~31\ $ (GND))) # (!cnt(16) & (!\Add0~31\ & VCC))
-- \Add0~33\ = CARRY((cnt(16) & !\Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(16),
	datad => VCC,
	cin => \Add0~31\,
	combout => \Add0~32_combout\,
	cout => \Add0~33\);

-- Location: LCFF_X24_Y15_N1
\cnt[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(16));

-- Location: LCCOMB_X24_Y15_N2
\Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~34_combout\ = (cnt(17) & (!\Add0~33\)) # (!cnt(17) & ((\Add0~33\) # (GND)))
-- \Add0~35\ = CARRY((!\Add0~33\) # (!cnt(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(17),
	datad => VCC,
	cin => \Add0~33\,
	combout => \Add0~34_combout\,
	cout => \Add0~35\);

-- Location: LCFF_X24_Y15_N3
\cnt[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(17));

-- Location: LCCOMB_X24_Y15_N4
\Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~36_combout\ = (cnt(18) & (\Add0~35\ $ (GND))) # (!cnt(18) & (!\Add0~35\ & VCC))
-- \Add0~37\ = CARRY((cnt(18) & !\Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(18),
	datad => VCC,
	cin => \Add0~35\,
	combout => \Add0~36_combout\,
	cout => \Add0~37\);

-- Location: LCFF_X24_Y15_N5
\cnt[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(18));

-- Location: LCCOMB_X24_Y15_N8
\Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~40_combout\ = (cnt(20) & (\Add0~39\ $ (GND))) # (!cnt(20) & (!\Add0~39\ & VCC))
-- \Add0~41\ = CARRY((cnt(20) & !\Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(20),
	datad => VCC,
	cin => \Add0~39\,
	combout => \Add0~40_combout\,
	cout => \Add0~41\);

-- Location: LCFF_X24_Y15_N9
\cnt[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(20));

-- Location: LCCOMB_X24_Y15_N12
\Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~44_combout\ = (cnt(22) & (\Add0~43\ $ (GND))) # (!cnt(22) & (!\Add0~43\ & VCC))
-- \Add0~45\ = CARRY((cnt(22) & !\Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt(22),
	datad => VCC,
	cin => \Add0~43\,
	combout => \Add0~44_combout\,
	cout => \Add0~45\);

-- Location: LCCOMB_X24_Y15_N14
\Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~46_combout\ = (cnt(23) & (!\Add0~45\)) # (!cnt(23) & ((\Add0~45\) # (GND)))
-- \Add0~47\ = CARRY((!\Add0~45\) # (!cnt(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(23),
	datad => VCC,
	cin => \Add0~45\,
	combout => \Add0~46_combout\,
	cout => \Add0~47\);

-- Location: LCFF_X24_Y15_N15
\cnt[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(23));

-- Location: LCCOMB_X24_Y15_N16
\Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~48_combout\ = (cnt(24) & (\Add0~47\ $ (GND))) # (!cnt(24) & (!\Add0~47\ & VCC))
-- \Add0~49\ = CARRY((cnt(24) & !\Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt(24),
	datad => VCC,
	cin => \Add0~47\,
	combout => \Add0~48_combout\,
	cout => \Add0~49\);

-- Location: LCCOMB_X24_Y15_N18
\Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~50_combout\ = (cnt(25) & (!\Add0~49\)) # (!cnt(25) & ((\Add0~49\) # (GND)))
-- \Add0~51\ = CARRY((!\Add0~49\) # (!cnt(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(25),
	datad => VCC,
	cin => \Add0~49\,
	combout => \Add0~50_combout\,
	cout => \Add0~51\);

-- Location: LCFF_X24_Y15_N19
\cnt[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(25));

-- Location: LCCOMB_X24_Y15_N20
\Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~52_combout\ = (cnt(26) & (\Add0~51\ $ (GND))) # (!cnt(26) & (!\Add0~51\ & VCC))
-- \Add0~53\ = CARRY((cnt(26) & !\Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt(26),
	datad => VCC,
	cin => \Add0~51\,
	combout => \Add0~52_combout\,
	cout => \Add0~53\);

-- Location: LCCOMB_X24_Y15_N22
\Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~54_combout\ = (cnt(27) & (!\Add0~53\)) # (!cnt(27) & ((\Add0~53\) # (GND)))
-- \Add0~55\ = CARRY((!\Add0~53\) # (!cnt(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(27),
	datad => VCC,
	cin => \Add0~53\,
	combout => \Add0~54_combout\,
	cout => \Add0~55\);

-- Location: LCFF_X24_Y15_N23
\cnt[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(27));

-- Location: LCCOMB_X24_Y15_N24
\Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~56_combout\ = (cnt(28) & (\Add0~55\ $ (GND))) # (!cnt(28) & (!\Add0~55\ & VCC))
-- \Add0~57\ = CARRY((cnt(28) & !\Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => cnt(28),
	datad => VCC,
	cin => \Add0~55\,
	combout => \Add0~56_combout\,
	cout => \Add0~57\);

-- Location: LCCOMB_X24_Y15_N26
\Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~58_combout\ = (cnt(29) & (!\Add0~57\)) # (!cnt(29) & ((\Add0~57\) # (GND)))
-- \Add0~59\ = CARRY((!\Add0~57\) # (!cnt(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(29),
	datad => VCC,
	cin => \Add0~57\,
	combout => \Add0~58_combout\,
	cout => \Add0~59\);

-- Location: LCFF_X24_Y15_N27
\cnt[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(29));

-- Location: LCCOMB_X24_Y15_N28
\Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~60_combout\ = (cnt(30) & (\Add0~59\ $ (GND))) # (!cnt(30) & (!\Add0~59\ & VCC))
-- \Add0~61\ = CARRY((cnt(30) & !\Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => cnt(30),
	datad => VCC,
	cin => \Add0~59\,
	combout => \Add0~60_combout\,
	cout => \Add0~61\);

-- Location: LCFF_X24_Y15_N29
\cnt[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(30));

-- Location: LCCOMB_X24_Y15_N30
\Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~62_combout\ = \Add0~61\ $ (cnt(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => cnt(31),
	cin => \Add0~61\,
	combout => \Add0~62_combout\);

-- Location: LCFF_X24_Y15_N31
\cnt[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(31));

-- Location: LCFF_X24_Y15_N25
\cnt[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(28));

-- Location: LCCOMB_X23_Y15_N2
\Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~8_combout\ = (!cnt(30) & (!cnt(31) & (!cnt(29) & !cnt(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt(30),
	datab => cnt(31),
	datac => cnt(29),
	datad => cnt(28),
	combout => \Equal0~8_combout\);

-- Location: LCFF_X24_Y15_N21
\cnt[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(26));

-- Location: LCFF_X24_Y15_N17
\cnt[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(24));

-- Location: LCCOMB_X23_Y15_N24
\Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~7_combout\ = (!cnt(27) & (!cnt(26) & (!cnt(24) & !cnt(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt(27),
	datab => cnt(26),
	datac => cnt(24),
	datad => cnt(25),
	combout => \Equal0~7_combout\);

-- Location: LCFF_X24_Y15_N13
\cnt[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(22));

-- Location: LCCOMB_X23_Y15_N18
\Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~6_combout\ = (!cnt(21) & (!cnt(23) & (!cnt(20) & !cnt(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt(21),
	datab => cnt(23),
	datac => cnt(20),
	datad => cnt(22),
	combout => \Equal0~6_combout\);

-- Location: LCCOMB_X23_Y15_N0
\Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~9_combout\ = (\Equal0~5_combout\ & (\Equal0~8_combout\ & (\Equal0~7_combout\ & \Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~5_combout\,
	datab => \Equal0~8_combout\,
	datac => \Equal0~7_combout\,
	datad => \Equal0~6_combout\,
	combout => \Equal0~9_combout\);

-- Location: LCFF_X24_Y16_N7
\cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(3));

-- Location: LCFF_X24_Y16_N11
\cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => cnt(5));

-- Location: LCCOMB_X25_Y16_N28
\Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (!cnt(6) & (!cnt(5) & (!cnt(7) & !cnt(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => cnt(6),
	datab => cnt(5),
	datac => cnt(7),
	datad => cnt(4),
	combout => \Equal0~1_combout\);

-- Location: LCCOMB_X25_Y16_N18
\Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = (\Equal0~0_combout\ & (cnt(3) & (!cnt(2) & \Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~0_combout\,
	datab => cnt(3),
	datac => cnt(2),
	datad => \Equal0~1_combout\,
	combout => \Equal0~2_combout\);

-- Location: LCCOMB_X25_Y16_N12
\Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~10_combout\ = (((!\Equal0~2_combout\) # (!\Equal0~9_combout\)) # (!\Equal0~4_combout\)) # (!\Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~3_combout\,
	datab => \Equal0~4_combout\,
	datac => \Equal0~9_combout\,
	datad => \Equal0~2_combout\,
	combout => \Equal0~10_combout\);

-- Location: LCCOMB_X28_Y16_N24
\rst~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rst~feeder_combout\ = \Equal0~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Equal0~10_combout\,
	combout => \rst~feeder_combout\);

-- Location: LCFF_X28_Y16_N25
rst : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \rst~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rst~regout\);

-- Location: LCCOMB_X33_Y19_N20
\fatorador_engine_00|state_reg.wait_op~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|state_reg.wait_op~0_combout\ = !\rst~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~regout\,
	combout => \fatorador_engine_00|state_reg.wait_op~0_combout\);

-- Location: LCFF_X32_Y19_N5
\fatorador_engine_00|state_reg.wait_op\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \fatorador_engine_00|state_reg.wait_op~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|state_reg.wait_op~regout\);

-- Location: LCCOMB_X32_Y16_N26
\fatorador_engine_00|idx[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|idx[0]~3_combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & (\fatorador_engine_00|idx[0]~3_combout\ $ (\fatorador_engine_00|idx[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|idx[0]~3_combout\,
	datac => \fatorador_engine_00|idx[0]~2_combout\,
	datad => \fatorador_engine_00|state_reg.wait_op~regout\,
	combout => \fatorador_engine_00|idx[0]~3_combout\);

-- Location: LCCOMB_X32_Y16_N2
\fatorador_engine_00|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Add1~2_combout\ = \fatorador_engine_00|idx\(3) $ (((\fatorador_engine_00|idx\(2) & (\fatorador_engine_00|idx[0]~3_combout\ & \fatorador_engine_00|idx\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx\(2),
	datab => \fatorador_engine_00|idx[0]~3_combout\,
	datac => \fatorador_engine_00|idx\(1),
	datad => \fatorador_engine_00|idx\(3),
	combout => \fatorador_engine_00|Add1~2_combout\);

-- Location: CLKCTRL_G15
\fatorador_engine_00|idx[0]~2clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \fatorador_engine_00|idx[0]~2clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \fatorador_engine_00|idx[0]~2clkctrl_outclk\);

-- Location: LCCOMB_X32_Y16_N6
\fatorador_engine_00|idx[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|idx\(3) = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|idx[0]~2clkctrl_outclk\) & ((\fatorador_engine_00|Add1~2_combout\))) # (!GLOBAL(\fatorador_engine_00|idx[0]~2clkctrl_outclk\) & 
-- (\fatorador_engine_00|idx\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx\(3),
	datab => \fatorador_engine_00|Add1~2_combout\,
	datac => \fatorador_engine_00|state_reg.wait_op~regout\,
	datad => \fatorador_engine_00|idx[0]~2clkctrl_outclk\,
	combout => \fatorador_engine_00|idx\(3));

-- Location: LCCOMB_X32_Y16_N8
\fatorador_engine_00|Add1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Add1~1_combout\ = \fatorador_engine_00|idx\(2) $ (((\fatorador_engine_00|idx\(1) & \fatorador_engine_00|idx[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx\(2),
	datac => \fatorador_engine_00|idx\(1),
	datad => \fatorador_engine_00|idx[0]~3_combout\,
	combout => \fatorador_engine_00|Add1~1_combout\);

-- Location: LCCOMB_X32_Y16_N16
\fatorador_engine_00|idx[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|idx\(2) = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|idx[0]~2clkctrl_outclk\) & ((\fatorador_engine_00|Add1~1_combout\))) # (!GLOBAL(\fatorador_engine_00|idx[0]~2clkctrl_outclk\) & 
-- (\fatorador_engine_00|idx\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx\(2),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|Add1~1_combout\,
	datad => \fatorador_engine_00|idx[0]~2clkctrl_outclk\,
	combout => \fatorador_engine_00|idx\(2));

-- Location: LCCOMB_X33_Y16_N14
\fatorador_engine_00|idx[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|idx[0]~1_combout\ = (!\fatorador_engine_00|idx[0]~3_combout\ & (!\fatorador_engine_00|idx\(1) & (!\fatorador_engine_00|idx\(3) & !\fatorador_engine_00|idx\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx[0]~3_combout\,
	datab => \fatorador_engine_00|idx\(1),
	datac => \fatorador_engine_00|idx\(3),
	datad => \fatorador_engine_00|idx\(2),
	combout => \fatorador_engine_00|idx[0]~1_combout\);

-- Location: LCCOMB_X32_Y19_N20
\fatorador_engine_00|i[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i[0]~1_combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & (\fatorador_engine_00|i[0]~1_combout\ $ (\fatorador_engine_00|i[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i[0]~1_combout\,
	datac => \fatorador_engine_00|state_reg.wait_op~regout\,
	datad => \fatorador_engine_00|i[0]~0_combout\,
	combout => \fatorador_engine_00|i[0]~1_combout\);

-- Location: LCCOMB_X31_Y18_N0
\fatorador_engine_00|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Add2~0_combout\ = (\fatorador_engine_00|i\(1) & (\fatorador_engine_00|i[0]~1_combout\ $ (VCC))) # (!\fatorador_engine_00|i\(1) & (\fatorador_engine_00|i[0]~1_combout\ & VCC))
-- \fatorador_engine_00|Add2~1\ = CARRY((\fatorador_engine_00|i\(1) & \fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datad => VCC,
	combout => \fatorador_engine_00|Add2~0_combout\,
	cout => \fatorador_engine_00|Add2~1\);

-- Location: LCCOMB_X31_Y19_N22
\fatorador_engine_00|i[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i\(1) = ((\fatorador_engine_00|i[0]~0_combout\ & ((\fatorador_engine_00|Add2~0_combout\))) # (!\fatorador_engine_00|i[0]~0_combout\ & (\fatorador_engine_00|i\(1)))) # (!\fatorador_engine_00|state_reg.wait_op~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|i[0]~0_combout\,
	datac => \fatorador_engine_00|Add2~0_combout\,
	datad => \fatorador_engine_00|state_reg.wait_op~regout\,
	combout => \fatorador_engine_00|i\(1));

-- Location: LCCOMB_X33_Y19_N10
\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~20_combout\ = (!\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~18_combout\ & !\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~18_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~19_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~20_combout\);

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(14),
	combout => \SW~combout\(14));

-- Location: LCCOMB_X32_Y18_N0
\fatorador_engine_00|i[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i\(14) = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|i[0]~0_combout\ & (\fatorador_engine_00|Add2~26_combout\)) # (!\fatorador_engine_00|i[0]~0_combout\ & ((\fatorador_engine_00|i\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Add2~26_combout\,
	datab => \fatorador_engine_00|i\(14),
	datac => \fatorador_engine_00|i[0]~0_combout\,
	datad => \fatorador_engine_00|state_reg.wait_op~regout\,
	combout => \fatorador_engine_00|i\(14));

-- Location: LCCOMB_X31_Y17_N26
\fatorador_engine_00|i[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i\(11) = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|i[0]~0_combout\ & (\fatorador_engine_00|Add2~20_combout\)) # (!\fatorador_engine_00|i[0]~0_combout\ & ((\fatorador_engine_00|i\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Add2~20_combout\,
	datab => \fatorador_engine_00|i\(11),
	datac => \fatorador_engine_00|i[0]~0_combout\,
	datad => \fatorador_engine_00|state_reg.wait_op~regout\,
	combout => \fatorador_engine_00|i\(11));

-- Location: LCCOMB_X31_Y18_N30
\fatorador_engine_00|i[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i\(10) = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|i[0]~0_combout\ & (\fatorador_engine_00|Add2~18_combout\)) # (!\fatorador_engine_00|i[0]~0_combout\ & ((\fatorador_engine_00|i\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Add2~18_combout\,
	datab => \fatorador_engine_00|i\(10),
	datac => \fatorador_engine_00|i[0]~0_combout\,
	datad => \fatorador_engine_00|state_reg.wait_op~regout\,
	combout => \fatorador_engine_00|i\(10));

-- Location: LCCOMB_X31_Y17_N28
\fatorador_engine_00|i[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i\(8) = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|i[0]~0_combout\ & (\fatorador_engine_00|Add2~14_combout\)) # (!\fatorador_engine_00|i[0]~0_combout\ & ((\fatorador_engine_00|i\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Add2~14_combout\,
	datab => \fatorador_engine_00|i\(8),
	datac => \fatorador_engine_00|i[0]~0_combout\,
	datad => \fatorador_engine_00|state_reg.wait_op~regout\,
	combout => \fatorador_engine_00|i\(8));

-- Location: LCCOMB_X31_Y19_N16
\fatorador_engine_00|i[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i\(7) = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|i[0]~0_combout\ & (\fatorador_engine_00|Add2~12_combout\)) # (!\fatorador_engine_00|i[0]~0_combout\ & ((\fatorador_engine_00|i\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Add2~12_combout\,
	datab => \fatorador_engine_00|i[0]~0_combout\,
	datac => \fatorador_engine_00|i\(7),
	datad => \fatorador_engine_00|state_reg.wait_op~regout\,
	combout => \fatorador_engine_00|i\(7));

-- Location: LCCOMB_X31_Y19_N4
\fatorador_engine_00|i[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i\(5) = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|i[0]~0_combout\ & (\fatorador_engine_00|Add2~8_combout\)) # (!\fatorador_engine_00|i[0]~0_combout\ & ((\fatorador_engine_00|i\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Add2~8_combout\,
	datab => \fatorador_engine_00|i[0]~0_combout\,
	datac => \fatorador_engine_00|i\(5),
	datad => \fatorador_engine_00|state_reg.wait_op~regout\,
	combout => \fatorador_engine_00|i\(5));

-- Location: LCCOMB_X31_Y19_N8
\fatorador_engine_00|i[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i\(3) = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|i[0]~0_combout\ & (\fatorador_engine_00|Add2~4_combout\)) # (!\fatorador_engine_00|i[0]~0_combout\ & ((\fatorador_engine_00|i\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Add2~4_combout\,
	datab => \fatorador_engine_00|i[0]~0_combout\,
	datac => \fatorador_engine_00|i\(3),
	datad => \fatorador_engine_00|state_reg.wait_op~regout\,
	combout => \fatorador_engine_00|i\(3));

-- Location: LCCOMB_X32_Y19_N12
\fatorador_engine_00|i[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i\(2) = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|i[0]~0_combout\ & (\fatorador_engine_00|Add2~2_combout\)) # (!\fatorador_engine_00|i[0]~0_combout\ & ((\fatorador_engine_00|i\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Add2~2_combout\,
	datab => \fatorador_engine_00|i\(2),
	datac => \fatorador_engine_00|state_reg.wait_op~regout\,
	datad => \fatorador_engine_00|i[0]~0_combout\,
	combout => \fatorador_engine_00|i\(2));

-- Location: LCCOMB_X31_Y18_N6
\fatorador_engine_00|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Add2~6_combout\ = (\fatorador_engine_00|i\(4) & (!\fatorador_engine_00|Add2~5\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Add2~5\) # (GND)))
-- \fatorador_engine_00|Add2~7\ = CARRY((!\fatorador_engine_00|Add2~5\) # (!\fatorador_engine_00|i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datad => VCC,
	cin => \fatorador_engine_00|Add2~5\,
	combout => \fatorador_engine_00|Add2~6_combout\,
	cout => \fatorador_engine_00|Add2~7\);

-- Location: LCCOMB_X31_Y18_N10
\fatorador_engine_00|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Add2~10_combout\ = (\fatorador_engine_00|i\(6) & (!\fatorador_engine_00|Add2~9\)) # (!\fatorador_engine_00|i\(6) & ((\fatorador_engine_00|Add2~9\) # (GND)))
-- \fatorador_engine_00|Add2~11\ = CARRY((!\fatorador_engine_00|Add2~9\) # (!\fatorador_engine_00|i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(6),
	datad => VCC,
	cin => \fatorador_engine_00|Add2~9\,
	combout => \fatorador_engine_00|Add2~10_combout\,
	cout => \fatorador_engine_00|Add2~11\);

-- Location: LCCOMB_X31_Y18_N16
\fatorador_engine_00|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Add2~16_combout\ = (\fatorador_engine_00|i\(9) & (\fatorador_engine_00|Add2~15\ $ (GND))) # (!\fatorador_engine_00|i\(9) & (!\fatorador_engine_00|Add2~15\ & VCC))
-- \fatorador_engine_00|Add2~17\ = CARRY((\fatorador_engine_00|i\(9) & !\fatorador_engine_00|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|i\(9),
	datad => VCC,
	cin => \fatorador_engine_00|Add2~15\,
	combout => \fatorador_engine_00|Add2~16_combout\,
	cout => \fatorador_engine_00|Add2~17\);

-- Location: LCCOMB_X32_Y19_N4
\fatorador_engine_00|i[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i\(9) = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|i[0]~0_combout\ & ((\fatorador_engine_00|Add2~16_combout\))) # (!\fatorador_engine_00|i[0]~0_combout\ & (\fatorador_engine_00|i\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(9),
	datab => \fatorador_engine_00|i[0]~0_combout\,
	datac => \fatorador_engine_00|state_reg.wait_op~regout\,
	datad => \fatorador_engine_00|Add2~16_combout\,
	combout => \fatorador_engine_00|i\(9));

-- Location: LCCOMB_X31_Y18_N24
\fatorador_engine_00|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Add2~24_combout\ = (\fatorador_engine_00|i\(13) & (\fatorador_engine_00|Add2~23\ $ (GND))) # (!\fatorador_engine_00|i\(13) & (!\fatorador_engine_00|Add2~23\ & VCC))
-- \fatorador_engine_00|Add2~25\ = CARRY((\fatorador_engine_00|i\(13) & !\fatorador_engine_00|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(13),
	datad => VCC,
	cin => \fatorador_engine_00|Add2~23\,
	combout => \fatorador_engine_00|Add2~24_combout\,
	cout => \fatorador_engine_00|Add2~25\);

-- Location: LCCOMB_X31_Y18_N28
\fatorador_engine_00|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Add2~28_combout\ = \fatorador_engine_00|Add2~27\ $ (!\fatorador_engine_00|i\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fatorador_engine_00|i\(15),
	cin => \fatorador_engine_00|Add2~27\,
	combout => \fatorador_engine_00|Add2~28_combout\);

-- Location: LCCOMB_X32_Y18_N2
\fatorador_engine_00|i[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i\(15) = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|i[0]~0_combout\ & ((\fatorador_engine_00|Add2~28_combout\))) # (!\fatorador_engine_00|i[0]~0_combout\ & (\fatorador_engine_00|i\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(15),
	datab => \fatorador_engine_00|Add2~28_combout\,
	datac => \fatorador_engine_00|i[0]~0_combout\,
	datad => \fatorador_engine_00|state_reg.wait_op~regout\,
	combout => \fatorador_engine_00|i\(15));

-- Location: LCCOMB_X32_Y18_N20
\fatorador_engine_00|i[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i\(13) = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|i[0]~0_combout\ & ((\fatorador_engine_00|Add2~24_combout\))) # (!\fatorador_engine_00|i[0]~0_combout\ & (\fatorador_engine_00|i\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(13),
	datab => \fatorador_engine_00|Add2~24_combout\,
	datac => \fatorador_engine_00|i[0]~0_combout\,
	datad => \fatorador_engine_00|state_reg.wait_op~regout\,
	combout => \fatorador_engine_00|i\(13));

-- Location: LCCOMB_X32_Y18_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ = (!\fatorador_engine_00|i\(12) & (!\fatorador_engine_00|i\(14) & (!\fatorador_engine_00|i\(13) & !\fatorador_engine_00|i\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(12),
	datab => \fatorador_engine_00|i\(14),
	datac => \fatorador_engine_00|i\(13),
	datad => \fatorador_engine_00|i\(15),
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\);

-- Location: LCCOMB_X31_Y19_N30
\fatorador_engine_00|i[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i\(6) = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|i[0]~0_combout\ & ((\fatorador_engine_00|Add2~10_combout\))) # (!\fatorador_engine_00|i[0]~0_combout\ & (\fatorador_engine_00|i\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(6),
	datab => \fatorador_engine_00|i[0]~0_combout\,
	datac => \fatorador_engine_00|Add2~10_combout\,
	datad => \fatorador_engine_00|state_reg.wait_op~regout\,
	combout => \fatorador_engine_00|i\(6));

-- Location: LCCOMB_X31_Y19_N2
\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~0_combout\ = (!\fatorador_engine_00|i\(9) & (!\fatorador_engine_00|i\(8) & (!\fatorador_engine_00|i\(10) & !\fatorador_engine_00|i\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(9),
	datab => \fatorador_engine_00|i\(8),
	datac => \fatorador_engine_00|i\(10),
	datad => \fatorador_engine_00|i\(11),
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~0_combout\);

-- Location: LCCOMB_X31_Y19_N10
\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ = (!\fatorador_engine_00|i\(7) & (!\fatorador_engine_00|i\(6) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(7),
	datab => \fatorador_engine_00|i\(6),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~0_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\);

-- Location: LCCOMB_X31_Y19_N26
\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ = (!\fatorador_engine_00|i\(5) & \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fatorador_engine_00|i\(5),
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\);

-- Location: LCCOMB_X32_Y19_N22
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ = (\fatorador_engine_00|i[0]~1_combout\ & (\fatorador_engine_00|i_reg\(13) $ (VCC))) # (!\fatorador_engine_00|i[0]~1_combout\ & ((\fatorador_engine_00|i_reg\(13)) 
-- # (GND)))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(13)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i[0]~1_combout\,
	datab => \fatorador_engine_00|i_reg\(13),
	datad => VCC,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\);

-- Location: LCCOMB_X31_Y19_N0
\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2) = (\fatorador_engine_00|i\(4)) # ((\fatorador_engine_00|i\(3)) # ((\fatorador_engine_00|i\(5)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|i\(3),
	datac => \fatorador_engine_00|i\(5),
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2));

-- Location: LCCOMB_X32_Y19_N0
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[32]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2) & (\fatorador_engine_00|i_reg\(13))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2) 
-- & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\fatorador_engine_00|i_reg\(13))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(13),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2),
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\);

-- Location: LCCOMB_X32_Y19_N26
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\);

-- Location: LCCOMB_X32_Y19_N10
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[34]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2) & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\);

-- Location: LCCOMB_X31_Y22_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\);

-- Location: LCCOMB_X31_Y22_N26
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ = ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\ $ (\fatorador_engine_00|i\(2) $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\ & 
-- ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\) # (!\fatorador_engine_00|i\(2)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\ & (!\fatorador_engine_00|i\(2) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\,
	datab => \fatorador_engine_00|i\(2),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\);

-- Location: LCCOMB_X31_Y22_N28
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ = (\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (GND))))) # (!\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ = CARRY((\fatorador_engine_00|i\(3) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\))) # (!\fatorador_engine_00|i\(3) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(3),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\);

-- Location: LCCOMB_X31_Y22_N30
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ = \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\);

-- Location: LCCOMB_X30_Y22_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[51]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(51) = (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|i\(4),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(51));

-- Location: LCCOMB_X31_Y22_N18
\fatorador_engine_00|i_reg[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i_reg[12]~feeder_combout\ = \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(51),
	combout => \fatorador_engine_00|i_reg[12]~feeder_combout\);

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(12),
	combout => \SW~combout\(12));

-- Location: LCFF_X31_Y22_N19
\fatorador_engine_00|i_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|i_reg[12]~feeder_combout\,
	sdata => \SW~combout\(12),
	sclr => \rst~regout\,
	sload => \fatorador_engine_00|ALT_INV_state_reg.wait_op~regout\,
	ena => \fatorador_engine_00|i_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_reg\(12));

-- Location: LCCOMB_X31_Y22_N22
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ = (\fatorador_engine_00|i[0]~1_combout\ & (\fatorador_engine_00|i_reg\(12) $ (VCC))) # (!\fatorador_engine_00|i[0]~1_combout\ & ((\fatorador_engine_00|i_reg\(12)) 
-- # (GND)))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(12)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i[0]~1_combout\,
	datab => \fatorador_engine_00|i_reg\(12),
	datad => VCC,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\);

-- Location: LCCOMB_X31_Y22_N20
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[49]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ 
-- & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\))))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[32]~3_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\);

-- Location: LCCOMB_X31_Y22_N0
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[51]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ 
-- & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\ & 
-- (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[34]~1_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[51]~4_combout\);

-- Location: LCCOMB_X30_Y19_N22
\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\ = (!\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & !\fatorador_engine_00|i\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\,
	datad => \fatorador_engine_00|i\(5),
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\);

-- Location: LCCOMB_X31_Y22_N2
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[50]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ 
-- & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\))))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[33]~2_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\);

-- Location: LCCOMB_X31_Y22_N4
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[48]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ 
-- & (\fatorador_engine_00|i_reg\(12))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\ & (\fatorador_engine_00|i_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(12),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\);

-- Location: LCCOMB_X29_Y19_N2
\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[68]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(68) = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & (!\fatorador_engine_00|i\(5) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\,
	datab => \fatorador_engine_00|i\(5),
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(68));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(11),
	combout => \SW~combout\(11));

-- Location: LCFF_X29_Y19_N3
\fatorador_engine_00|i_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(68),
	sdata => \SW~combout\(11),
	sclr => \rst~regout\,
	sload => \fatorador_engine_00|ALT_INV_state_reg.wait_op~regout\,
	ena => \fatorador_engine_00|i_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_reg\(11));

-- Location: LCCOMB_X31_Y22_N6
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\fatorador_engine_00|i[0]~1_combout\ & (\fatorador_engine_00|i_reg\(11) $ (VCC))) # (!\fatorador_engine_00|i[0]~1_combout\ & ((\fatorador_engine_00|i_reg\(11)) 
-- # (GND)))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(11)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i[0]~1_combout\,
	datab => \fatorador_engine_00|i_reg\(11),
	datad => VCC,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\);

-- Location: LCCOMB_X31_Y22_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X32_Y22_N28
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[66]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[49]~6_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\);

-- Location: LCCOMB_X32_Y22_N30
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[65]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[48]~7_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\);

-- Location: LCCOMB_X32_Y22_N2
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[64]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\fatorador_engine_00|i_reg\(11))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\))))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & (\fatorador_engine_00|i_reg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\,
	datab => \fatorador_engine_00|i_reg\(11),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\);

-- Location: LCCOMB_X28_Y19_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[85]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(85) = (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(85));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(10),
	combout => \SW~combout\(10));

-- Location: LCFF_X28_Y19_N13
\fatorador_engine_00|i_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(85),
	sdata => \SW~combout\(10),
	sclr => \rst~regout\,
	sload => \fatorador_engine_00|ALT_INV_state_reg.wait_op~regout\,
	ena => \fatorador_engine_00|i_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_reg\(10));

-- Location: LCCOMB_X32_Y22_N8
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = (\fatorador_engine_00|i[0]~1_combout\ & (\fatorador_engine_00|i_reg\(10) $ (VCC))) # (!\fatorador_engine_00|i[0]~1_combout\ & ((\fatorador_engine_00|i_reg\(10)) 
-- # (GND)))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(10)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i[0]~1_combout\,
	datab => \fatorador_engine_00|i_reg\(10),
	datad => VCC,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\);

-- Location: LCCOMB_X32_Y22_N10
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X32_Y22_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X32_Y22_N14
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (GND))))) # (!\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((\fatorador_engine_00|i\(3) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\))) # (!\fatorador_engine_00|i\(3) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(3),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X32_Y22_N22
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[67]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[50]~5_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\);

-- Location: LCCOMB_X32_Y22_N18
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\ & ((\fatorador_engine_00|i\(5) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # (!\fatorador_engine_00|i\(5) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ & VCC)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\ & ((\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # (GND))) # (!\fatorador_engine_00|i\(5) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\ & (\fatorador_engine_00|i\(5) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\ & ((\fatorador_engine_00|i\(5)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\,
	datab => \fatorador_engine_00|i\(5),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\);

-- Location: LCCOMB_X32_Y22_N20
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ = \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\);

-- Location: LCCOMB_X32_Y22_N4
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[83]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[66]~10_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\);

-- Location: LCCOMB_X32_Y22_N6
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[82]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[65]~11_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\);

-- Location: LCCOMB_X32_Y21_N28
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[81]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[64]~12_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[81]~17_combout\);

-- Location: LCCOMB_X32_Y21_N26
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[80]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\fatorador_engine_00|i_reg\(10))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\))))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & (\fatorador_engine_00|i_reg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\,
	datab => \fatorador_engine_00|i_reg\(10),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\);

-- Location: LCCOMB_X32_Y21_N0
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (\fatorador_engine_00|i_reg\(9) & ((GND) # (!\fatorador_engine_00|i[0]~1_combout\))) # (!\fatorador_engine_00|i_reg\(9) & (\fatorador_engine_00|i[0]~1_combout\ $ 
-- (GND)))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(9)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(9),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datad => VCC,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\);

-- Location: LCCOMB_X32_Y21_N2
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X32_Y21_N6
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (GND))))) # (!\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((\fatorador_engine_00|i\(3) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\))) # (!\fatorador_engine_00|i\(3) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(3),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X32_Y21_N8
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ = ((\fatorador_engine_00|i\(4) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ = CARRY((\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\);

-- Location: LCCOMB_X32_Y22_N0
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[85]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[68]~8_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\);

-- Location: LCCOMB_X32_Y21_N14
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ = !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\);

-- Location: LCCOMB_X32_Y21_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[100]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[83]~15_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\);

-- Location: LCCOMB_X33_Y21_N2
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[99]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[82]~16_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\);

-- Location: LCCOMB_X32_Y21_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[97]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[80]~18_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\);

-- Location: LCCOMB_X32_Y17_N20
\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ = (!\fatorador_engine_00|i\(9) & (!\fatorador_engine_00|i\(11) & (!\fatorador_engine_00|i\(10) & 
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(9),
	datab => \fatorador_engine_00|i\(11),
	datac => \fatorador_engine_00|i\(10),
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\);

-- Location: LCCOMB_X32_Y17_N6
\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) = (\fatorador_engine_00|i\(7)) # ((\fatorador_engine_00|i\(8)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(7),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datad => \fatorador_engine_00|i\(8),
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6));

-- Location: LCCOMB_X32_Y21_N22
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[96]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & (\fatorador_engine_00|i_reg\(9))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) 
-- & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\fatorador_engine_00|i_reg\(9))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(9),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\);

-- Location: LCCOMB_X33_Y21_N6
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X33_Y21_N8
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X33_Y21_N10
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\ & ((\fatorador_engine_00|i\(3) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # (!\fatorador_engine_00|i\(3) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & VCC)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\ & ((\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (GND))) # (!\fatorador_engine_00|i\(3) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\ & (\fatorador_engine_00|i\(3) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\ & ((\fatorador_engine_00|i\(3)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\,
	datab => \fatorador_engine_00|i\(3),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X33_Y21_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ = ((\fatorador_engine_00|i\(4) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ = CARRY((\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\);

-- Location: LCCOMB_X33_Y21_N14
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ = (\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # (GND))))) # (!\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\);

-- Location: LCCOMB_X33_Y21_N28
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[102]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[85]~13_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\);

-- Location: LCCOMB_X32_Y22_N26
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[84]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[67]~9_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\);

-- Location: LCCOMB_X33_Y21_N22
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[101]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[84]~14_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\);

-- Location: LCCOMB_X33_Y21_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ = ((\fatorador_engine_00|i\(6) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ = CARRY((\fatorador_engine_00|i\(6) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)) # (!\fatorador_engine_00|i\(6) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(6),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\);

-- Location: LCCOMB_X33_Y21_N18
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ = (\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # (GND))))) # (!\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ = CARRY((\fatorador_engine_00|i\(7) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\))) # (!\fatorador_engine_00|i\(7) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(7),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\);

-- Location: LCCOMB_X33_Y21_N20
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ = \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\);

-- Location: LCCOMB_X33_Y21_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[117]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[100]~21_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\);

-- Location: LCCOMB_X31_Y21_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ = (!\fatorador_engine_00|i\(8) & \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fatorador_engine_00|i\(8),
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\);

-- Location: LCCOMB_X34_Y21_N8
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[116]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[99]~22_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[116]~29_combout\);

-- Location: LCCOMB_X33_Y21_N26
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[115]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[98]~23_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\);

-- Location: LCCOMB_X33_Y19_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[119]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(119) = (!\fatorador_engine_00|i\(8) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(8),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(119));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(8),
	combout => \SW~combout\(8));

-- Location: LCFF_X33_Y19_N17
\fatorador_engine_00|i_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(119),
	sdata => \SW~combout\(8),
	sclr => \rst~regout\,
	sload => \fatorador_engine_00|ALT_INV_state_reg.wait_op~regout\,
	ena => \fatorador_engine_00|i_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_reg\(8));

-- Location: LCCOMB_X32_Y21_N20
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[112]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\fatorador_engine_00|i_reg\(8)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & (((\fatorador_engine_00|i_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\,
	datac => \fatorador_engine_00|i_reg\(8),
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\);

-- Location: LCCOMB_X34_Y21_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\);

-- Location: LCCOMB_X34_Y21_N14
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ = ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\ $ (\fatorador_engine_00|i\(2) $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\ & 
-- ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\) # (!\fatorador_engine_00|i\(2)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\ & (!\fatorador_engine_00|i\(2) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\,
	datab => \fatorador_engine_00|i\(2),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\);

-- Location: LCCOMB_X34_Y21_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\ & ((\fatorador_engine_00|i\(3) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # (!\fatorador_engine_00|i\(3) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ & VCC)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\ & ((\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # (GND))) # (!\fatorador_engine_00|i\(3) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\ & (\fatorador_engine_00|i\(3) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\ & ((\fatorador_engine_00|i\(3)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\,
	datab => \fatorador_engine_00|i\(3),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\);

-- Location: LCCOMB_X34_Y21_N18
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ = ((\fatorador_engine_00|i\(4) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ = CARRY((\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\);

-- Location: LCCOMB_X34_Y21_N22
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ = ((\fatorador_engine_00|i\(6) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ = CARRY((\fatorador_engine_00|i\(6) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)) # (!\fatorador_engine_00|i\(6) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(6),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\);

-- Location: LCCOMB_X34_Y21_N0
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[119]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[102]~19_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\);

-- Location: LCCOMB_X34_Y21_N2
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[118]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[101]~20_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\);

-- Location: LCCOMB_X34_Y21_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ = (\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # (GND))))) # (!\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ = CARRY((\fatorador_engine_00|i\(7) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\))) # (!\fatorador_engine_00|i\(7) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(7),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\);

-- Location: LCCOMB_X34_Y21_N26
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ = ((\fatorador_engine_00|i\(8) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ = CARRY((\fatorador_engine_00|i\(8) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)) # (!\fatorador_engine_00|i\(8) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(8),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\);

-- Location: LCCOMB_X34_Y21_N28
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ = !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\);

-- Location: LCCOMB_X34_Y21_N4
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[134]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[117]~28_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\);

-- Location: LCCOMB_X36_Y22_N28
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[132]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[115]~30_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[132]~38_combout\);

-- Location: LCCOMB_X33_Y21_N0
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[114]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[97]~24_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\);

-- Location: LCCOMB_X36_Y22_N22
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[131]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[114]~31_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\);

-- Location: LCCOMB_X33_Y21_N30
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[113]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[96]~25_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\);

-- Location: LCCOMB_X32_Y21_N18
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[130]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[113]~32_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\);

-- Location: LCCOMB_X37_Y21_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[129]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[112]~33_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\);

-- Location: LCCOMB_X33_Y20_N30
\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[136]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(136) = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(136));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(7),
	combout => \SW~combout\(7));

-- Location: LCFF_X33_Y20_N31
\fatorador_engine_00|i_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(136),
	sdata => \SW~combout\(7),
	sclr => \rst~regout\,
	sload => \fatorador_engine_00|ALT_INV_state_reg.wait_op~regout\,
	ena => \fatorador_engine_00|i_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_reg\(7));

-- Location: LCCOMB_X37_Y21_N26
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[128]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\fatorador_engine_00|i_reg\(7)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\)))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & (((\fatorador_engine_00|i_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	datab => \fatorador_engine_00|i_reg\(7),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\);

-- Location: LCCOMB_X35_Y21_N0
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[136]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[119]~26_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\);

-- Location: LCCOMB_X34_Y21_N6
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[135]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[118]~27_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\);

-- Location: LCCOMB_X35_Y21_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ = (\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # (GND))))) # (!\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ = CARRY((\fatorador_engine_00|i\(7) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\))) # (!\fatorador_engine_00|i\(7) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(7),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\);

-- Location: LCCOMB_X35_Y21_N18
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\ = ((\fatorador_engine_00|i\(8) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ = CARRY((\fatorador_engine_00|i\(8) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\)) # (!\fatorador_engine_00|i\(8) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(8),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\);

-- Location: LCCOMB_X35_Y21_N20
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ = (\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # (GND))))) # (!\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ = CARRY((\fatorador_engine_00|i\(9) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\))) # (!\fatorador_engine_00|i\(9) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(9),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\);

-- Location: LCCOMB_X35_Y21_N22
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ = \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\);

-- Location: LCCOMB_X33_Y20_N6
\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[153]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(153) = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (!\fatorador_engine_00|i\(10) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & !\fatorador_engine_00|i\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datab => \fatorador_engine_00|i\(10),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \fatorador_engine_00|i\(11),
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(153));

-- Location: LCCOMB_X33_Y20_N8
\fatorador_engine_00|i_reg[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i_reg[6]~feeder_combout\ = \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(153)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(153),
	combout => \fatorador_engine_00|i_reg[6]~feeder_combout\);

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(6),
	combout => \SW~combout\(6));

-- Location: LCFF_X33_Y20_N9
\fatorador_engine_00|i_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|i_reg[6]~feeder_combout\,
	sdata => \SW~combout\(6),
	sclr => \rst~regout\,
	sload => \fatorador_engine_00|ALT_INV_state_reg.wait_op~regout\,
	ena => \fatorador_engine_00|i_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_reg\(6));

-- Location: LCCOMB_X35_Y21_N2
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ = (\fatorador_engine_00|i[0]~1_combout\ & (\fatorador_engine_00|i_reg\(6) $ (VCC))) # (!\fatorador_engine_00|i[0]~1_combout\ & ((\fatorador_engine_00|i_reg\(6)) # 
-- (GND)))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(6)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i[0]~1_combout\,
	datab => \fatorador_engine_00|i_reg\(6),
	datad => VCC,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\);

-- Location: LCCOMB_X35_Y21_N4
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\);

-- Location: LCCOMB_X35_Y21_N6
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\);

-- Location: LCCOMB_X35_Y21_N8
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ = (\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (GND))))) # (!\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ = CARRY((\fatorador_engine_00|i\(3) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\))) # (!\fatorador_engine_00|i\(3) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(3),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\);

-- Location: LCCOMB_X35_Y21_N14
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ = ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\ $ (\fatorador_engine_00|i\(6) $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\ & 
-- ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\) # (!\fatorador_engine_00|i\(6)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\ & (!\fatorador_engine_00|i\(6) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\,
	datab => \fatorador_engine_00|i\(6),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\);

-- Location: LCCOMB_X35_Y21_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[151]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[134]~36_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\);

-- Location: LCCOMB_X33_Y20_N28
\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (!\fatorador_engine_00|i\(10) & !\fatorador_engine_00|i\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datab => \fatorador_engine_00|i\(10),
	datad => \fatorador_engine_00|i\(11),
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\);

-- Location: LCCOMB_X35_Y21_N26
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[150]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[133]~37_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\);

-- Location: LCCOMB_X36_Y22_N10
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[148]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[131]~39_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[148]~48_combout\);

-- Location: LCCOMB_X37_Y21_N20
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[147]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[130]~40_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\);

-- Location: LCCOMB_X37_Y21_N30
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[146]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[129]~41_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\);

-- Location: LCCOMB_X37_Y21_N28
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[145]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[128]~42_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\);

-- Location: LCCOMB_X37_Y21_N14
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[144]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|i_reg\(6))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\))))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (\fatorador_engine_00|i_reg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datab => \fatorador_engine_00|i_reg\(6),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\);

-- Location: LCCOMB_X36_Y21_N4
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\);

-- Location: LCCOMB_X36_Y21_N6
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ = (\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # (GND))))) # (!\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ = CARRY((\fatorador_engine_00|i\(3) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\))) # (!\fatorador_engine_00|i\(3) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(3),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\);

-- Location: LCCOMB_X36_Y21_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ = ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\ $ (\fatorador_engine_00|i\(6) $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\ & 
-- ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\) # (!\fatorador_engine_00|i\(6)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\ & (!\fatorador_engine_00|i\(6) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\,
	datab => \fatorador_engine_00|i\(6),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\);

-- Location: LCCOMB_X36_Y21_N14
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ = (\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # (GND))))) # (!\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ = CARRY((\fatorador_engine_00|i\(7) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\))) # (!\fatorador_engine_00|i\(7) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(7),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\);

-- Location: LCCOMB_X36_Y21_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ = ((\fatorador_engine_00|i\(8) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ = CARRY((\fatorador_engine_00|i\(8) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)) # (!\fatorador_engine_00|i\(8) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(8),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\);

-- Location: LCCOMB_X36_Y21_N18
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\ & ((\fatorador_engine_00|i\(9) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)) # (!\fatorador_engine_00|i\(9) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ & VCC)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\ & ((\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\) # (GND))) # (!\fatorador_engine_00|i\(9) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\ & (\fatorador_engine_00|i\(9) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\ & ((\fatorador_engine_00|i\(9)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\,
	datab => \fatorador_engine_00|i\(9),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\);

-- Location: LCCOMB_X35_Y21_N30
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[152]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[135]~35_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\);

-- Location: LCCOMB_X35_Y21_N28
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[153]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[136]~34_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[153]~43_combout\);

-- Location: LCCOMB_X36_Y21_N22
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ = !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\);

-- Location: LCCOMB_X36_Y21_N26
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[169]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[152]~44_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\);

-- Location: LCCOMB_X36_Y21_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[168]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\)) 
-- # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[151]~45_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\);

-- Location: LCCOMB_X34_Y17_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) = (\fatorador_engine_00|i\(11)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fatorador_engine_00|i\(11),
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10));

-- Location: LCCOMB_X36_Y22_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[166]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\)) 
-- # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[149]~47_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\);

-- Location: LCCOMB_X37_Y22_N0
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[164]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[147]~49_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\);

-- Location: LCCOMB_X36_Y22_N4
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[163]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\)) 
-- # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\);

-- Location: LCCOMB_X37_Y21_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[162]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\)) 
-- # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[145]~51_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\);

-- Location: LCCOMB_X37_Y21_N2
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[161]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[144]~52_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\);

-- Location: LCCOMB_X33_Y20_N20
\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[170]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(170) = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (!\fatorador_engine_00|i\(11) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datab => \fatorador_engine_00|i\(11),
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(170));

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(5),
	combout => \SW~combout\(5));

-- Location: LCFF_X33_Y20_N21
\fatorador_engine_00|i_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(170),
	sdata => \SW~combout\(5),
	sclr => \rst~regout\,
	sload => \fatorador_engine_00|ALT_INV_state_reg.wait_op~regout\,
	ena => \fatorador_engine_00|i_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_reg\(5));

-- Location: LCCOMB_X37_Y21_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[160]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (((\fatorador_engine_00|i_reg\(5))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\fatorador_engine_00|i_reg\(5)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	datab => \fatorador_engine_00|i_reg\(5),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[160]~63_combout\);

-- Location: LCCOMB_X37_Y22_N6
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\);

-- Location: LCCOMB_X37_Y22_N8
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ = (\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # (GND))))) # (!\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ = CARRY((\fatorador_engine_00|i\(3) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\))) # (!\fatorador_engine_00|i\(3) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(3),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\);

-- Location: LCCOMB_X37_Y22_N10
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ = ((\fatorador_engine_00|i\(4) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ = CARRY((\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\);

-- Location: LCCOMB_X37_Y22_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ = (\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # (GND))))) # (!\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ = CARRY((\fatorador_engine_00|i\(7) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\))) # (!\fatorador_engine_00|i\(7) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(7),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\);

-- Location: LCCOMB_X37_Y22_N18
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ = ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\ $ (\fatorador_engine_00|i\(8) $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\ & 
-- ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\) # (!\fatorador_engine_00|i\(8)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\ & (!\fatorador_engine_00|i\(8) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\,
	datab => \fatorador_engine_00|i\(8),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\);

-- Location: LCCOMB_X37_Y22_N20
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ = (\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # (GND))))) # (!\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ = CARRY((\fatorador_engine_00|i\(9) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\))) # (!\fatorador_engine_00|i\(9) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(9),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\);

-- Location: LCCOMB_X37_Y22_N22
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ = ((\fatorador_engine_00|i\(10) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ = CARRY((\fatorador_engine_00|i\(10) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)) # (!\fatorador_engine_00|i\(10) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(10),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\);

-- Location: LCCOMB_X37_Y22_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\ & ((\fatorador_engine_00|i\(11) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)) # (!\fatorador_engine_00|i\(11) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ & VCC)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\ & ((\fatorador_engine_00|i\(11) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\) # (GND))) # (!\fatorador_engine_00|i\(11) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\ & (\fatorador_engine_00|i\(11) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\ & ((\fatorador_engine_00|i\(11)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\,
	datab => \fatorador_engine_00|i\(11),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\);

-- Location: LCCOMB_X37_Y22_N26
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ = \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\);

-- Location: LCCOMB_X33_Y22_N0
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[187]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[170]~53_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[187]~64_combout\);

-- Location: LCCOMB_X34_Y22_N20
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[186]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[169]~54_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\);

-- Location: LCCOMB_X37_Y22_N28
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[185]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[168]~55_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\);

-- Location: LCCOMB_X36_Y21_N30
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[167]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\)) 
-- # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[150]~46_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\);

-- Location: LCCOMB_X34_Y22_N30
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[184]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[167]~56_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\);

-- Location: LCCOMB_X36_Y22_N6
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[183]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[166]~57_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\);

-- Location: LCCOMB_X37_Y22_N30
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[181]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[164]~59_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\);

-- Location: LCCOMB_X36_Y22_N2
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[180]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[163]~60_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\);

-- Location: LCCOMB_X37_Y21_N18
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[179]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[162]~61_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\);

-- Location: LCCOMB_X37_Y21_N0
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[178]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[161]~62_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\);

-- Location: LCCOMB_X33_Y20_N26
\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[187]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(187) = (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(187));

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(4),
	combout => \SW~combout\(4));

-- Location: LCFF_X33_Y20_N27
\fatorador_engine_00|i_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(187),
	sdata => \SW~combout\(4),
	sclr => \rst~regout\,
	sload => \fatorador_engine_00|ALT_INV_state_reg.wait_op~regout\,
	ena => \fatorador_engine_00|i_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_reg\(4));

-- Location: LCCOMB_X33_Y22_N2
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[176]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|i_reg\(4)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (((\fatorador_engine_00|i_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	datab => \fatorador_engine_00|i_reg\(4),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\);

-- Location: LCCOMB_X33_Y22_N4
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ = (\fatorador_engine_00|i_reg\(3) & ((GND) # (!\fatorador_engine_00|i[0]~1_combout\))) # (!\fatorador_engine_00|i_reg\(3) & (\fatorador_engine_00|i[0]~1_combout\ 
-- $ (GND)))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(3)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(3),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datad => VCC,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\);

-- Location: LCCOMB_X33_Y22_N6
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\);

-- Location: LCCOMB_X33_Y22_N10
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ = (\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # (GND))))) # (!\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ = CARRY((\fatorador_engine_00|i\(3) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\))) # (!\fatorador_engine_00|i\(3) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(3),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\);

-- Location: LCCOMB_X33_Y22_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ = ((\fatorador_engine_00|i\(4) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ = CARRY((\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\);

-- Location: LCCOMB_X33_Y22_N14
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ = (\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # (GND))))) # (!\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\);

-- Location: LCCOMB_X33_Y22_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ = ((\fatorador_engine_00|i\(6) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ = CARRY((\fatorador_engine_00|i\(6) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)) # (!\fatorador_engine_00|i\(6) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(6),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\);

-- Location: LCCOMB_X33_Y22_N18
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\ & ((\fatorador_engine_00|i\(7) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)) # (!\fatorador_engine_00|i\(7) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ & VCC)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\ & ((\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # (GND))) # (!\fatorador_engine_00|i\(7) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\ & (\fatorador_engine_00|i\(7) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\ & ((\fatorador_engine_00|i\(7)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\,
	datab => \fatorador_engine_00|i\(7),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\);

-- Location: LCCOMB_X33_Y22_N20
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ = ((\fatorador_engine_00|i\(8) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ = CARRY((\fatorador_engine_00|i\(8) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)) # (!\fatorador_engine_00|i\(8) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(8),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\);

-- Location: LCCOMB_X33_Y22_N22
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ = (\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # (GND))))) # (!\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ = CARRY((\fatorador_engine_00|i\(9) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\))) # (!\fatorador_engine_00|i\(9) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(9),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\);

-- Location: LCCOMB_X33_Y22_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ = ((\fatorador_engine_00|i\(10) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ = CARRY((\fatorador_engine_00|i\(10) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)) # (!\fatorador_engine_00|i\(10) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(10),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\);

-- Location: LCCOMB_X33_Y22_N26
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ = (\fatorador_engine_00|i\(11) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # (GND))))) # (!\fatorador_engine_00|i\(11) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ = CARRY((\fatorador_engine_00|i\(11) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\))) # (!\fatorador_engine_00|i\(11) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(11),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\);

-- Location: LCCOMB_X33_Y22_N30
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ = !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\);

-- Location: LCCOMB_X33_Y19_N22
\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[204]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(204) = (!\fatorador_engine_00|i\(14) & (!\fatorador_engine_00|i\(15) & (!\fatorador_engine_00|i\(13) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(14),
	datab => \fatorador_engine_00|i\(15),
	datac => \fatorador_engine_00|i\(13),
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(204));

-- Location: LCCOMB_X33_Y19_N0
\fatorador_engine_00|i_reg[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i_reg[3]~feeder_combout\ = \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(204)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(204),
	combout => \fatorador_engine_00|i_reg[3]~feeder_combout\);

-- Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(3),
	combout => \SW~combout\(3));

-- Location: LCFF_X33_Y19_N1
\fatorador_engine_00|i_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|i_reg[3]~feeder_combout\,
	sdata => \SW~combout\(3),
	sclr => \rst~regout\,
	sload => \fatorador_engine_00|ALT_INV_state_reg.wait_op~regout\,
	ena => \fatorador_engine_00|i_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_reg\(3));

-- Location: LCCOMB_X34_Y18_N20
\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ = (!\fatorador_engine_00|i\(13) & (!\fatorador_engine_00|i\(14) & !\fatorador_engine_00|i\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(13),
	datac => \fatorador_engine_00|i\(14),
	datad => \fatorador_engine_00|i\(15),
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\);

-- Location: LCCOMB_X34_Y22_N6
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[203]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[186]~65_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\);

-- Location: LCCOMB_X34_Y22_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[202]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[185]~66_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[202]~78_combout\);

-- Location: LCCOMB_X36_Y22_N8
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[200]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[183]~68_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\);

-- Location: LCCOMB_X36_Y22_N14
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[199]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[182]~69_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\);

-- Location: LCCOMB_X34_Y22_N28
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[198]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[181]~70_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[198]~82_combout\);

-- Location: LCCOMB_X36_Y22_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[197]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[180]~71_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\);

-- Location: LCCOMB_X34_Y20_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[196]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[179]~72_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\);

-- Location: LCCOMB_X36_Y20_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[195]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[178]~73_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\);

-- Location: LCCOMB_X34_Y22_N4
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[193]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[176]~75_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\);

-- Location: LCCOMB_X34_Y22_N26
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[192]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|i_reg\(3)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\)))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (((\fatorador_engine_00|i_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \fatorador_engine_00|i_reg\(3),
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\);

-- Location: LCCOMB_X35_Y22_N8
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ = ((\fatorador_engine_00|i\(4) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ = CARRY((\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\);

-- Location: LCCOMB_X35_Y22_N10
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = (\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # (GND))))) # (!\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\);

-- Location: LCCOMB_X35_Y22_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ = ((\fatorador_engine_00|i\(6) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ = CARRY((\fatorador_engine_00|i\(6) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)) # (!\fatorador_engine_00|i\(6) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(6),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~11\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\);

-- Location: LCCOMB_X35_Y22_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ = ((\fatorador_engine_00|i\(8) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ = CARRY((\fatorador_engine_00|i\(8) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)) # (!\fatorador_engine_00|i\(8) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(8),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\);

-- Location: LCCOMB_X35_Y22_N18
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ = (\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # (GND))))) # (!\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ = CARRY((\fatorador_engine_00|i\(9) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\))) # (!\fatorador_engine_00|i\(9) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(9),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\);

-- Location: LCCOMB_X35_Y22_N20
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ = ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\ $ (\fatorador_engine_00|i\(10) $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\ & 
-- ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\) # (!\fatorador_engine_00|i\(10)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\ & (!\fatorador_engine_00|i\(10) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\,
	datab => \fatorador_engine_00|i\(10),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\);

-- Location: LCCOMB_X35_Y22_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ = ((\fatorador_engine_00|i\(12) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ = CARRY((\fatorador_engine_00|i\(12) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)) # (!\fatorador_engine_00|i\(12) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(12),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\);

-- Location: LCCOMB_X35_Y22_N26
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\ & ((\fatorador_engine_00|i\(13) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)) # (!\fatorador_engine_00|i\(13) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ & VCC)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\ & ((\fatorador_engine_00|i\(13) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\) # (GND))) # (!\fatorador_engine_00|i\(13) & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\ & (\fatorador_engine_00|i\(13) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\ & ((\fatorador_engine_00|i\(13)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\,
	datab => \fatorador_engine_00|i\(13),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\);

-- Location: LCCOMB_X35_Y22_N28
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X35_Y20_N26
\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[221]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(221) = (!\fatorador_engine_00|i\(14) & (!\fatorador_engine_00|i\(15) & !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(14),
	datab => \fatorador_engine_00|i\(15),
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(221));

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(2),
	combout => \SW~combout\(2));

-- Location: LCFF_X35_Y20_N27
\fatorador_engine_00|i_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(221),
	sdata => \SW~combout\(2),
	sclr => \rst~regout\,
	sload => \fatorador_engine_00|ALT_INV_state_reg.wait_op~regout\,
	ena => \fatorador_engine_00|i_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_reg\(2));

-- Location: LCCOMB_X35_Y20_N6
\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ = (!\fatorador_engine_00|i\(14) & !\fatorador_engine_00|i\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fatorador_engine_00|i\(14),
	datad => \fatorador_engine_00|i\(15),
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\);

-- Location: LCCOMB_X35_Y22_N30
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[221]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[204]~76_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[221]~89_combout\);

-- Location: LCCOMB_X34_Y18_N6
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[220]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[203]~77_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[220]~90_combout\);

-- Location: LCCOMB_X32_Y18_N4
\fatorador_engine_00|i[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i\(12) = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|i[0]~0_combout\ & (\fatorador_engine_00|Add2~22_combout\)) # (!\fatorador_engine_00|i[0]~0_combout\ & ((\fatorador_engine_00|i\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Add2~22_combout\,
	datab => \fatorador_engine_00|i\(12),
	datac => \fatorador_engine_00|i[0]~0_combout\,
	datad => \fatorador_engine_00|state_reg.wait_op~regout\,
	combout => \fatorador_engine_00|i\(12));

-- Location: LCCOMB_X34_Y22_N14
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[201]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[184]~67_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\);

-- Location: LCCOMB_X34_Y22_N18
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[218]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[201]~79_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\);

-- Location: LCCOMB_X36_Y22_N18
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[217]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[200]~80_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\);

-- Location: LCCOMB_X36_Y22_N0
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[216]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[199]~81_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[216]~94_combout\);

-- Location: LCCOMB_X35_Y20_N20
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[214]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[197]~83_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[214]~96_combout\);

-- Location: LCCOMB_X34_Y20_N10
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[213]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[196]~84_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\);

-- Location: LCCOMB_X35_Y20_N22
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[212]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[195]~85_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\);

-- Location: LCCOMB_X34_Y22_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[210]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[193]~87_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\);

-- Location: LCCOMB_X34_Y22_N10
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[209]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[192]~88_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\);

-- Location: LCCOMB_X35_Y19_N0
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ = (\fatorador_engine_00|i[0]~1_combout\ & (\fatorador_engine_00|i_reg\(1) $ (VCC))) # (!\fatorador_engine_00|i[0]~1_combout\ & ((\fatorador_engine_00|i_reg\(1)) # 
-- (GND)))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(1)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i[0]~1_combout\,
	datab => \fatorador_engine_00|i_reg\(1),
	datad => VCC,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\);

-- Location: LCCOMB_X35_Y19_N4
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\);

-- Location: LCCOMB_X35_Y19_N6
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ = (\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # (GND))))) # (!\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ = CARRY((\fatorador_engine_00|i\(3) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\))) # (!\fatorador_engine_00|i\(3) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(3),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\);

-- Location: LCCOMB_X35_Y19_N8
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ = ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\ $ (\fatorador_engine_00|i\(4) $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\ & 
-- ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\) # (!\fatorador_engine_00|i\(4)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\ & (!\fatorador_engine_00|i\(4) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\,
	datab => \fatorador_engine_00|i\(4),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\);

-- Location: LCCOMB_X35_Y19_N10
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ = (\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # (GND))))) # (!\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\);

-- Location: LCCOMB_X35_Y19_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ = ((\fatorador_engine_00|i\(6) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ = CARRY((\fatorador_engine_00|i\(6) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)) # (!\fatorador_engine_00|i\(6) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(6),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\);

-- Location: LCCOMB_X35_Y19_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ = ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\ $ (\fatorador_engine_00|i\(8) $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\ & 
-- ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\) # (!\fatorador_engine_00|i\(8)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\ & (!\fatorador_engine_00|i\(8) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\,
	datab => \fatorador_engine_00|i\(8),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\);

-- Location: LCCOMB_X35_Y19_N20
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\ = ((\fatorador_engine_00|i\(10) $ (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\ $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ = CARRY((\fatorador_engine_00|i\(10) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\)) # (!\fatorador_engine_00|i\(10) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(10),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\);

-- Location: LCCOMB_X35_Y19_N22
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\ = (\fatorador_engine_00|i\(11) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # (GND))))) # (!\fatorador_engine_00|i\(11) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\ & VCC)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\ & 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\))))
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\ = CARRY((\fatorador_engine_00|i\(11) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\))) # (!\fatorador_engine_00|i\(11) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(11),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~21\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\);

-- Location: LCCOMB_X35_Y19_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ = ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\ $ (\fatorador_engine_00|i\(12) $ 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)))) # (GND)
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\ & 
-- ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\) # (!\fatorador_engine_00|i\(12)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\ & (!\fatorador_engine_00|i\(12) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\,
	datab => \fatorador_engine_00|i\(12),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\);

-- Location: LCCOMB_X35_Y19_N30
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ = !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\);

-- Location: LCCOMB_X35_Y20_N18
\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[238]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(238) = (!\fatorador_engine_00|i\(15) & !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(15),
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(238));

-- Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(1),
	combout => \SW~combout\(1));

-- Location: LCFF_X35_Y20_N19
\fatorador_engine_00|i_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(238),
	sdata => \SW~combout\(1),
	sclr => \rst~regout\,
	sload => \fatorador_engine_00|ALT_INV_state_reg.wait_op~regout\,
	ena => \fatorador_engine_00|i_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_reg\(1));

-- Location: LCCOMB_X33_Y20_N16
\fatorador_engine_00|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|LessThan0~3_combout\ = (\fatorador_engine_00|LessThan0~2_combout\) # ((\fatorador_engine_00|i_reg\(3)) # ((\fatorador_engine_00|i_reg\(2)) # (\fatorador_engine_00|i_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|LessThan0~2_combout\,
	datab => \fatorador_engine_00|i_reg\(3),
	datac => \fatorador_engine_00|i_reg\(2),
	datad => \fatorador_engine_00|i_reg\(1),
	combout => \fatorador_engine_00|LessThan0~3_combout\);

-- Location: LCCOMB_X30_Y19_N26
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ & ((\fatorador_engine_00|i\(1) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # (!\fatorador_engine_00|i\(1) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ & VCC)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ & ((\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (GND))) # (!\fatorador_engine_00|i\(1) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ & (\fatorador_engine_00|i\(1) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ & ((\fatorador_engine_00|i\(1)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\,
	datab => \fatorador_engine_00|i\(1),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~1\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~3\);

-- Location: LCCOMB_X30_Y19_N30
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ = !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\);

-- Location: LCCOMB_X30_Y19_N0
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[32]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2) & (((\fatorador_engine_00|i_reg\(13))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\fatorador_engine_00|i_reg\(13)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	datab => \fatorador_engine_00|i_reg\(13),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2),
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\);

-- Location: LCCOMB_X30_Y19_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[33]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2),
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[33]~3_combout\);

-- Location: LCCOMB_X30_Y19_N4
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~1\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~3\);

-- Location: LCCOMB_X30_Y19_N8
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\ & ((\fatorador_engine_00|i\(3) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # (!\fatorador_engine_00|i\(3) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ & VCC)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\ & ((\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (GND))) # (!\fatorador_engine_00|i\(3) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\ & (\fatorador_engine_00|i\(3) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\ & ((\fatorador_engine_00|i\(3)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\,
	datab => \fatorador_engine_00|i\(3),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\);

-- Location: LCCOMB_X30_Y19_N10
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ = \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\);

-- Location: LCCOMB_X29_Y19_N4
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[49]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ 
-- & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\))))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[32]~4_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\);

-- Location: LCCOMB_X29_Y19_N30
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[48]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (((\fatorador_engine_00|i_reg\(12))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\ & ((\fatorador_engine_00|i_reg\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	datab => \fatorador_engine_00|i_reg\(12),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\);

-- Location: LCCOMB_X29_Y19_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\fatorador_engine_00|i[0]~1_combout\ & (\fatorador_engine_00|i_reg\(11) $ (VCC))) # (!\fatorador_engine_00|i[0]~1_combout\ & ((\fatorador_engine_00|i_reg\(11)) 
-- # (GND)))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(11)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i[0]~1_combout\,
	datab => \fatorador_engine_00|i_reg\(11),
	datad => VCC,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\);

-- Location: LCCOMB_X29_Y19_N20
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~1\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X29_Y19_N22
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X30_Y19_N14
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[51]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ 
-- & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\))))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[34]~2_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[2]~1_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\);

-- Location: LCCOMB_X29_Y19_N24
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\ & ((\fatorador_engine_00|i\(3) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # (!\fatorador_engine_00|i\(3) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & VCC)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\ & ((\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (GND))) # (!\fatorador_engine_00|i\(3) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\ & (\fatorador_engine_00|i\(3) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\ & ((\fatorador_engine_00|i\(3)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\,
	datab => \fatorador_engine_00|i\(3),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X29_Y19_N26
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ = ((\fatorador_engine_00|i\(4) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ = CARRY((\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\);

-- Location: LCCOMB_X29_Y19_N28
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X29_Y19_N12
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[66]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[49]~7_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\);

-- Location: LCCOMB_X29_Y19_N14
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[65]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[48]~8_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\);

-- Location: LCCOMB_X28_Y19_N4
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[64]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\fatorador_engine_00|i_reg\(11))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\))))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & (\fatorador_engine_00|i_reg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(11),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\);

-- Location: LCCOMB_X28_Y19_N16
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = (\fatorador_engine_00|i[0]~1_combout\ & (\fatorador_engine_00|i_reg\(10) $ (VCC))) # (!\fatorador_engine_00|i[0]~1_combout\ & ((\fatorador_engine_00|i_reg\(10)) 
-- # (GND)))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(10)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i[0]~1_combout\,
	datab => \fatorador_engine_00|i_reg\(10),
	datad => VCC,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\);

-- Location: LCCOMB_X28_Y19_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~1\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X28_Y19_N20
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X28_Y19_N22
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (GND))))) # (!\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((\fatorador_engine_00|i\(3) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\))) # (!\fatorador_engine_00|i\(3) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(3),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X29_Y19_N8
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[68]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[51]~5_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[68]~9_combout\);

-- Location: LCCOMB_X29_Y19_N0
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[67]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[50]~6_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[68]~2_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\);

-- Location: LCCOMB_X28_Y19_N24
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ = ((\fatorador_engine_00|i\(4) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ = CARRY((\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~9\);

-- Location: LCCOMB_X28_Y19_N28
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ = \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~11\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\);

-- Location: LCCOMB_X29_Y20_N2
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[83]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[66]~11_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\);

-- Location: LCCOMB_X29_Y20_N8
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[82]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[65]~12_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[82]~17_combout\);

-- Location: LCCOMB_X28_Y19_N0
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[80]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\fatorador_engine_00|i_reg\(10))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\))))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & (\fatorador_engine_00|i_reg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(10),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\);

-- Location: LCCOMB_X31_Y21_N18
\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[102]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(102) = (!\fatorador_engine_00|i\(7) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (!\fatorador_engine_00|i\(8) & 
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(7),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datac => \fatorador_engine_00|i\(8),
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(102));

-- Location: LCCOMB_X33_Y19_N30
\fatorador_engine_00|i_reg[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i_reg[9]~feeder_combout\ = \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(102)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(102),
	combout => \fatorador_engine_00|i_reg[9]~feeder_combout\);

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(9),
	combout => \SW~combout\(9));

-- Location: LCFF_X33_Y19_N31
\fatorador_engine_00|i_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|i_reg[9]~feeder_combout\,
	sdata => \SW~combout\(9),
	sclr => \rst~regout\,
	sload => \fatorador_engine_00|ALT_INV_state_reg.wait_op~regout\,
	ena => \fatorador_engine_00|i_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_reg\(9));

-- Location: LCCOMB_X29_Y20_N14
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (\fatorador_engine_00|i[0]~1_combout\ & (\fatorador_engine_00|i_reg\(9) $ (VCC))) # (!\fatorador_engine_00|i[0]~1_combout\ & ((\fatorador_engine_00|i_reg\(9)) # 
-- (GND)))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(9)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i[0]~1_combout\,
	datab => \fatorador_engine_00|i_reg\(9),
	datad => VCC,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\);

-- Location: LCCOMB_X29_Y20_N16
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~1\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X29_Y20_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\ $ (\fatorador_engine_00|i\(2) $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\ & 
-- ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\) # (!\fatorador_engine_00|i\(2)))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\ & (!\fatorador_engine_00|i\(2) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\,
	datab => \fatorador_engine_00|i\(2),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X29_Y20_N22
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ = ((\fatorador_engine_00|i\(4) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ = CARRY((\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9\);

-- Location: LCCOMB_X29_Y20_N4
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[84]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[67]~10_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[84]~15_combout\);

-- Location: LCCOMB_X29_Y20_N28
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ = !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~13\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\);

-- Location: LCCOMB_X29_Y20_N6
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[100]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\);

-- Location: LCCOMB_X28_Y20_N20
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[97]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[80]~19_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\);

-- Location: LCCOMB_X28_Y20_N10
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[96]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & (\fatorador_engine_00|i_reg\(9))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) 
-- & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\fatorador_engine_00|i_reg\(9))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(9),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6),
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\);

-- Location: LCCOMB_X30_Y20_N8
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = (\fatorador_engine_00|i_reg\(8) & ((GND) # (!\fatorador_engine_00|i[0]~1_combout\))) # (!\fatorador_engine_00|i_reg\(8) & (\fatorador_engine_00|i[0]~1_combout\ $ 
-- (GND)))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(8)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(8),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datad => VCC,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\);

-- Location: LCCOMB_X30_Y20_N10
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~1\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X30_Y20_N12
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X30_Y20_N14
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\ & ((\fatorador_engine_00|i\(3) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # (!\fatorador_engine_00|i\(3) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & VCC)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\ & ((\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (GND))) # (!\fatorador_engine_00|i\(3) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\ & (\fatorador_engine_00|i\(3) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\ & ((\fatorador_engine_00|i\(3)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\,
	datab => \fatorador_engine_00|i\(3),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X30_Y20_N16
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ = ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\ $ (\fatorador_engine_00|i\(4) $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\ & 
-- ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\) # (!\fatorador_engine_00|i\(4)))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\ & (!\fatorador_engine_00|i\(4) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\,
	datab => \fatorador_engine_00|i\(4),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\);

-- Location: LCCOMB_X30_Y20_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ = (\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # (GND))))) # (!\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~9\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~11\);

-- Location: LCCOMB_X30_Y20_N22
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\ & ((\fatorador_engine_00|i\(7) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)) # (!\fatorador_engine_00|i\(7) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ & VCC)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\ & ((\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # (GND))) # (!\fatorador_engine_00|i\(7) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\ & (\fatorador_engine_00|i\(7) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\ & ((\fatorador_engine_00|i\(7)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\,
	datab => \fatorador_engine_00|i\(7),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~13\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\);

-- Location: LCCOMB_X30_Y20_N24
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ = \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~15\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\);

-- Location: LCCOMB_X30_Y20_N4
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[117]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[117]~29_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[100]~22_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[117]~29_combout\);

-- Location: LCCOMB_X30_Y20_N26
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[116]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[116]~30_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[99]~23_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[116]~30_combout\);

-- Location: LCCOMB_X28_Y20_N12
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[113]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[113]~33_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[96]~26_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[113]~33_combout\);

-- Location: LCCOMB_X30_Y20_N6
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[112]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[112]~34_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\fatorador_engine_00|i_reg\(8))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & (\fatorador_engine_00|i_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(8),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[112]~34_combout\);

-- Location: LCCOMB_X31_Y20_N4
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ = (\fatorador_engine_00|i_reg\(7) & ((GND) # (!\fatorador_engine_00|i[0]~1_combout\))) # (!\fatorador_engine_00|i_reg\(7) & (\fatorador_engine_00|i[0]~1_combout\ $ 
-- (GND)))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(7)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(7),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datad => VCC,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~1\);

-- Location: LCCOMB_X31_Y20_N8
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[113]~33_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[113]~33_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[113]~33_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[113]~33_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~3\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~5\);

-- Location: LCCOMB_X31_Y20_N12
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ = ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[115]~31_combout\ $ (\fatorador_engine_00|i\(4) $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[115]~31_combout\ & 
-- ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\) # (!\fatorador_engine_00|i\(4)))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[115]~31_combout\ & (!\fatorador_engine_00|i\(4) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[115]~31_combout\,
	datab => \fatorador_engine_00|i\(4),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~7\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~9\);

-- Location: LCCOMB_X31_Y20_N16
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ = ((\fatorador_engine_00|i\(6) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[117]~29_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ = CARRY((\fatorador_engine_00|i\(6) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[117]~29_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)) # (!\fatorador_engine_00|i\(6) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[117]~29_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(6),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[117]~29_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~11\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~13\);

-- Location: LCCOMB_X30_Y20_N28
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[119]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[119]~27_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[102]~20_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[119]~27_combout\);

-- Location: LCCOMB_X31_Y20_N20
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\ = ((\fatorador_engine_00|i\(8) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[119]~27_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ = CARRY((\fatorador_engine_00|i\(8) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[119]~27_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\)) # (!\fatorador_engine_00|i\(8) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[119]~27_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(8),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[119]~27_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~15\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\);

-- Location: LCCOMB_X31_Y20_N22
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ = !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~17\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\);

-- Location: LCCOMB_X31_Y20_N24
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[134]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[134]~37_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[117]~29_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[117]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[117]~29_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[134]~37_combout\);

-- Location: LCCOMB_X28_Y19_N2
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[81]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[85]~1_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[64]~13_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\);

-- Location: LCCOMB_X29_Y20_N10
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[98]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(6),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[81]~18_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\);

-- Location: LCCOMB_X30_Y20_N2
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[115]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[115]~31_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[98]~24_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[115]~31_combout\);

-- Location: LCCOMB_X33_Y20_N24
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[132]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[132]~39_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[115]~31_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[115]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[115]~31_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[132]~39_combout\);

-- Location: LCCOMB_X30_Y20_N0
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[114]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[114]~32_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[6]~2_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[97]~25_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[114]~32_combout\);

-- Location: LCCOMB_X31_Y20_N28
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[131]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[131]~40_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[114]~32_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[114]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[114]~32_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[131]~40_combout\);

-- Location: LCCOMB_X33_Y20_N14
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[130]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[130]~41_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[113]~33_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[113]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[113]~33_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[130]~41_combout\);

-- Location: LCCOMB_X31_Y20_N26
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[129]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[129]~42_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[112]~34_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[112]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[112]~34_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[129]~42_combout\);

-- Location: LCCOMB_X32_Y20_N0
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[128]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[128]~43_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\fatorador_engine_00|i_reg\(7))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\))))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & (\fatorador_engine_00|i_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(7),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[128]~43_combout\);

-- Location: LCCOMB_X32_Y20_N10
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ = (\fatorador_engine_00|i_reg\(6) & ((GND) # (!\fatorador_engine_00|i[0]~1_combout\))) # (!\fatorador_engine_00|i_reg\(6) & (\fatorador_engine_00|i[0]~1_combout\ $ 
-- (GND)))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(6)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(6),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datad => VCC,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\);

-- Location: LCCOMB_X32_Y20_N12
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[128]~43_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[128]~43_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[128]~43_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[128]~43_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[128]~43_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[128]~43_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[128]~43_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~1\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~3\);

-- Location: LCCOMB_X32_Y20_N16
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ = (\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[130]~41_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[130]~41_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (GND))))) # (!\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[130]~41_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[130]~41_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ = CARRY((\fatorador_engine_00|i\(3) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[130]~41_combout\))) # (!\fatorador_engine_00|i\(3) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[130]~41_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(3),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[130]~41_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~5\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\);

-- Location: LCCOMB_X32_Y20_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ = ((\fatorador_engine_00|i\(4) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[131]~40_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ = CARRY((\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[131]~40_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[131]~40_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[131]~40_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~7\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~9\);

-- Location: LCCOMB_X32_Y20_N22
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ = ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[133]~38_combout\ $ (\fatorador_engine_00|i\(6) $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[133]~38_combout\ & 
-- ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\) # (!\fatorador_engine_00|i\(6)))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[133]~38_combout\ & (!\fatorador_engine_00|i\(6) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[133]~38_combout\,
	datab => \fatorador_engine_00|i\(6),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~11\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\);

-- Location: LCCOMB_X32_Y20_N24
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ = (\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[134]~37_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[134]~37_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # (GND))))) # (!\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[134]~37_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[134]~37_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ = CARRY((\fatorador_engine_00|i\(7) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[134]~37_combout\))) # (!\fatorador_engine_00|i\(7) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[134]~37_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(7),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[134]~37_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~13\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~15\);

-- Location: LCCOMB_X32_Y20_N28
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[136]~35_combout\ & ((\fatorador_engine_00|i\(9) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)) # (!\fatorador_engine_00|i\(9) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ & VCC)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[136]~35_combout\ & ((\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\) # (GND))) # (!\fatorador_engine_00|i\(9) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[136]~35_combout\ & (\fatorador_engine_00|i\(9) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[136]~35_combout\ & ((\fatorador_engine_00|i\(9)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[136]~35_combout\,
	datab => \fatorador_engine_00|i\(9),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~17\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\);

-- Location: LCCOMB_X32_Y20_N30
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ = \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~19\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\);

-- Location: LCCOMB_X32_Y20_N2
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[151]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[151]~46_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[134]~37_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[134]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[134]~37_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[151]~46_combout\);

-- Location: LCCOMB_X32_Y20_N4
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[150]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[150]~47_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[133]~38_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[133]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[133]~38_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[150]~47_combout\);

-- Location: LCCOMB_X33_Y20_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[149]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[149]~48_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[132]~39_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[132]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[132]~39_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[149]~48_combout\);

-- Location: LCCOMB_X33_Y20_N12
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[148]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[148]~49_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[131]~40_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[131]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[131]~40_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[148]~49_combout\);

-- Location: LCCOMB_X33_Y20_N10
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[147]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[147]~50_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[130]~41_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[130]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[130]~41_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[147]~50_combout\);

-- Location: LCCOMB_X33_Y16_N0
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[145]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[145]~52_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[128]~43_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[128]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[128]~43_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[145]~52_combout\);

-- Location: LCCOMB_X33_Y20_N22
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[144]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[144]~53_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|i_reg\(6))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\))))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (\fatorador_engine_00|i_reg\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(6),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[144]~53_combout\);

-- Location: LCCOMB_X33_Y17_N2
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ = (\fatorador_engine_00|i_reg\(5) & ((GND) # (!\fatorador_engine_00|i[0]~1_combout\))) # (!\fatorador_engine_00|i_reg\(5) & (\fatorador_engine_00|i[0]~1_combout\ 
-- $ (GND)))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(5)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(5),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datad => VCC,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~1\);

-- Location: LCCOMB_X33_Y17_N6
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[145]~52_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[145]~52_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[145]~52_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[145]~52_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~3\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\);

-- Location: LCCOMB_X33_Y17_N8
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[146]~51_combout\ & ((\fatorador_engine_00|i\(3) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # (!\fatorador_engine_00|i\(3) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ & VCC)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[146]~51_combout\ & ((\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # (GND))) # (!\fatorador_engine_00|i\(3) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[146]~51_combout\ & (\fatorador_engine_00|i\(3) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[146]~51_combout\ & ((\fatorador_engine_00|i\(3)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[146]~51_combout\,
	datab => \fatorador_engine_00|i\(3),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~5\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\);

-- Location: LCCOMB_X33_Y17_N10
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ = ((\fatorador_engine_00|i\(4) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[147]~50_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ = CARRY((\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[147]~50_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[147]~50_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[147]~50_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~7\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~9\);

-- Location: LCCOMB_X33_Y17_N14
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ = ((\fatorador_engine_00|i\(6) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[149]~48_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ = CARRY((\fatorador_engine_00|i\(6) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[149]~48_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)) # (!\fatorador_engine_00|i\(6) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[149]~48_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(6),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[149]~48_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~11\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\);

-- Location: LCCOMB_X33_Y17_N16
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ = (\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[150]~47_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[150]~47_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # (GND))))) # (!\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[150]~47_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[150]~47_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ = CARRY((\fatorador_engine_00|i\(7) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[150]~47_combout\))) # (!\fatorador_engine_00|i\(7) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[150]~47_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(7),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[150]~47_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~13\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\);

-- Location: LCCOMB_X33_Y17_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\ = ((\fatorador_engine_00|i\(8) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[151]~46_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ = CARRY((\fatorador_engine_00|i\(8) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[151]~46_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\)) # (!\fatorador_engine_00|i\(8) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[151]~46_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(8),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[151]~46_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~15\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\);

-- Location: LCCOMB_X33_Y17_N20
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[152]~45_combout\ & ((\fatorador_engine_00|i\(9) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)) # (!\fatorador_engine_00|i\(9) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ & VCC)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[152]~45_combout\ & ((\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\) # (GND))) # (!\fatorador_engine_00|i\(9) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[152]~45_combout\ & (\fatorador_engine_00|i\(9) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[152]~45_combout\ & ((\fatorador_engine_00|i\(9)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[152]~45_combout\,
	datab => \fatorador_engine_00|i\(9),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~17\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~19\);

-- Location: LCCOMB_X31_Y20_N0
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[136]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[136]~35_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[119]~27_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[119]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[136]~3_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[119]~27_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~16_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[136]~35_combout\);

-- Location: LCCOMB_X32_Y20_N6
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[153]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[153]~44_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[136]~35_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[136]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[153]~4_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~20_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[136]~35_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[153]~44_combout\);

-- Location: LCCOMB_X33_Y17_N24
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ = !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~21\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\);

-- Location: LCCOMB_X34_Y17_N4
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[169]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[169]~55_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[152]~45_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[152]~45_combout\)) 
-- # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[152]~45_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[169]~55_combout\);

-- Location: LCCOMB_X34_Y17_N28
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[167]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[167]~57_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[150]~47_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[150]~47_combout\))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[150]~47_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[167]~57_combout\);

-- Location: LCCOMB_X33_Y17_N26
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[166]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[166]~58_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[149]~48_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[149]~48_combout\))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[149]~48_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[166]~58_combout\);

-- Location: LCCOMB_X34_Y18_N16
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[165]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[148]~49_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[148]~49_combout\))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[148]~49_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout\);

-- Location: LCCOMB_X33_Y17_N30
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[164]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[164]~60_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[147]~50_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[147]~50_combout\)) 
-- # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[147]~50_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[164]~60_combout\);

-- Location: LCCOMB_X36_Y16_N2
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[162]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[162]~62_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[145]~52_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[145]~52_combout\)) 
-- # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[145]~52_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[162]~62_combout\);

-- Location: LCCOMB_X34_Y18_N10
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[161]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[161]~63_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[144]~53_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[144]~53_combout\))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[144]~53_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[161]~63_combout\);

-- Location: LCCOMB_X34_Y17_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[160]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[160]~64_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (\fatorador_engine_00|i_reg\(5))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\fatorador_engine_00|i_reg\(5))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datab => \fatorador_engine_00|i_reg\(5),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[160]~64_combout\);

-- Location: LCCOMB_X35_Y17_N6
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ = (\fatorador_engine_00|i_reg\(4) & ((GND) # (!\fatorador_engine_00|i[0]~1_combout\))) # (!\fatorador_engine_00|i_reg\(4) & (\fatorador_engine_00|i[0]~1_combout\ 
-- $ (GND)))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(4)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(4),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datad => VCC,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\);

-- Location: LCCOMB_X35_Y17_N8
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[160]~64_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[160]~64_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[160]~64_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[160]~64_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[160]~64_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[160]~64_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[160]~64_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~1\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\);

-- Location: LCCOMB_X35_Y17_N10
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[161]~63_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[161]~63_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[161]~63_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[161]~63_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~3\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~5\);

-- Location: LCCOMB_X35_Y17_N14
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ = ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[163]~61_combout\ $ (\fatorador_engine_00|i\(4) $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[163]~61_combout\ & 
-- ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\) # (!\fatorador_engine_00|i\(4)))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[163]~61_combout\ & (!\fatorador_engine_00|i\(4) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[163]~61_combout\,
	datab => \fatorador_engine_00|i\(4),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~7\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\);

-- Location: LCCOMB_X35_Y17_N16
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ = (\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[164]~60_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[164]~60_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # (GND))))) # (!\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[164]~60_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[164]~60_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[164]~60_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[164]~60_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[164]~60_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~9\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\);

-- Location: LCCOMB_X35_Y17_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ = ((\fatorador_engine_00|i\(6) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ = CARRY((\fatorador_engine_00|i\(6) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)) # (!\fatorador_engine_00|i\(6) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(6),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~11\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\);

-- Location: LCCOMB_X35_Y17_N20
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ = (\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[166]~58_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[166]~58_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # (GND))))) # (!\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[166]~58_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[166]~58_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ = CARRY((\fatorador_engine_00|i\(7) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[166]~58_combout\))) # (!\fatorador_engine_00|i\(7) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[166]~58_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(7),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[166]~58_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~13\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\);

-- Location: LCCOMB_X35_Y17_N22
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\ = ((\fatorador_engine_00|i\(8) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[167]~57_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ = CARRY((\fatorador_engine_00|i\(8) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[167]~57_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\)) # (!\fatorador_engine_00|i\(8) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[167]~57_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(8),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[167]~57_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~15\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\);

-- Location: LCCOMB_X35_Y17_N24
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[168]~56_combout\ & ((\fatorador_engine_00|i\(9) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)) # (!\fatorador_engine_00|i\(9) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ & VCC)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[168]~56_combout\ & ((\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\) # (GND))) # (!\fatorador_engine_00|i\(9) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[168]~56_combout\ & (\fatorador_engine_00|i\(9) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[168]~56_combout\ & ((\fatorador_engine_00|i\(9)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[168]~56_combout\,
	datab => \fatorador_engine_00|i\(9),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~17\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\);

-- Location: LCCOMB_X35_Y17_N26
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\ = ((\fatorador_engine_00|i\(10) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[169]~55_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\ = CARRY((\fatorador_engine_00|i\(10) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[169]~55_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\)) # (!\fatorador_engine_00|i\(10) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[169]~55_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(10),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[169]~55_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~19\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~21\);

-- Location: LCCOMB_X35_Y17_N30
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ = \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~23\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\);

-- Location: LCCOMB_X36_Y16_N20
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[176]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[176]~76_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|i_reg\(4))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\))))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (\fatorador_engine_00|i_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(4),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[176]~76_combout\);

-- Location: LCCOMB_X34_Y16_N4
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ = (\fatorador_engine_00|i_reg\(3) & ((GND) # (!\fatorador_engine_00|i[0]~1_combout\))) # (!\fatorador_engine_00|i_reg\(3) & (\fatorador_engine_00|i[0]~1_combout\ 
-- $ (GND)))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(3)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(3),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datad => VCC,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\);

-- Location: LCCOMB_X34_Y16_N6
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[176]~76_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[176]~76_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[176]~76_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[176]~76_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[176]~76_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[176]~76_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[176]~76_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~1\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~3\);

-- Location: LCCOMB_X34_Y17_N30
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[168]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[168]~56_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[151]~46_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[151]~46_combout\))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~16_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[151]~46_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[168]~56_combout\);

-- Location: LCCOMB_X34_Y17_N10
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[185]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[185]~67_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[168]~56_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[168]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[168]~56_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[185]~67_combout\);

-- Location: LCCOMB_X34_Y17_N20
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[184]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[184]~68_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[167]~57_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[167]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~16_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[167]~57_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[184]~68_combout\);

-- Location: LCCOMB_X34_Y18_N24
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[182]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[182]~70_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[165]~59_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[182]~70_combout\);

-- Location: LCCOMB_X35_Y17_N0
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[181]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[181]~71_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[164]~60_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[164]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[164]~60_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[181]~71_combout\);

-- Location: LCCOMB_X36_Y16_N0
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[163]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[163]~61_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[146]~51_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[146]~51_combout\)) 
-- # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[146]~51_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(10),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~22_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[163]~61_combout\);

-- Location: LCCOMB_X36_Y16_N16
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[180]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[180]~72_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[163]~61_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[163]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[163]~61_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[180]~72_combout\);

-- Location: LCCOMB_X36_Y16_N26
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[179]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[179]~73_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[162]~62_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[162]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[162]~62_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[179]~73_combout\);

-- Location: LCCOMB_X34_Y18_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[178]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[178]~74_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[161]~63_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[161]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[161]~63_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[178]~74_combout\);

-- Location: LCCOMB_X34_Y17_N2
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[177]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[177]~75_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[160]~64_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[160]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[160]~64_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[177]~75_combout\);

-- Location: LCCOMB_X34_Y16_N10
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ = (\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[178]~74_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[178]~74_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # (GND))))) # (!\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[178]~74_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[178]~74_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ = CARRY((\fatorador_engine_00|i\(3) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[178]~74_combout\))) # (!\fatorador_engine_00|i\(3) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[178]~74_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(3),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[178]~74_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~5\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\);

-- Location: LCCOMB_X34_Y16_N12
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ = ((\fatorador_engine_00|i\(4) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[179]~73_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ = CARRY((\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[179]~73_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[179]~73_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[179]~73_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~7\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\);

-- Location: LCCOMB_X34_Y16_N14
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ = (\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[180]~72_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[180]~72_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # (GND))))) # (!\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[180]~72_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[180]~72_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[180]~72_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[180]~72_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[180]~72_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~9\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\);

-- Location: LCCOMB_X34_Y16_N16
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ = ((\fatorador_engine_00|i\(6) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[181]~71_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ = CARRY((\fatorador_engine_00|i\(6) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[181]~71_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)) # (!\fatorador_engine_00|i\(6) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[181]~71_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(6),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[181]~71_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~11\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\);

-- Location: LCCOMB_X34_Y16_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ = (\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[182]~70_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[182]~70_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # (GND))))) # (!\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[182]~70_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[182]~70_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ = CARRY((\fatorador_engine_00|i\(7) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[182]~70_combout\))) # (!\fatorador_engine_00|i\(7) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[182]~70_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(7),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[182]~70_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~13\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\);

-- Location: LCCOMB_X34_Y16_N20
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\ = ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[183]~69_combout\ $ (\fatorador_engine_00|i\(8) $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[183]~69_combout\ & 
-- ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\) # (!\fatorador_engine_00|i\(8)))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[183]~69_combout\ & (!\fatorador_engine_00|i\(8) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[183]~69_combout\,
	datab => \fatorador_engine_00|i\(8),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~15\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\);

-- Location: LCCOMB_X34_Y16_N22
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ = (\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[184]~68_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[184]~68_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # (GND))))) # (!\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[184]~68_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[184]~68_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\ = CARRY((\fatorador_engine_00|i\(9) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[184]~68_combout\))) # (!\fatorador_engine_00|i\(9) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[184]~68_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(9),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[184]~68_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~17\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\);

-- Location: LCCOMB_X34_Y16_N24
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\ = ((\fatorador_engine_00|i\(10) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[185]~67_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ = CARRY((\fatorador_engine_00|i\(10) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[185]~67_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\)) # (!\fatorador_engine_00|i\(10) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[185]~67_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(10),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[185]~67_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~19\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\);

-- Location: LCCOMB_X34_Y16_N26
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[186]~66_combout\ & ((\fatorador_engine_00|i\(11) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)) # (!\fatorador_engine_00|i\(11) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\ & VCC)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[186]~66_combout\ & ((\fatorador_engine_00|i\(11) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\) # (GND))) # (!\fatorador_engine_00|i\(11) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[186]~66_combout\ & (\fatorador_engine_00|i\(11) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[186]~66_combout\ & ((\fatorador_engine_00|i\(11)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[186]~66_combout\,
	datab => \fatorador_engine_00|i\(11),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~21\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~23\);

-- Location: LCCOMB_X34_Y16_N30
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ = !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~25\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\);

-- Location: LCCOMB_X36_Y16_N30
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[193]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[193]~88_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[176]~76_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[176]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[176]~76_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[193]~88_combout\);

-- Location: LCCOMB_X35_Y16_N0
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (\fatorador_engine_00|i_reg\(2) & ((GND) # (!\fatorador_engine_00|i[0]~1_combout\))) # (!\fatorador_engine_00|i_reg\(2) & (\fatorador_engine_00|i[0]~1_combout\ 
-- $ (GND)))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(2)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(2),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datad => VCC,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~1\);

-- Location: LCCOMB_X35_Y16_N4
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[193]~88_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[193]~88_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[193]~88_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[193]~88_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X35_Y17_N4
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[186]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[186]~66_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[169]~55_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\)))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[169]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~20_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[169]~55_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[186]~66_combout\);

-- Location: LCCOMB_X36_Y16_N10
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[203]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[203]~78_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[186]~66_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[186]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[186]~66_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~22_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[203]~78_combout\);

-- Location: LCCOMB_X34_Y17_N8
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[202]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[202]~79_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[185]~67_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[185]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[185]~67_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~20_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[202]~79_combout\);

-- Location: LCCOMB_X34_Y17_N6
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[201]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[201]~80_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[184]~68_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[184]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[184]~68_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[201]~80_combout\);

-- Location: LCCOMB_X35_Y17_N2
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[183]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[183]~69_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[166]~58_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\))))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[166]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel[10]~0_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[166]~58_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[183]~69_combout\);

-- Location: LCCOMB_X36_Y18_N26
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[200]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[200]~81_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[183]~69_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[183]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[183]~69_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~16_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[200]~81_combout\);

-- Location: LCCOMB_X36_Y16_N28
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[198]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[198]~83_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[181]~71_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[181]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[181]~71_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[198]~83_combout\);

-- Location: LCCOMB_X36_Y16_N14
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[197]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[197]~84_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[180]~72_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[180]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[180]~72_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[197]~84_combout\);

-- Location: LCCOMB_X36_Y16_N24
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[196]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[196]~85_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[179]~73_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[179]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[179]~73_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[196]~85_combout\);

-- Location: LCCOMB_X34_Y18_N2
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[195]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[195]~86_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[178]~74_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[178]~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[178]~74_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[195]~86_combout\);

-- Location: LCCOMB_X34_Y17_N16
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[194]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[194]~87_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[177]~75_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[177]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[177]~75_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[194]~87_combout\);

-- Location: LCCOMB_X35_Y16_N8
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ = ((\fatorador_engine_00|i\(4) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[195]~86_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ = CARRY((\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[195]~86_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[195]~86_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[195]~86_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~9\);

-- Location: LCCOMB_X35_Y16_N14
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ = (\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[198]~83_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[198]~83_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # (GND))))) # (!\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[198]~83_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[198]~83_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ = CARRY((\fatorador_engine_00|i\(7) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[198]~83_combout\))) # (!\fatorador_engine_00|i\(7) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[198]~83_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(7),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[198]~83_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~13\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\);

-- Location: LCCOMB_X35_Y16_N16
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\ = ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[199]~82_combout\ $ (\fatorador_engine_00|i\(8) $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[199]~82_combout\ & 
-- ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\) # (!\fatorador_engine_00|i\(8)))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[199]~82_combout\ & (!\fatorador_engine_00|i\(8) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[199]~82_combout\,
	datab => \fatorador_engine_00|i\(8),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~15\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\);

-- Location: LCCOMB_X35_Y16_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ = (\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[200]~81_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[200]~81_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # (GND))))) # (!\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[200]~81_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[200]~81_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ = CARRY((\fatorador_engine_00|i\(9) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[200]~81_combout\))) # (!\fatorador_engine_00|i\(9) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[200]~81_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(9),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[200]~81_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~17\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\);

-- Location: LCCOMB_X35_Y16_N20
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\ = ((\fatorador_engine_00|i\(10) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[201]~80_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ = CARRY((\fatorador_engine_00|i\(10) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[201]~80_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\)) # (!\fatorador_engine_00|i\(10) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[201]~80_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(10),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[201]~80_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~19\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\);

-- Location: LCCOMB_X35_Y16_N22
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\ = (\fatorador_engine_00|i\(11) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[202]~79_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[202]~79_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # (GND))))) # (!\fatorador_engine_00|i\(11) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[202]~79_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[202]~79_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ = CARRY((\fatorador_engine_00|i\(11) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[202]~79_combout\))) # (!\fatorador_engine_00|i\(11) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[202]~79_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(11),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[202]~79_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~21\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\);

-- Location: LCCOMB_X35_Y16_N24
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\ = ((\fatorador_engine_00|i\(12) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[203]~78_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ = CARRY((\fatorador_engine_00|i\(12) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[203]~78_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\)) # (!\fatorador_engine_00|i\(12) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[203]~78_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(12),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[203]~78_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~23\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~25\);

-- Location: LCCOMB_X35_Y16_N28
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~27\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X36_Y19_N10
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[210]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[210]~101_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[193]~88_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[193]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[193]~88_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[210]~101_combout\);

-- Location: LCCOMB_X36_Y19_N6
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[208]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[208]~103_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|i_reg\(2))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\))))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (\fatorador_engine_00|i_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datab => \fatorador_engine_00|i_reg\(2),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[208]~103_combout\);

-- Location: LCCOMB_X35_Y18_N0
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ = (\fatorador_engine_00|i_reg\(1) & ((GND) # (!\fatorador_engine_00|i[0]~1_combout\))) # (!\fatorador_engine_00|i_reg\(1) & (\fatorador_engine_00|i[0]~1_combout\ 
-- $ (GND)))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ = CARRY((\fatorador_engine_00|i_reg\(1)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(1),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datad => VCC,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\);

-- Location: LCCOMB_X35_Y18_N2
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ = (\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[208]~103_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[208]~103_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # (GND))))) # (!\fatorador_engine_00|i\(1) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[208]~103_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[208]~103_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[208]~103_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[208]~103_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[208]~103_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~1\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~3\);

-- Location: LCCOMB_X35_Y18_N6
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ = (\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[210]~101_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[210]~101_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # (GND))))) # (!\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[210]~101_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[210]~101_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ = CARRY((\fatorador_engine_00|i\(3) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[210]~101_combout\))) # (!\fatorador_engine_00|i\(3) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[210]~101_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(3),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[210]~101_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~5\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\);

-- Location: LCCOMB_X36_Y16_N12
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[220]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[220]~91_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[203]~78_combout\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[203]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[203]~78_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[220]~91_combout\);

-- Location: LCCOMB_X34_Y18_N28
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[219]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[219]~92_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[202]~79_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[202]~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[202]~79_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~22_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[219]~92_combout\);

-- Location: LCCOMB_X34_Y17_N22
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[218]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[218]~93_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[201]~80_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[201]~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[201]~80_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~20_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[218]~93_combout\);

-- Location: LCCOMB_X36_Y18_N30
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[217]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[217]~94_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[200]~81_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[200]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[200]~81_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[217]~94_combout\);

-- Location: LCCOMB_X34_Y18_N8
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[199]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[199]~82_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[182]~70_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[182]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[182]~70_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[199]~82_combout\);

-- Location: LCCOMB_X34_Y18_N22
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[216]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[216]~95_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[199]~82_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[199]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[199]~82_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~16_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[216]~95_combout\);

-- Location: LCCOMB_X36_Y18_N20
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[215]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[215]~96_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[198]~83_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[198]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[198]~83_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[215]~96_combout\);

-- Location: LCCOMB_X36_Y16_N4
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[213]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[213]~98_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[196]~85_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[196]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[196]~85_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[213]~98_combout\);

-- Location: LCCOMB_X34_Y18_N4
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[212]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[212]~99_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[195]~86_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\))))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[195]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[195]~86_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[212]~99_combout\);

-- Location: LCCOMB_X35_Y18_N8
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ = ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[211]~100_combout\ $ (\fatorador_engine_00|i\(4) $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[211]~100_combout\ & 
-- ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\) # (!\fatorador_engine_00|i\(4)))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[211]~100_combout\ & (!\fatorador_engine_00|i\(4) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[211]~100_combout\,
	datab => \fatorador_engine_00|i\(4),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~7\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\);

-- Location: LCCOMB_X35_Y18_N10
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ = (\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[212]~99_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[212]~99_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # (GND))))) # (!\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[212]~99_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[212]~99_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[212]~99_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[212]~99_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[212]~99_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~9\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\);

-- Location: LCCOMB_X35_Y18_N12
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ = ((\fatorador_engine_00|i\(6) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[213]~98_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ = CARRY((\fatorador_engine_00|i\(6) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[213]~98_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)) # (!\fatorador_engine_00|i\(6) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[213]~98_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(6),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[213]~98_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~11\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~13\);

-- Location: LCCOMB_X35_Y18_N16
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\ = ((\fatorador_engine_00|i\(8) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[215]~96_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ = CARRY((\fatorador_engine_00|i\(8) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[215]~96_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\)) # (!\fatorador_engine_00|i\(8) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[215]~96_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(8),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[215]~96_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~15\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\);

-- Location: LCCOMB_X35_Y18_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ = (\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[216]~95_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[216]~95_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # (GND))))) # (!\fatorador_engine_00|i\(9) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[216]~95_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[216]~95_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\ = CARRY((\fatorador_engine_00|i\(9) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[216]~95_combout\))) # (!\fatorador_engine_00|i\(9) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[216]~95_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(9),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[216]~95_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~17\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~19\);

-- Location: LCCOMB_X35_Y18_N24
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\ = ((\fatorador_engine_00|i\(12) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[219]~92_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ = CARRY((\fatorador_engine_00|i\(12) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[219]~92_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\)) # (!\fatorador_engine_00|i\(12) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[219]~92_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(12),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[219]~92_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~23\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\);

-- Location: LCCOMB_X35_Y18_N26
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\ = (\fatorador_engine_00|i\(13) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[220]~91_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[220]~91_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # (GND))))) # (!\fatorador_engine_00|i\(13) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[220]~91_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[220]~91_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\ = CARRY((\fatorador_engine_00|i\(13) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[220]~91_combout\))) # (!\fatorador_engine_00|i\(13) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[220]~91_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(13),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[220]~91_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~25\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~27\);

-- Location: LCCOMB_X35_Y18_N30
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ = !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~29\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\);

-- Location: LCCOMB_X36_Y19_N28
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[227]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[210]~101_combout\)) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[210]~101_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[210]~101_combout\,
	datab => \fatorador_engine_00|i\(15),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\);

-- Location: LCCOMB_X36_Y18_N22
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[237]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[237]~105_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[220]~91_combout\)) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[220]~91_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(15),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[220]~91_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[237]~105_combout\);

-- Location: LCCOMB_X36_Y18_N8
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[236]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[236]~106_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[219]~92_combout\)) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[219]~92_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(15),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[219]~92_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[236]~106_combout\);

-- Location: LCCOMB_X34_Y17_N26
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[235]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[235]~107_combout\ = (\fatorador_engine_00|i\(15) & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[218]~93_combout\)))) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[218]~93_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[218]~93_combout\,
	datac => \fatorador_engine_00|i\(15),
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[235]~107_combout\);

-- Location: LCCOMB_X36_Y18_N6
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[234]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[234]~108_combout\ = (\fatorador_engine_00|i\(15) & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[217]~94_combout\)))) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[217]~94_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	datab => \fatorador_engine_00|i\(15),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[217]~94_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[234]~108_combout\);

-- Location: LCCOMB_X36_Y18_N28
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[233]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[233]~109_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[216]~95_combout\)) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[216]~95_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[216]~95_combout\,
	datab => \fatorador_engine_00|i\(15),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[233]~109_combout\);

-- Location: LCCOMB_X36_Y18_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[232]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[232]~110_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[215]~96_combout\)) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[215]~96_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[215]~96_combout\,
	datab => \fatorador_engine_00|i\(15),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[232]~110_combout\);

-- Location: LCCOMB_X36_Y19_N26
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[229]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[212]~99_combout\)) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[212]~99_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(15),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[212]~99_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[229]~113_combout\);

-- Location: LCCOMB_X37_Y19_N2
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[228]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[211]~100_combout\)) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[211]~100_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[211]~100_combout\,
	datab => \fatorador_engine_00|i\(15),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\);

-- Location: LCCOMB_X34_Y16_N2
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[192]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[192]~89_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & (\fatorador_engine_00|i_reg\(3))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\))))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\ & (\fatorador_engine_00|i_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(3),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[204]~5_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~26_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[192]~89_combout\);

-- Location: LCCOMB_X36_Y16_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[209]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[209]~102_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[192]~89_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\ & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[192]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|selnose[221]~6_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[192]~89_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[209]~102_combout\);

-- Location: LCCOMB_X36_Y19_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[226]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\ = (\fatorador_engine_00|i\(15) & (((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[209]~102_combout\)))) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[209]~102_combout\))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	datab => \fatorador_engine_00|i\(15),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[209]~102_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\);

-- Location: LCCOMB_X36_Y19_N22
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[225]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[208]~103_combout\)) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[208]~103_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[208]~103_combout\,
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	datac => \fatorador_engine_00|i\(15),
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\);

-- Location: LCCOMB_X36_Y19_N24
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[224]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\ = (\fatorador_engine_00|i\(15) & (((\fatorador_engine_00|i_reg\(1))))) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|i_reg\(1)))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(15),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	datac => \fatorador_engine_00|i_reg\(1),
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[224]~118_combout\);

-- Location: LCCOMB_X37_Y19_N20
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\ = ((\fatorador_engine_00|i\(2) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ = CARRY((\fatorador_engine_00|i\(2) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\)) # (!\fatorador_engine_00|i\(2) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\);

-- Location: LCCOMB_X37_Y19_N22
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\ = (\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\) # (GND))))) # (!\fatorador_engine_00|i\(3) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ = CARRY((\fatorador_engine_00|i\(3) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\))) # (!\fatorador_engine_00|i\(3) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(3),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\);

-- Location: LCCOMB_X37_Y19_N24
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\ = ((\fatorador_engine_00|i\(4) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ = CARRY((\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\);

-- Location: LCCOMB_X37_Y19_N26
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\ = (\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\) # (GND))))) # (!\fatorador_engine_00|i\(5) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ & VCC)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\ & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\);

-- Location: LCCOMB_X37_Y19_N30
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\ & ((\fatorador_engine_00|i\(7) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\)) # (!\fatorador_engine_00|i\(7) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ & VCC)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\ & ((\fatorador_engine_00|i\(7) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\) # (GND))) # (!\fatorador_engine_00|i\(7) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\ & (\fatorador_engine_00|i\(7) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\ & ((\fatorador_engine_00|i\(7)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\,
	datab => \fatorador_engine_00|i\(7),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\);

-- Location: LCCOMB_X37_Y18_N8
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\ = ((\fatorador_engine_00|i\(12) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[235]~107_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ = CARRY((\fatorador_engine_00|i\(12) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[235]~107_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\)) # (!\fatorador_engine_00|i\(12) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[235]~107_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(12),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[235]~107_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\);

-- Location: LCCOMB_X37_Y18_N12
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\ = ((\fatorador_engine_00|i\(14) $ (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[237]~105_combout\ $ 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\)))) # (GND)
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ = CARRY((\fatorador_engine_00|i\(14) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[237]~105_combout\ & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\)) # (!\fatorador_engine_00|i\(14) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[237]~105_combout\) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(14),
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[237]~105_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\);

-- Location: LCCOMB_X37_Y18_N14
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[238]~104_combout\ & ((\fatorador_engine_00|i\(15) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\)) # (!\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ & VCC)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[238]~104_combout\ & ((\fatorador_engine_00|i\(15) & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\) # (GND))) # (!\fatorador_engine_00|i\(15) & 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\))))
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ = CARRY((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[238]~104_combout\ & (\fatorador_engine_00|i\(15) & 
-- !\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[238]~104_combout\ & ((\fatorador_engine_00|i\(15)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[238]~104_combout\,
	datab => \fatorador_engine_00|i\(15),
	datad => VCC,
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\,
	cout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\);

-- Location: LCCOMB_X37_Y18_N16
\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ = \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\);

-- Location: LCCOMB_X36_Y19_N4
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[244]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[244]~123_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[227]~115_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~8_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[244]~123_combout\);

-- Location: LCFF_X36_Y19_N5
\fatorador_engine_00|i_mod[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[244]~123_combout\,
	ena => \ALT_INV_rst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_mod\(4));

-- Location: LCCOMB_X37_Y19_N0
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[245]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[245]~124_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[228]~114_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[245]~124_combout\);

-- Location: LCFF_X37_Y19_N1
\fatorador_engine_00|i_mod[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[245]~124_combout\,
	ena => \ALT_INV_rst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_mod\(5));

-- Location: LCCOMB_X36_Y19_N0
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[230]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[213]~98_combout\)) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[213]~98_combout\)) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[213]~98_combout\,
	datab => \fatorador_engine_00|i\(15),
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\);

-- Location: LCCOMB_X37_Y19_N6
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[247]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[247]~126_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~14_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[230]~112_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[247]~126_combout\);

-- Location: LCFF_X37_Y19_N7
\fatorador_engine_00|i_mod[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[247]~126_combout\,
	ena => \ALT_INV_rst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_mod\(7));

-- Location: LCCOMB_X36_Y19_N2
\fatorador_engine_00|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Equal0~1_combout\ = (\fatorador_engine_00|i_mod\(6)) # ((\fatorador_engine_00|i_mod\(4)) # ((\fatorador_engine_00|i_mod\(5)) # (\fatorador_engine_00|i_mod\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_mod\(6),
	datab => \fatorador_engine_00|i_mod\(4),
	datac => \fatorador_engine_00|i_mod\(5),
	datad => \fatorador_engine_00|i_mod\(7),
	combout => \fatorador_engine_00|Equal0~1_combout\);

-- Location: LCCOMB_X33_Y17_N28
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[252]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[252]~131_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[235]~107_combout\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[235]~107_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~24_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[252]~131_combout\);

-- Location: LCFF_X33_Y17_N29
\fatorador_engine_00|i_mod[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[252]~131_combout\,
	ena => \ALT_INV_rst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_mod\(12));

-- Location: LCCOMB_X37_Y18_N26
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[255]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[255]~134_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[238]~104_combout\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[238]~104_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~30_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[255]~134_combout\);

-- Location: LCFF_X37_Y18_N27
\fatorador_engine_00|i_mod[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[255]~134_combout\,
	ena => \ALT_INV_rst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_mod\(15));

-- Location: LCCOMB_X37_Y18_N24
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[254]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[254]~133_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[237]~105_combout\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[237]~105_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~28_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[254]~133_combout\);

-- Location: LCFF_X37_Y18_N25
\fatorador_engine_00|i_mod[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[254]~133_combout\,
	ena => \ALT_INV_rst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_mod\(14));

-- Location: LCCOMB_X32_Y19_N8
\fatorador_engine_00|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Equal0~3_combout\ = (\fatorador_engine_00|i_mod\(13)) # ((\fatorador_engine_00|i_mod\(12)) # ((\fatorador_engine_00|i_mod\(15)) # (\fatorador_engine_00|i_mod\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_mod\(13),
	datab => \fatorador_engine_00|i_mod\(12),
	datac => \fatorador_engine_00|i_mod\(15),
	datad => \fatorador_engine_00|i_mod\(14),
	combout => \fatorador_engine_00|Equal0~3_combout\);

-- Location: LCCOMB_X36_Y19_N14
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[242]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[242]~121_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\)) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[225]~117_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~4_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[242]~121_combout\);

-- Location: LCFF_X36_Y19_N15
\fatorador_engine_00|i_mod[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[242]~121_combout\,
	ena => \ALT_INV_rst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_mod\(2));

-- Location: LCCOMB_X37_Y19_N14
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[243]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[243]~122_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- ((\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\))) # (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & 
-- (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~6_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[226]~116_combout\,
	datad => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[243]~122_combout\);

-- Location: LCFF_X37_Y19_N15
\fatorador_engine_00|i_mod[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[243]~122_combout\,
	ena => \ALT_INV_rst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_mod\(3));

-- Location: LCCOMB_X34_Y19_N30
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[236]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[236]~105_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|i\(15) & 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\)) # (!\fatorador_engine_00|i\(15) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[219]~91_combout\,
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datac => \fatorador_engine_00|i\(15),
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[236]~105_combout\);

-- Location: LCCOMB_X34_Y19_N28
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[235]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[235]~106_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\)) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(15),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[218]~92_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[235]~106_combout\);

-- Location: LCCOMB_X34_Y19_N26
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[234]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[234]~107_combout\ = (\fatorador_engine_00|i\(15) & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\)))) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(15),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[217]~93_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[234]~107_combout\);

-- Location: LCCOMB_X34_Y19_N22
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[232]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[232]~109_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\)) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[215]~95_combout\,
	datab => \fatorador_engine_00|i\(15),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[232]~109_combout\);

-- Location: LCCOMB_X34_Y20_N0
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[230]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[230]~111_combout\ = (\fatorador_engine_00|i\(15) & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\)))) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(15),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[213]~97_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[230]~111_combout\);

-- Location: LCCOMB_X34_Y20_N2
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[229]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[229]~112_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\)) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(15),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[212]~98_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[229]~112_combout\);

-- Location: LCCOMB_X34_Y20_N4
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[228]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[228]~113_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\)) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[211]~99_combout\,
	datab => \fatorador_engine_00|i\(15),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[228]~113_combout\);

-- Location: LCCOMB_X34_Y20_N14
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[227]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[227]~114_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\)) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(15),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[210]~100_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[227]~114_combout\);

-- Location: LCCOMB_X34_Y20_N8
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[226]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[226]~115_combout\ = (\fatorador_engine_00|i\(15) & (((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\)))) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\))) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(15),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[209]~101_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[226]~115_combout\);

-- Location: LCCOMB_X35_Y20_N30
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[224]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[224]~117_combout\ = (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|i_reg\(1))) # (!\fatorador_engine_00|i\(15) & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & (\fatorador_engine_00|i_reg\(1))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\ & 
-- ((\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(15),
	datab => \fatorador_engine_00|i_reg\(1),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[224]~117_combout\);

-- Location: LCCOMB_X34_Y20_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\ = CARRY((\fatorador_engine_00|i_reg\(0)) # (!\fatorador_engine_00|i[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(0),
	datab => \fatorador_engine_00|i[0]~1_combout\,
	datad => VCC,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\);

-- Location: LCCOMB_X34_Y20_N18
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\ = CARRY((\fatorador_engine_00|i\(1) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[224]~117_combout\))) # (!\fatorador_engine_00|i\(1) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[224]~117_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[224]~117_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\);

-- Location: LCCOMB_X34_Y20_N20
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[225]~116_combout\ & 
-- ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\) # (!\fatorador_engine_00|i\(2)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[225]~116_combout\ & (!\fatorador_engine_00|i\(2) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[225]~116_combout\,
	datab => \fatorador_engine_00|i\(2),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\);

-- Location: LCCOMB_X34_Y20_N22
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\ = CARRY((\fatorador_engine_00|i\(3) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[226]~115_combout\))) # (!\fatorador_engine_00|i\(3) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[226]~115_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(3),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[226]~115_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\);

-- Location: LCCOMB_X34_Y20_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ = CARRY((\fatorador_engine_00|i\(4) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[227]~114_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\)) # (!\fatorador_engine_00|i\(4) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[227]~114_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[227]~114_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\);

-- Location: LCCOMB_X34_Y20_N26
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ = CARRY((\fatorador_engine_00|i\(5) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[228]~113_combout\))) # (!\fatorador_engine_00|i\(5) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[228]~113_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[228]~113_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\);

-- Location: LCCOMB_X34_Y20_N28
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ = CARRY((\fatorador_engine_00|i\(6) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[229]~112_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\)) # (!\fatorador_engine_00|i\(6) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[229]~112_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(6),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[229]~112_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\);

-- Location: LCCOMB_X34_Y20_N30
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ = CARRY((\fatorador_engine_00|i\(7) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[230]~111_combout\))) # (!\fatorador_engine_00|i\(7) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[230]~111_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(7),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[230]~111_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\);

-- Location: LCCOMB_X34_Y19_N0
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[231]~110_combout\ & 
-- ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\) # (!\fatorador_engine_00|i\(8)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[231]~110_combout\ & (!\fatorador_engine_00|i\(8) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[231]~110_combout\,
	datab => \fatorador_engine_00|i\(8),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\);

-- Location: LCCOMB_X34_Y19_N2
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\ = CARRY((\fatorador_engine_00|i\(9) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[232]~109_combout\))) # (!\fatorador_engine_00|i\(9) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[232]~109_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(9),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[232]~109_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\);

-- Location: LCCOMB_X34_Y19_N4
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[233]~108_combout\ & 
-- ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\) # (!\fatorador_engine_00|i\(10)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[233]~108_combout\ & (!\fatorador_engine_00|i\(10) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[233]~108_combout\,
	datab => \fatorador_engine_00|i\(10),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19_cout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\);

-- Location: LCCOMB_X34_Y19_N6
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\ = CARRY((\fatorador_engine_00|i\(11) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[234]~107_combout\))) # (!\fatorador_engine_00|i\(11) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[234]~107_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(11),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[234]~107_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21_cout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\);

-- Location: LCCOMB_X34_Y19_N8
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\ = CARRY((\fatorador_engine_00|i\(12) & (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[235]~106_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\)) # (!\fatorador_engine_00|i\(12) & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[235]~106_combout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(12),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[235]~106_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23_cout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\);

-- Location: LCCOMB_X34_Y19_N10
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\ = CARRY((\fatorador_engine_00|i\(13) & ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[236]~105_combout\))) # (!\fatorador_engine_00|i\(13) & (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[236]~105_combout\ & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(13),
	datab => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[236]~105_combout\,
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25_cout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\);

-- Location: LCCOMB_X34_Y19_N12
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[237]~104_combout\ & 
-- ((!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\) # (!\fatorador_engine_00|i\(14)))) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[237]~104_combout\ & (!\fatorador_engine_00|i\(14) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[237]~104_combout\,
	datab => \fatorador_engine_00|i\(14),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27_cout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\);

-- Location: LCCOMB_X34_Y19_N14
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\ = CARRY((\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[238]~103_combout\ & (\fatorador_engine_00|i\(15) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\)) # (!\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[238]~103_combout\ & ((\fatorador_engine_00|i\(15)) # 
-- (!\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[238]~103_combout\,
	datab => \fatorador_engine_00|i\(15),
	datad => VCC,
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29_cout\,
	cout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\);

-- Location: LCCOMB_X34_Y19_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ = \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31_cout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\);

-- Location: LCCOMB_X34_Y19_N18
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_wirecell_combout\ = !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_wirecell_combout\);

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(0),
	combout => \SW~combout\(0));

-- Location: LCFF_X34_Y19_N19
\fatorador_engine_00|i_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_wirecell_combout\,
	sdata => \SW~combout\(0),
	sclr => \rst~regout\,
	sload => \fatorador_engine_00|ALT_INV_state_reg.wait_op~regout\,
	ena => \fatorador_engine_00|i_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_reg\(0));

-- Location: LCCOMB_X36_Y19_N12
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[240]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[240]~119_combout\ = (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & ((\fatorador_engine_00|i_reg\(0)))) # 
-- (!\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\ & (\fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[0]~0_combout\,
	datac => \fatorador_engine_00|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~32_combout\,
	datad => \fatorador_engine_00|i_reg\(0),
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[240]~119_combout\);

-- Location: LCFF_X36_Y19_N13
\fatorador_engine_00|i_mod[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[240]~119_combout\,
	ena => \ALT_INV_rst~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_mod\(0));

-- Location: LCCOMB_X36_Y19_N20
\fatorador_engine_00|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Equal0~0_combout\ = (\fatorador_engine_00|i_mod\(1)) # ((\fatorador_engine_00|i_mod\(2)) # ((\fatorador_engine_00|i_mod\(3)) # (\fatorador_engine_00|i_mod\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_mod\(1),
	datab => \fatorador_engine_00|i_mod\(2),
	datac => \fatorador_engine_00|i_mod\(3),
	datad => \fatorador_engine_00|i_mod\(0),
	combout => \fatorador_engine_00|Equal0~0_combout\);

-- Location: LCCOMB_X32_Y19_N2
\fatorador_engine_00|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Equal0~4_combout\ = (\fatorador_engine_00|Equal0~2_combout\) # ((\fatorador_engine_00|Equal0~1_combout\) # ((\fatorador_engine_00|Equal0~3_combout\) # (\fatorador_engine_00|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Equal0~2_combout\,
	datab => \fatorador_engine_00|Equal0~1_combout\,
	datac => \fatorador_engine_00|Equal0~3_combout\,
	datad => \fatorador_engine_00|Equal0~0_combout\,
	combout => \fatorador_engine_00|Equal0~4_combout\);

-- Location: LCCOMB_X32_Y16_N28
\fatorador_engine_00|idx[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|idx[0]~0_combout\ = (!\fatorador_engine_00|Equal0~4_combout\ & ((\fatorador_engine_00|LessThan0~1_combout\) # ((\fatorador_engine_00|LessThan0~0_combout\) # (\fatorador_engine_00|LessThan0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|LessThan0~1_combout\,
	datab => \fatorador_engine_00|LessThan0~0_combout\,
	datac => \fatorador_engine_00|LessThan0~3_combout\,
	datad => \fatorador_engine_00|Equal0~4_combout\,
	combout => \fatorador_engine_00|idx[0]~0_combout\);

-- Location: LCCOMB_X33_Y19_N28
\fatorador_engine_00|i_reg[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i_reg[3]~0_combout\ = (\rst~regout\) # ((\fatorador_engine_00|idx[0]~0_combout\) # (!\fatorador_engine_00|state_reg.wait_op~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~regout\,
	datac => \fatorador_engine_00|state_reg.wait_op~regout\,
	datad => \fatorador_engine_00|idx[0]~0_combout\,
	combout => \fatorador_engine_00|i_reg[3]~0_combout\);

-- Location: LCFF_X33_Y19_N11
\fatorador_engine_00|i_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~20_combout\,
	sdata => \SW~combout\(14),
	sclr => \rst~regout\,
	sload => \fatorador_engine_00|ALT_INV_state_reg.wait_op~regout\,
	ena => \fatorador_engine_00|i_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_reg\(14));

-- Location: LCCOMB_X32_Y19_N16
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_1|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\ = (\fatorador_engine_00|i_reg\(14)) # (!\fatorador_engine_00|i[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|i_reg\(14),
	datac => \fatorador_engine_00|i[0]~1_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\);

-- Location: LCCOMB_X31_Y19_N14
\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~19_combout\ = (\fatorador_engine_00|i\(2)) # ((\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2)) # ((\fatorador_engine_00|i\(1) & 
-- !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|i\(1),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2),
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~19_combout\);

-- Location: LCCOMB_X31_Y19_N20
\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(0) = (!\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[0]~16_combout\ & (!\fatorador_engine_00|i\(2) & !\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[0]~16_combout\,
	datab => \fatorador_engine_00|i\(2),
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2),
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(0));

-- Location: LCCOMB_X31_Y19_N28
\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\ = \fatorador_engine_00|i_reg\(15) $ (((\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(0) & \fatorador_engine_00|i[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(15),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(0),
	datad => \fatorador_engine_00|i[0]~1_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\);

-- Location: LCCOMB_X31_Y19_N18
\fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[17]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\ = (\fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\ & ((\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~19_combout\) # 
-- (\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\ $ (\fatorador_engine_00|i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_1|_~0_combout\,
	datab => \fatorador_engine_00|i\(1),
	datac => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[17]~19_combout\,
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|StageOut[0]~0_combout\,
	combout => \fatorador_engine_00|Mod0|auto_generated|divider|divider|StageOut[17]~0_combout\);

-- Location: LCCOMB_X32_Y19_N28
\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ = !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\);

-- Location: LCCOMB_X33_Y19_N24
\fatorador_engine_00|Div0|auto_generated|divider|divider|selnose[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(34) = (!\fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2) & !\fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Div0|auto_generated|divider|divider|sel\(2),
	datad => \fatorador_engine_00|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	combout => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(34));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(13),
	combout => \SW~combout\(13));

-- Location: LCFF_X33_Y19_N25
\fatorador_engine_00|i_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(34),
	sdata => \SW~combout\(13),
	sclr => \rst~regout\,
	sload => \fatorador_engine_00|ALT_INV_state_reg.wait_op~regout\,
	ena => \fatorador_engine_00|i_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_reg\(13));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(15),
	combout => \SW~combout\(15));

-- Location: LCFF_X31_Y19_N21
\fatorador_engine_00|i_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \fatorador_engine_00|Div0|auto_generated|divider|divider|selnose\(0),
	sdata => \SW~combout\(15),
	sclr => \rst~regout\,
	sload => \fatorador_engine_00|ALT_INV_state_reg.wait_op~regout\,
	ena => \fatorador_engine_00|i_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \fatorador_engine_00|i_reg\(15));

-- Location: LCCOMB_X32_Y19_N30
\fatorador_engine_00|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|LessThan0~0_combout\ = (\fatorador_engine_00|i_reg\(14)) # ((\fatorador_engine_00|i_reg\(13)) # ((\fatorador_engine_00|i_reg\(15)) # (\fatorador_engine_00|i_reg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(14),
	datab => \fatorador_engine_00|i_reg\(13),
	datac => \fatorador_engine_00|i_reg\(15),
	datad => \fatorador_engine_00|i_reg\(12),
	combout => \fatorador_engine_00|LessThan0~0_combout\);

-- Location: LCCOMB_X32_Y19_N14
\fatorador_engine_00|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|LessThan0~1_combout\ = (\fatorador_engine_00|i_reg\(11)) # ((\fatorador_engine_00|i_reg\(9)) # ((\fatorador_engine_00|i_reg\(8)) # (\fatorador_engine_00|i_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i_reg\(11),
	datab => \fatorador_engine_00|i_reg\(9),
	datac => \fatorador_engine_00|i_reg\(8),
	datad => \fatorador_engine_00|i_reg\(10),
	combout => \fatorador_engine_00|LessThan0~1_combout\);

-- Location: LCCOMB_X32_Y19_N18
\fatorador_engine_00|i[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i[0]~0_combout\ = (\fatorador_engine_00|Equal0~4_combout\ & ((\fatorador_engine_00|LessThan0~3_combout\) # ((\fatorador_engine_00|LessThan0~0_combout\) # (\fatorador_engine_00|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|LessThan0~3_combout\,
	datab => \fatorador_engine_00|LessThan0~0_combout\,
	datac => \fatorador_engine_00|LessThan0~1_combout\,
	datad => \fatorador_engine_00|Equal0~4_combout\,
	combout => \fatorador_engine_00|i[0]~0_combout\);

-- Location: LCCOMB_X31_Y19_N6
\fatorador_engine_00|i[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|i\(4) = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|i[0]~0_combout\ & ((\fatorador_engine_00|Add2~6_combout\))) # (!\fatorador_engine_00|i[0]~0_combout\ & (\fatorador_engine_00|i\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|i[0]~0_combout\,
	datac => \fatorador_engine_00|Add2~6_combout\,
	datad => \fatorador_engine_00|state_reg.wait_op~regout\,
	combout => \fatorador_engine_00|i\(4));

-- Location: LCCOMB_X31_Y16_N18
\fatorador_engine_00|primes_buff[0][4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[0][4]~combout\ = ((\fatorador_engine_00|primes_buff[0][0]~1_combout\ & ((\fatorador_engine_00|i\(4)))) # (!\fatorador_engine_00|primes_buff[0][0]~1_combout\ & (\fatorador_engine_00|primes_buff[0][4]~combout\))) # 
-- (!\fatorador_engine_00|state_reg.wait_op~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|primes_buff[0][4]~combout\,
	datac => \fatorador_engine_00|primes_buff[0][0]~1_combout\,
	datad => \fatorador_engine_00|i\(4),
	combout => \fatorador_engine_00|primes_buff[0][4]~combout\);

-- Location: LCCOMB_X32_Y16_N10
\fatorador_engine_00|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Add1~0_combout\ = \fatorador_engine_00|idx\(1) $ (\fatorador_engine_00|idx[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fatorador_engine_00|idx\(1),
	datad => \fatorador_engine_00|idx[0]~3_combout\,
	combout => \fatorador_engine_00|Add1~0_combout\);

-- Location: LCCOMB_X32_Y16_N30
\fatorador_engine_00|primes_buff[3][0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[3][0]~0_combout\ = (!\fatorador_engine_00|idx\(3) & (!\fatorador_engine_00|idx\(2) & \fatorador_engine_00|idx[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx\(3),
	datac => \fatorador_engine_00|idx\(2),
	datad => \fatorador_engine_00|idx[0]~0_combout\,
	combout => \fatorador_engine_00|primes_buff[3][0]~0_combout\);

-- Location: LCCOMB_X32_Y17_N24
\fatorador_engine_00|primes_buff[0][11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[0][11]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|primes_buff[0][0]~1_combout\ & (\fatorador_engine_00|i\(11))) # (!\fatorador_engine_00|primes_buff[0][0]~1_combout\ & 
-- ((\fatorador_engine_00|primes_buff[0][11]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|i\(11),
	datac => \fatorador_engine_00|primes_buff[0][11]~combout\,
	datad => \fatorador_engine_00|primes_buff[0][0]~1_combout\,
	combout => \fatorador_engine_00|primes_buff[0][11]~combout\);

-- Location: LCCOMB_X32_Y17_N26
\fatorador_engine_00|primes_buff[1][11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[1][11]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & (\fatorador_engine_00|i\(11))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[1][11]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|i\(11),
	datac => \fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[1][11]~combout\,
	combout => \fatorador_engine_00|primes_buff[1][11]~combout\);

-- Location: LCCOMB_X32_Y17_N28
\fatorador_engine_00|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux4~1_combout\ = (\fatorador_engine_00|Mux4~0_combout\ & (((\fatorador_engine_00|primes_buff[0][11]~combout\)) # (!\fatorador_engine_00|Add1~0_combout\))) # (!\fatorador_engine_00|Mux4~0_combout\ & 
-- (\fatorador_engine_00|Add1~0_combout\ & ((\fatorador_engine_00|primes_buff[1][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mux4~0_combout\,
	datab => \fatorador_engine_00|Add1~0_combout\,
	datac => \fatorador_engine_00|primes_buff[0][11]~combout\,
	datad => \fatorador_engine_00|primes_buff[1][11]~combout\,
	combout => \fatorador_engine_00|Mux4~1_combout\);

-- Location: LCCOMB_X31_Y17_N8
\fatorador_engine_00|Equal1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Equal1~6_combout\ = (\fatorador_engine_00|Mux5~1_combout\ & (\fatorador_engine_00|i\(10) & (\fatorador_engine_00|Mux4~1_combout\ $ (!\fatorador_engine_00|i\(11))))) # (!\fatorador_engine_00|Mux5~1_combout\ & 
-- (!\fatorador_engine_00|i\(10) & (\fatorador_engine_00|Mux4~1_combout\ $ (!\fatorador_engine_00|i\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mux5~1_combout\,
	datab => \fatorador_engine_00|Mux4~1_combout\,
	datac => \fatorador_engine_00|i\(10),
	datad => \fatorador_engine_00|i\(11),
	combout => \fatorador_engine_00|Equal1~6_combout\);

-- Location: LCCOMB_X31_Y16_N4
\fatorador_engine_00|primes_buff[0][9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[0][9]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|primes_buff[0][0]~1_combout\ & (\fatorador_engine_00|i\(9))) # (!\fatorador_engine_00|primes_buff[0][0]~1_combout\ & 
-- ((\fatorador_engine_00|primes_buff[0][9]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(9),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[0][0]~1_combout\,
	datad => \fatorador_engine_00|primes_buff[0][9]~combout\,
	combout => \fatorador_engine_00|primes_buff[0][9]~combout\);

-- Location: LCCOMB_X31_Y16_N28
\fatorador_engine_00|primes_buff[1][9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[1][9]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & (\fatorador_engine_00|i\(9))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[1][9]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(9),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[1][9]~combout\,
	combout => \fatorador_engine_00|primes_buff[1][9]~combout\);

-- Location: LCCOMB_X31_Y16_N26
\fatorador_engine_00|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux6~1_combout\ = (\fatorador_engine_00|Mux6~0_combout\ & (((\fatorador_engine_00|primes_buff[0][9]~combout\)) # (!\fatorador_engine_00|Add1~0_combout\))) # (!\fatorador_engine_00|Mux6~0_combout\ & 
-- (\fatorador_engine_00|Add1~0_combout\ & ((\fatorador_engine_00|primes_buff[1][9]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mux6~0_combout\,
	datab => \fatorador_engine_00|Add1~0_combout\,
	datac => \fatorador_engine_00|primes_buff[0][9]~combout\,
	datad => \fatorador_engine_00|primes_buff[1][9]~combout\,
	combout => \fatorador_engine_00|Mux6~1_combout\);

-- Location: LCCOMB_X31_Y16_N20
\fatorador_engine_00|Equal1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Equal1~5_combout\ = (\fatorador_engine_00|Mux7~1_combout\ & (\fatorador_engine_00|i\(8) & (\fatorador_engine_00|Mux6~1_combout\ $ (!\fatorador_engine_00|i\(9))))) # (!\fatorador_engine_00|Mux7~1_combout\ & (!\fatorador_engine_00|i\(8) 
-- & (\fatorador_engine_00|Mux6~1_combout\ $ (!\fatorador_engine_00|i\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mux7~1_combout\,
	datab => \fatorador_engine_00|Mux6~1_combout\,
	datac => \fatorador_engine_00|i\(9),
	datad => \fatorador_engine_00|i\(8),
	combout => \fatorador_engine_00|Equal1~5_combout\);

-- Location: LCCOMB_X33_Y18_N16
\fatorador_engine_00|primes_buff[0][14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[0][14]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|primes_buff[0][0]~1_combout\ & (\fatorador_engine_00|i\(14))) # (!\fatorador_engine_00|primes_buff[0][0]~1_combout\ & 
-- ((\fatorador_engine_00|primes_buff[0][14]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(14),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[0][14]~combout\,
	datad => \fatorador_engine_00|primes_buff[0][0]~1_combout\,
	combout => \fatorador_engine_00|primes_buff[0][14]~combout\);

-- Location: LCCOMB_X33_Y18_N6
\fatorador_engine_00|primes_buff[1][14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[1][14]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & (\fatorador_engine_00|i\(14))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[1][14]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|i\(14),
	datac => \fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[1][14]~combout\,
	combout => \fatorador_engine_00|primes_buff[1][14]~combout\);

-- Location: LCCOMB_X33_Y18_N14
\fatorador_engine_00|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux1~1_combout\ = (\fatorador_engine_00|Mux1~0_combout\ & (((\fatorador_engine_00|primes_buff[0][14]~combout\)) # (!\fatorador_engine_00|Add1~0_combout\))) # (!\fatorador_engine_00|Mux1~0_combout\ & 
-- (\fatorador_engine_00|Add1~0_combout\ & ((\fatorador_engine_00|primes_buff[1][14]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mux1~0_combout\,
	datab => \fatorador_engine_00|Add1~0_combout\,
	datac => \fatorador_engine_00|primes_buff[0][14]~combout\,
	datad => \fatorador_engine_00|primes_buff[1][14]~combout\,
	combout => \fatorador_engine_00|Mux1~1_combout\);

-- Location: LCCOMB_X32_Y18_N26
\fatorador_engine_00|Equal1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Equal1~8_combout\ = (\fatorador_engine_00|Mux0~1_combout\ & (\fatorador_engine_00|i\(15) & (\fatorador_engine_00|i\(14) $ (!\fatorador_engine_00|Mux1~1_combout\)))) # (!\fatorador_engine_00|Mux0~1_combout\ & 
-- (!\fatorador_engine_00|i\(15) & (\fatorador_engine_00|i\(14) $ (!\fatorador_engine_00|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mux0~1_combout\,
	datab => \fatorador_engine_00|i\(14),
	datac => \fatorador_engine_00|Mux1~1_combout\,
	datad => \fatorador_engine_00|i\(15),
	combout => \fatorador_engine_00|Equal1~8_combout\);

-- Location: LCCOMB_X32_Y16_N12
\fatorador_engine_00|Equal1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Equal1~9_combout\ = (\fatorador_engine_00|Equal1~7_combout\ & (\fatorador_engine_00|Equal1~6_combout\ & (\fatorador_engine_00|Equal1~5_combout\ & \fatorador_engine_00|Equal1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Equal1~7_combout\,
	datab => \fatorador_engine_00|Equal1~6_combout\,
	datac => \fatorador_engine_00|Equal1~5_combout\,
	datad => \fatorador_engine_00|Equal1~8_combout\,
	combout => \fatorador_engine_00|Equal1~9_combout\);

-- Location: LCCOMB_X32_Y16_N22
\fatorador_engine_00|primes_buff[1][0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[1][0]~3_combout\ = (\fatorador_engine_00|primes_buff[1][0]~2_combout\ & (\fatorador_engine_00|primes_buff[3][0]~0_combout\ & ((!\fatorador_engine_00|Equal1~9_combout\) # (!\fatorador_engine_00|Equal1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|primes_buff[1][0]~2_combout\,
	datab => \fatorador_engine_00|primes_buff[3][0]~0_combout\,
	datac => \fatorador_engine_00|Equal1~4_combout\,
	datad => \fatorador_engine_00|Equal1~9_combout\,
	combout => \fatorador_engine_00|primes_buff[1][0]~3_combout\);

-- Location: CLKCTRL_G14
\fatorador_engine_00|primes_buff[1][0]~3clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \fatorador_engine_00|primes_buff[1][0]~3clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\);

-- Location: LCCOMB_X30_Y16_N12
\fatorador_engine_00|primes_buff[1][4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[1][4]~combout\ = ((GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & (\fatorador_engine_00|i\(4))) # (!GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & 
-- ((\fatorador_engine_00|primes_buff[1][4]~combout\)))) # (!\fatorador_engine_00|state_reg.wait_op~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(4),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[1][4]~combout\,
	combout => \fatorador_engine_00|primes_buff[1][4]~combout\);

-- Location: LCCOMB_X30_Y16_N6
\fatorador_engine_00|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux11~1_combout\ = (\fatorador_engine_00|Mux11~0_combout\ & ((\fatorador_engine_00|primes_buff[0][4]~combout\) # ((!\fatorador_engine_00|Add1~0_combout\)))) # (!\fatorador_engine_00|Mux11~0_combout\ & 
-- (((\fatorador_engine_00|Add1~0_combout\ & \fatorador_engine_00|primes_buff[1][4]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mux11~0_combout\,
	datab => \fatorador_engine_00|primes_buff[0][4]~combout\,
	datac => \fatorador_engine_00|Add1~0_combout\,
	datad => \fatorador_engine_00|primes_buff[1][4]~combout\,
	combout => \fatorador_engine_00|Mux11~1_combout\);

-- Location: LCCOMB_X30_Y16_N16
\fatorador_engine_00|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Equal1~2_combout\ = (\fatorador_engine_00|Mux10~1_combout\ & (\fatorador_engine_00|i\(5) & (\fatorador_engine_00|Mux11~1_combout\ $ (!\fatorador_engine_00|i\(4))))) # (!\fatorador_engine_00|Mux10~1_combout\ & 
-- (!\fatorador_engine_00|i\(5) & (\fatorador_engine_00|Mux11~1_combout\ $ (!\fatorador_engine_00|i\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mux10~1_combout\,
	datab => \fatorador_engine_00|Mux11~1_combout\,
	datac => \fatorador_engine_00|i\(5),
	datad => \fatorador_engine_00|i\(4),
	combout => \fatorador_engine_00|Equal1~2_combout\);

-- Location: LCCOMB_X31_Y16_N16
\fatorador_engine_00|primes_buff[0][0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[0][0]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|primes_buff[0][0]~1_combout\ & ((\fatorador_engine_00|i[0]~1_combout\))) # (!\fatorador_engine_00|primes_buff[0][0]~1_combout\ & 
-- (\fatorador_engine_00|primes_buff[0][0]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|primes_buff[0][0]~combout\,
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[0][0]~1_combout\,
	datad => \fatorador_engine_00|i[0]~1_combout\,
	combout => \fatorador_engine_00|primes_buff[0][0]~combout\);

-- Location: LCCOMB_X31_Y16_N12
\fatorador_engine_00|primes_buff[1][0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[1][0]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & ((\fatorador_engine_00|i[0]~1_combout\))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & (\fatorador_engine_00|primes_buff[1][0]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|primes_buff[1][0]~combout\,
	datab => \fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\,
	datac => \fatorador_engine_00|state_reg.wait_op~regout\,
	datad => \fatorador_engine_00|i[0]~1_combout\,
	combout => \fatorador_engine_00|primes_buff[1][0]~combout\);

-- Location: LCCOMB_X31_Y16_N0
\fatorador_engine_00|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux15~1_combout\ = (\fatorador_engine_00|Mux15~0_combout\ & (((\fatorador_engine_00|primes_buff[0][0]~combout\)) # (!\fatorador_engine_00|Add1~0_combout\))) # (!\fatorador_engine_00|Mux15~0_combout\ & 
-- (\fatorador_engine_00|Add1~0_combout\ & ((\fatorador_engine_00|primes_buff[1][0]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mux15~0_combout\,
	datab => \fatorador_engine_00|Add1~0_combout\,
	datac => \fatorador_engine_00|primes_buff[0][0]~combout\,
	datad => \fatorador_engine_00|primes_buff[1][0]~combout\,
	combout => \fatorador_engine_00|Mux15~1_combout\);

-- Location: LCCOMB_X31_Y16_N2
\fatorador_engine_00|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Equal1~0_combout\ = (\fatorador_engine_00|Mux14~1_combout\ & (\fatorador_engine_00|i\(1) & (\fatorador_engine_00|Mux15~1_combout\ $ (!\fatorador_engine_00|i[0]~1_combout\)))) # (!\fatorador_engine_00|Mux14~1_combout\ & 
-- (!\fatorador_engine_00|i\(1) & (\fatorador_engine_00|Mux15~1_combout\ $ (!\fatorador_engine_00|i[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mux14~1_combout\,
	datab => \fatorador_engine_00|Mux15~1_combout\,
	datac => \fatorador_engine_00|i\(1),
	datad => \fatorador_engine_00|i[0]~1_combout\,
	combout => \fatorador_engine_00|Equal1~0_combout\);

-- Location: LCCOMB_X32_Y16_N20
\fatorador_engine_00|primes_buff[3][0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[3][0]~4_combout\ = (\fatorador_engine_00|idx\(1) & (\fatorador_engine_00|primes_buff[3][0]~0_combout\ & ((!\fatorador_engine_00|Equal1~4_combout\) # (!\fatorador_engine_00|Equal1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Equal1~9_combout\,
	datab => \fatorador_engine_00|idx\(1),
	datac => \fatorador_engine_00|Equal1~4_combout\,
	datad => \fatorador_engine_00|primes_buff[3][0]~0_combout\,
	combout => \fatorador_engine_00|primes_buff[3][0]~4_combout\);

-- Location: LCCOMB_X33_Y16_N22
\fatorador_engine_00|primes_buff[3][0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[3][0]~6_combout\ = (\fatorador_engine_00|primes_buff[3][0]~4_combout\ & \fatorador_engine_00|idx[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fatorador_engine_00|primes_buff[3][0]~4_combout\,
	datad => \fatorador_engine_00|idx[0]~3_combout\,
	combout => \fatorador_engine_00|primes_buff[3][0]~6_combout\);

-- Location: CLKCTRL_G12
\fatorador_engine_00|primes_buff[3][0]~6clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \fatorador_engine_00|primes_buff[3][0]~6clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\);

-- Location: LCCOMB_X30_Y16_N4
\fatorador_engine_00|primes_buff[3][7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[3][7]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & (\fatorador_engine_00|i\(7))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[3][7]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(7),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[3][7]~combout\,
	datad => \fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[3][7]~combout\);

-- Location: LCCOMB_X30_Y16_N18
\fatorador_engine_00|primes_buff[1][7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[1][7]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & (\fatorador_engine_00|i\(7))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[1][7]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(7),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[1][7]~combout\,
	combout => \fatorador_engine_00|primes_buff[1][7]~combout\);

-- Location: LCCOMB_X30_Y16_N2
\fatorador_engine_00|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux8~0_combout\ = (\fatorador_engine_00|idx[0]~3_combout\ & (!\fatorador_engine_00|idx\(1))) # (!\fatorador_engine_00|idx[0]~3_combout\ & ((\fatorador_engine_00|idx\(1) & ((\fatorador_engine_00|primes_buff[1][7]~combout\))) # 
-- (!\fatorador_engine_00|idx\(1) & (\fatorador_engine_00|primes_buff[3][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx[0]~3_combout\,
	datab => \fatorador_engine_00|idx\(1),
	datac => \fatorador_engine_00|primes_buff[3][7]~combout\,
	datad => \fatorador_engine_00|primes_buff[1][7]~combout\,
	combout => \fatorador_engine_00|Mux8~0_combout\);

-- Location: LCCOMB_X33_Y16_N20
\fatorador_engine_00|primes_buff[2][0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[2][0]~5_combout\ = (\fatorador_engine_00|primes_buff[3][0]~4_combout\ & !\fatorador_engine_00|idx[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fatorador_engine_00|primes_buff[3][0]~4_combout\,
	datad => \fatorador_engine_00|idx[0]~3_combout\,
	combout => \fatorador_engine_00|primes_buff[2][0]~5_combout\);

-- Location: CLKCTRL_G13
\fatorador_engine_00|primes_buff[2][0]~5clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \fatorador_engine_00|primes_buff[2][0]~5clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\);

-- Location: LCCOMB_X30_Y18_N8
\fatorador_engine_00|primes_buff[2][7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[2][7]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & ((\fatorador_engine_00|i\(7)))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & (\fatorador_engine_00|primes_buff[2][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|primes_buff[2][7]~combout\,
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|i\(7),
	datad => \fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[2][7]~combout\);

-- Location: LCCOMB_X30_Y18_N20
\fatorador_engine_00|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Mux8~1_combout\ = (\fatorador_engine_00|Mux8~0_combout\ & ((\fatorador_engine_00|primes_buff[0][7]~combout\) # ((!\fatorador_engine_00|idx[0]~3_combout\)))) # (!\fatorador_engine_00|Mux8~0_combout\ & 
-- (((\fatorador_engine_00|idx[0]~3_combout\ & \fatorador_engine_00|primes_buff[2][7]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|primes_buff[0][7]~combout\,
	datab => \fatorador_engine_00|Mux8~0_combout\,
	datac => \fatorador_engine_00|idx[0]~3_combout\,
	datad => \fatorador_engine_00|primes_buff[2][7]~combout\,
	combout => \fatorador_engine_00|Mux8~1_combout\);

-- Location: LCCOMB_X30_Y16_N24
\fatorador_engine_00|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Equal1~3_combout\ = (\fatorador_engine_00|Mux9~1_combout\ & (\fatorador_engine_00|i\(6) & (\fatorador_engine_00|Mux8~1_combout\ $ (!\fatorador_engine_00|i\(7))))) # (!\fatorador_engine_00|Mux9~1_combout\ & (!\fatorador_engine_00|i\(6) 
-- & (\fatorador_engine_00|Mux8~1_combout\ $ (!\fatorador_engine_00|i\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Mux9~1_combout\,
	datab => \fatorador_engine_00|Mux8~1_combout\,
	datac => \fatorador_engine_00|i\(7),
	datad => \fatorador_engine_00|i\(6),
	combout => \fatorador_engine_00|Equal1~3_combout\);

-- Location: LCCOMB_X31_Y16_N30
\fatorador_engine_00|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|Equal1~4_combout\ = (\fatorador_engine_00|Equal1~1_combout\ & (\fatorador_engine_00|Equal1~2_combout\ & (\fatorador_engine_00|Equal1~0_combout\ & \fatorador_engine_00|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Equal1~1_combout\,
	datab => \fatorador_engine_00|Equal1~2_combout\,
	datac => \fatorador_engine_00|Equal1~0_combout\,
	datad => \fatorador_engine_00|Equal1~3_combout\,
	combout => \fatorador_engine_00|Equal1~4_combout\);

-- Location: LCCOMB_X32_Y16_N18
\fatorador_engine_00|idx[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|idx[0]~2_combout\ = (\fatorador_engine_00|idx[0]~0_combout\ & (((\fatorador_engine_00|idx[0]~1_combout\) # (!\fatorador_engine_00|Equal1~4_combout\)) # (!\fatorador_engine_00|Equal1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|Equal1~9_combout\,
	datab => \fatorador_engine_00|idx[0]~1_combout\,
	datac => \fatorador_engine_00|Equal1~4_combout\,
	datad => \fatorador_engine_00|idx[0]~0_combout\,
	combout => \fatorador_engine_00|idx[0]~2_combout\);

-- Location: LCCOMB_X32_Y16_N4
\fatorador_engine_00|idx[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|idx\(1) = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|idx[0]~2_combout\ & ((\fatorador_engine_00|Add1~0_combout\))) # (!\fatorador_engine_00|idx[0]~2_combout\ & (\fatorador_engine_00|idx\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|idx\(1),
	datab => \fatorador_engine_00|idx[0]~2_combout\,
	datac => \fatorador_engine_00|state_reg.wait_op~regout\,
	datad => \fatorador_engine_00|Add1~0_combout\,
	combout => \fatorador_engine_00|idx\(1));

-- Location: LCCOMB_X32_Y16_N14
\fatorador_engine_00|primes_buff[0][0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[0][0]~1_combout\ = (\fatorador_engine_00|primes_buff[3][0]~0_combout\ & (!\fatorador_engine_00|idx\(1) & !\fatorador_engine_00|idx[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|primes_buff[3][0]~0_combout\,
	datac => \fatorador_engine_00|idx\(1),
	datad => \fatorador_engine_00|idx[0]~3_combout\,
	combout => \fatorador_engine_00|primes_buff[0][0]~1_combout\);

-- Location: LCCOMB_X31_Y17_N16
\fatorador_engine_00|primes_buff[0][1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[0][1]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|primes_buff[0][0]~1_combout\ & (\fatorador_engine_00|i\(1))) # (!\fatorador_engine_00|primes_buff[0][0]~1_combout\ & 
-- ((\fatorador_engine_00|primes_buff[0][1]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[0][1]~combout\,
	datad => \fatorador_engine_00|primes_buff[0][0]~1_combout\,
	combout => \fatorador_engine_00|primes_buff[0][1]~combout\);

-- Location: LCCOMB_X33_Y19_N14
\fatorador_engine_00|out0[15]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out0[15]~0_combout\ = (\fatorador_engine_00|LessThan0~3_combout\) # (((\fatorador_engine_00|LessThan0~1_combout\) # (\fatorador_engine_00|LessThan0~0_combout\)) # (!\fatorador_engine_00|state_reg.wait_op~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|LessThan0~3_combout\,
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|LessThan0~1_combout\,
	datad => \fatorador_engine_00|LessThan0~0_combout\,
	combout => \fatorador_engine_00|out0[15]~0_combout\);

-- Location: CLKCTRL_G6
\fatorador_engine_00|out0[15]~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \fatorador_engine_00|out0[15]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \fatorador_engine_00|out0[15]~0clkctrl_outclk\);

-- Location: LCCOMB_X28_Y4_N28
\fatorador_engine_00|out0[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out0\(1) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out0\(1))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[0][1]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out0\(1),
	datac => \fatorador_engine_00|primes_buff[0][1]~combout\,
	datad => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	combout => \fatorador_engine_00|out0\(1));

-- Location: LCCOMB_X33_Y16_N28
\fatorador_engine_00|primes_buff[0][6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[0][6]~combout\ = ((\fatorador_engine_00|primes_buff[0][0]~1_combout\ & (\fatorador_engine_00|i\(6))) # (!\fatorador_engine_00|primes_buff[0][0]~1_combout\ & ((\fatorador_engine_00|primes_buff[0][6]~combout\)))) # 
-- (!\fatorador_engine_00|state_reg.wait_op~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(6),
	datab => \fatorador_engine_00|primes_buff[0][6]~combout\,
	datac => \fatorador_engine_00|state_reg.wait_op~regout\,
	datad => \fatorador_engine_00|primes_buff[0][0]~1_combout\,
	combout => \fatorador_engine_00|primes_buff[0][6]~combout\);

-- Location: LCCOMB_X30_Y16_N14
\fatorador_engine_00|out0[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out0\(6) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out0\(6))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[0][6]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out0\(6),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[0][6]~combout\,
	combout => \fatorador_engine_00|out0\(6));

-- Location: LCCOMB_X30_Y16_N0
\fatorador_engine_00|out0[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out0\(4) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out0\(4))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[0][4]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out0\(4),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[0][4]~combout\,
	combout => \fatorador_engine_00|out0\(4));

-- Location: LCCOMB_X30_Y18_N12
\fatorador_engine_00|primes_buff[0][7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[0][7]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|primes_buff[0][0]~1_combout\ & (\fatorador_engine_00|i\(7))) # (!\fatorador_engine_00|primes_buff[0][0]~1_combout\ & 
-- ((\fatorador_engine_00|primes_buff[0][7]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(7),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[0][7]~combout\,
	datad => \fatorador_engine_00|primes_buff[0][0]~1_combout\,
	combout => \fatorador_engine_00|primes_buff[0][7]~combout\);

-- Location: LCCOMB_X30_Y18_N0
\fatorador_engine_00|out0[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out0\(7) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out0\(7))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[0][7]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out0\(7),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[0][7]~combout\,
	combout => \fatorador_engine_00|out0\(7));

-- Location: LCCOMB_X30_Y14_N26
\bin_to_bcd_01|ones~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|ones~1_combout\ = (\fatorador_engine_00|out0\(6) & ((\fatorador_engine_00|out0\(5) & ((\fatorador_engine_00|out0\(4)) # (\fatorador_engine_00|out0\(7)))) # (!\fatorador_engine_00|out0\(5) & ((!\fatorador_engine_00|out0\(7)) # 
-- (!\fatorador_engine_00|out0\(4)))))) # (!\fatorador_engine_00|out0\(6) & (\fatorador_engine_00|out0\(4) $ (((\fatorador_engine_00|out0\(5)) # (!\fatorador_engine_00|out0\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111011000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out0\(5),
	datab => \fatorador_engine_00|out0\(6),
	datac => \fatorador_engine_00|out0\(4),
	datad => \fatorador_engine_00|out0\(7),
	combout => \bin_to_bcd_01|ones~1_combout\);

-- Location: LCCOMB_X29_Y16_N28
\fatorador_engine_00|primes_buff[0][3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[0][3]~combout\ = ((\fatorador_engine_00|primes_buff[0][0]~1_combout\ & (\fatorador_engine_00|i\(3))) # (!\fatorador_engine_00|primes_buff[0][0]~1_combout\ & ((\fatorador_engine_00|primes_buff[0][3]~combout\)))) # 
-- (!\fatorador_engine_00|state_reg.wait_op~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|i\(3),
	datac => \fatorador_engine_00|primes_buff[0][3]~combout\,
	datad => \fatorador_engine_00|primes_buff[0][0]~1_combout\,
	combout => \fatorador_engine_00|primes_buff[0][3]~combout\);

-- Location: LCCOMB_X29_Y16_N20
\fatorador_engine_00|out0[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out0\(3) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out0\(3))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[0][3]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out0\(3),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[0][3]~combout\,
	combout => \fatorador_engine_00|out0\(3));

-- Location: LCCOMB_X30_Y14_N28
\bin_to_bcd_01|ones~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|ones~2_combout\ = (\fatorador_engine_00|out0\(5) & (!\fatorador_engine_00|out0\(7) & ((\fatorador_engine_00|out0\(4)) # (!\fatorador_engine_00|out0\(6))))) # (!\fatorador_engine_00|out0\(5) & (\fatorador_engine_00|out0\(7) & 
-- ((\fatorador_engine_00|out0\(6)) # (!\fatorador_engine_00|out0\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out0\(5),
	datab => \fatorador_engine_00|out0\(6),
	datac => \fatorador_engine_00|out0\(4),
	datad => \fatorador_engine_00|out0\(7),
	combout => \bin_to_bcd_01|ones~2_combout\);

-- Location: LCCOMB_X30_Y14_N30
\bin_to_bcd_01|ones~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|ones~5_combout\ = (\bin_to_bcd_01|ones~0_combout\ & (((\fatorador_engine_00|out0\(3))))) # (!\bin_to_bcd_01|ones~0_combout\ & ((\fatorador_engine_00|out0\(3) & ((\bin_to_bcd_01|ones~2_combout\))) # (!\fatorador_engine_00|out0\(3) & 
-- ((\bin_to_bcd_01|ones~1_combout\) # (!\bin_to_bcd_01|ones~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones~0_combout\,
	datab => \bin_to_bcd_01|ones~1_combout\,
	datac => \fatorador_engine_00|out0\(3),
	datad => \bin_to_bcd_01|ones~2_combout\,
	combout => \bin_to_bcd_01|ones~5_combout\);

-- Location: LCCOMB_X31_Y16_N10
\fatorador_engine_00|primes_buff[0][2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[0][2]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|primes_buff[0][0]~1_combout\ & ((\fatorador_engine_00|i\(2)))) # (!\fatorador_engine_00|primes_buff[0][0]~1_combout\ & 
-- (\fatorador_engine_00|primes_buff[0][2]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|primes_buff[0][2]~combout\,
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[0][0]~1_combout\,
	datad => \fatorador_engine_00|i\(2),
	combout => \fatorador_engine_00|primes_buff[0][2]~combout\);

-- Location: LCCOMB_X30_Y16_N22
\fatorador_engine_00|out0[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out0\(2) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out0\(2))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[0][2]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out0\(2),
	datac => \fatorador_engine_00|primes_buff[0][2]~combout\,
	datad => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	combout => \fatorador_engine_00|out0\(2));

-- Location: LCCOMB_X30_Y14_N2
\bin_to_bcd_01|ones~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|ones~3_combout\ = (\bin_to_bcd_01|ones~2_combout\ & (((\bin_to_bcd_01|ones~1_combout\ & !\fatorador_engine_00|out0\(3))))) # (!\bin_to_bcd_01|ones~2_combout\ & (\bin_to_bcd_01|ones~0_combout\ & ((\fatorador_engine_00|out0\(3)) # 
-- (!\bin_to_bcd_01|ones~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones~0_combout\,
	datab => \bin_to_bcd_01|ones~1_combout\,
	datac => \fatorador_engine_00|out0\(3),
	datad => \bin_to_bcd_01|ones~2_combout\,
	combout => \bin_to_bcd_01|ones~3_combout\);

-- Location: LCCOMB_X30_Y14_N20
\bin_to_bcd_01|ones~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|ones~8_combout\ = (\bin_to_bcd_01|ones~4_combout\ & (\bin_to_bcd_01|ones~5_combout\ & (!\fatorador_engine_00|out0\(2)))) # (!\bin_to_bcd_01|ones~4_combout\ & (\bin_to_bcd_01|ones~3_combout\ & ((\fatorador_engine_00|out0\(2)) # 
-- (!\bin_to_bcd_01|ones~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones~4_combout\,
	datab => \bin_to_bcd_01|ones~5_combout\,
	datac => \fatorador_engine_00|out0\(2),
	datad => \bin_to_bcd_01|ones~3_combout\,
	combout => \bin_to_bcd_01|ones~8_combout\);

-- Location: LCCOMB_X30_Y14_N4
\bin_to_bcd_01|ones~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|ones~6_combout\ = (\bin_to_bcd_01|ones~5_combout\ & (((!\fatorador_engine_00|out0\(2) & \bin_to_bcd_01|ones~3_combout\)))) # (!\bin_to_bcd_01|ones~5_combout\ & ((\fatorador_engine_00|out0\(2)) # ((!\bin_to_bcd_01|ones~4_combout\ & 
-- !\bin_to_bcd_01|ones~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones~4_combout\,
	datab => \bin_to_bcd_01|ones~5_combout\,
	datac => \fatorador_engine_00|out0\(2),
	datad => \bin_to_bcd_01|ones~3_combout\,
	combout => \bin_to_bcd_01|ones~6_combout\);

-- Location: LCCOMB_X28_Y4_N16
\bin_to_bcd_01|ones[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|ones[1]~9_combout\ = (\fatorador_engine_00|out0\(1) & (((\bin_to_bcd_01|ones~8_combout\) # (\bin_to_bcd_01|ones~6_combout\)))) # (!\fatorador_engine_00|out0\(1) & (!\bin_to_bcd_01|ones~8_combout\ & ((\bin_to_bcd_01|ones~7_combout\) # 
-- (!\bin_to_bcd_01|ones~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones~7_combout\,
	datab => \fatorador_engine_00|out0\(1),
	datac => \bin_to_bcd_01|ones~8_combout\,
	datad => \bin_to_bcd_01|ones~6_combout\,
	combout => \bin_to_bcd_01|ones[1]~9_combout\);

-- Location: LCCOMB_X28_Y4_N26
\fatorador_engine_00|out0[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out0\(0) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out0\(0))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[0][0]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out0\(0),
	datac => \fatorador_engine_00|primes_buff[0][0]~combout\,
	datad => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	combout => \fatorador_engine_00|out0\(0));

-- Location: LCCOMB_X28_Y4_N20
\bin_to_bcd_01|ones[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|ones[3]~11_combout\ = (\bin_to_bcd_01|ones~6_combout\ & (\bin_to_bcd_01|ones~7_combout\ & (!\fatorador_engine_00|out0\(1)))) # (!\bin_to_bcd_01|ones~6_combout\ & (\bin_to_bcd_01|ones~8_combout\ & ((\fatorador_engine_00|out0\(1)) # 
-- (!\bin_to_bcd_01|ones~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones~7_combout\,
	datab => \fatorador_engine_00|out0\(1),
	datac => \bin_to_bcd_01|ones~8_combout\,
	datad => \bin_to_bcd_01|ones~6_combout\,
	combout => \bin_to_bcd_01|ones[3]~11_combout\);

-- Location: LCCOMB_X28_Y4_N10
\bin_to_bcd_01|ones[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|ones[2]~10_combout\ = (\bin_to_bcd_01|ones~7_combout\ & (!\fatorador_engine_00|out0\(1) & (\bin_to_bcd_01|ones~8_combout\))) # (!\bin_to_bcd_01|ones~7_combout\ & ((\fatorador_engine_00|out0\(1)) # ((!\bin_to_bcd_01|ones~8_combout\ & 
-- !\bin_to_bcd_01|ones~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones~7_combout\,
	datab => \fatorador_engine_00|out0\(1),
	datac => \bin_to_bcd_01|ones~8_combout\,
	datad => \bin_to_bcd_01|ones~6_combout\,
	combout => \bin_to_bcd_01|ones[2]~10_combout\);

-- Location: LCCOMB_X28_Y4_N14
\hex_to_7seg_00|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_00|WideOr6~0_combout\ = (\bin_to_bcd_01|ones[3]~11_combout\ & (\fatorador_engine_00|out0\(0) & (\bin_to_bcd_01|ones[1]~9_combout\ $ (!\bin_to_bcd_01|ones[2]~10_combout\)))) # (!\bin_to_bcd_01|ones[3]~11_combout\ & 
-- (\bin_to_bcd_01|ones[1]~9_combout\ & (\fatorador_engine_00|out0\(0) $ (\bin_to_bcd_01|ones[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones[1]~9_combout\,
	datab => \fatorador_engine_00|out0\(0),
	datac => \bin_to_bcd_01|ones[3]~11_combout\,
	datad => \bin_to_bcd_01|ones[2]~10_combout\,
	combout => \hex_to_7seg_00|WideOr6~0_combout\);

-- Location: LCCOMB_X28_Y4_N4
\hex_to_7seg_00|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_00|WideOr5~0_combout\ = (\bin_to_bcd_01|ones[1]~9_combout\ & (\bin_to_bcd_01|ones[2]~10_combout\ & (\fatorador_engine_00|out0\(0) $ (\bin_to_bcd_01|ones[3]~11_combout\)))) # (!\bin_to_bcd_01|ones[1]~9_combout\ & 
-- ((\fatorador_engine_00|out0\(0) & (\bin_to_bcd_01|ones[3]~11_combout\)) # (!\fatorador_engine_00|out0\(0) & ((\bin_to_bcd_01|ones[2]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones[1]~9_combout\,
	datab => \fatorador_engine_00|out0\(0),
	datac => \bin_to_bcd_01|ones[3]~11_combout\,
	datad => \bin_to_bcd_01|ones[2]~10_combout\,
	combout => \hex_to_7seg_00|WideOr5~0_combout\);

-- Location: LCCOMB_X28_Y4_N30
\hex_to_7seg_00|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_00|WideOr4~0_combout\ = (\bin_to_bcd_01|ones[3]~11_combout\ & (((\bin_to_bcd_01|ones[1]~9_combout\ & \fatorador_engine_00|out0\(0))) # (!\bin_to_bcd_01|ones[2]~10_combout\))) # (!\bin_to_bcd_01|ones[3]~11_combout\ & 
-- ((\bin_to_bcd_01|ones[1]~9_combout\) # ((\fatorador_engine_00|out0\(0)) # (\bin_to_bcd_01|ones[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones[1]~9_combout\,
	datab => \fatorador_engine_00|out0\(0),
	datac => \bin_to_bcd_01|ones[3]~11_combout\,
	datad => \bin_to_bcd_01|ones[2]~10_combout\,
	combout => \hex_to_7seg_00|WideOr4~0_combout\);

-- Location: LCCOMB_X28_Y4_N12
\hex_to_7seg_00|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_00|WideOr3~0_combout\ = (\fatorador_engine_00|out0\(0) & (\bin_to_bcd_01|ones[1]~9_combout\ $ (((\bin_to_bcd_01|ones[2]~10_combout\))))) # (!\fatorador_engine_00|out0\(0) & ((\bin_to_bcd_01|ones[1]~9_combout\ & 
-- (!\bin_to_bcd_01|ones[3]~11_combout\ & \bin_to_bcd_01|ones[2]~10_combout\)) # (!\bin_to_bcd_01|ones[1]~9_combout\ & (\bin_to_bcd_01|ones[3]~11_combout\ & !\bin_to_bcd_01|ones[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones[1]~9_combout\,
	datab => \fatorador_engine_00|out0\(0),
	datac => \bin_to_bcd_01|ones[3]~11_combout\,
	datad => \bin_to_bcd_01|ones[2]~10_combout\,
	combout => \hex_to_7seg_00|WideOr3~0_combout\);

-- Location: LCCOMB_X28_Y4_N22
\hex_to_7seg_00|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_00|WideOr2~0_combout\ = (\bin_to_bcd_01|ones[1]~9_combout\ & ((\bin_to_bcd_01|ones[2]~10_combout\ & ((!\bin_to_bcd_01|ones[3]~11_combout\))) # (!\bin_to_bcd_01|ones[2]~10_combout\ & (\fatorador_engine_00|out0\(0))))) # 
-- (!\bin_to_bcd_01|ones[1]~9_combout\ & (\fatorador_engine_00|out0\(0) & (!\bin_to_bcd_01|ones[3]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones[1]~9_combout\,
	datab => \fatorador_engine_00|out0\(0),
	datac => \bin_to_bcd_01|ones[3]~11_combout\,
	datad => \bin_to_bcd_01|ones[2]~10_combout\,
	combout => \hex_to_7seg_00|WideOr2~0_combout\);

-- Location: LCCOMB_X28_Y4_N8
\hex_to_7seg_00|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_00|WideOr1~0_combout\ = (\bin_to_bcd_01|ones[1]~9_combout\ & ((\bin_to_bcd_01|ones[3]~11_combout\ $ (\bin_to_bcd_01|ones[2]~10_combout\)) # (!\fatorador_engine_00|out0\(0)))) # (!\bin_to_bcd_01|ones[1]~9_combout\ & 
-- ((\bin_to_bcd_01|ones[3]~11_combout\) # ((!\fatorador_engine_00|out0\(0) & \bin_to_bcd_01|ones[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones[1]~9_combout\,
	datab => \fatorador_engine_00|out0\(0),
	datac => \bin_to_bcd_01|ones[3]~11_combout\,
	datad => \bin_to_bcd_01|ones[2]~10_combout\,
	combout => \hex_to_7seg_00|WideOr1~0_combout\);

-- Location: LCCOMB_X28_Y4_N18
\hex_to_7seg_00|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_00|WideOr0~0_combout\ = (\fatorador_engine_00|out0\(0) & (!\bin_to_bcd_01|ones[3]~11_combout\ & (\bin_to_bcd_01|ones[1]~9_combout\ $ (\bin_to_bcd_01|ones[2]~10_combout\)))) # (!\fatorador_engine_00|out0\(0) & 
-- (\bin_to_bcd_01|ones[1]~9_combout\ & (\bin_to_bcd_01|ones[3]~11_combout\ $ (!\bin_to_bcd_01|ones[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones[1]~9_combout\,
	datab => \fatorador_engine_00|out0\(0),
	datac => \bin_to_bcd_01|ones[3]~11_combout\,
	datad => \bin_to_bcd_01|ones[2]~10_combout\,
	combout => \hex_to_7seg_00|WideOr0~0_combout\);

-- Location: LCCOMB_X30_Y14_N18
\bin_to_bcd_01|ones~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|ones~14_combout\ = \bin_to_bcd_01|ones~0_combout\ $ ((((\bin_to_bcd_01|ones~1_combout\ & !\fatorador_engine_00|out0\(3))) # (!\bin_to_bcd_01|ones~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones~0_combout\,
	datab => \bin_to_bcd_01|ones~1_combout\,
	datac => \fatorador_engine_00|out0\(3),
	datad => \bin_to_bcd_01|ones~2_combout\,
	combout => \bin_to_bcd_01|ones~14_combout\);

-- Location: LCCOMB_X30_Y18_N16
\fatorador_engine_00|primes_buff[0][5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[0][5]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((\fatorador_engine_00|primes_buff[0][0]~1_combout\ & (\fatorador_engine_00|i\(5))) # (!\fatorador_engine_00|primes_buff[0][0]~1_combout\ & 
-- ((\fatorador_engine_00|primes_buff[0][5]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[0][5]~combout\,
	datad => \fatorador_engine_00|primes_buff[0][0]~1_combout\,
	combout => \fatorador_engine_00|primes_buff[0][5]~combout\);

-- Location: LCCOMB_X30_Y18_N4
\fatorador_engine_00|out0[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out0\(5) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out0\(5))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[0][5]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out0\(5),
	datac => \fatorador_engine_00|primes_buff[0][5]~combout\,
	datad => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	combout => \fatorador_engine_00|out0\(5));

-- Location: LCCOMB_X30_Y18_N28
\bin_to_bcd_01|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|LessThan0~0_combout\ = (\fatorador_engine_00|out0\(6)) # (\fatorador_engine_00|out0\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out0\(6),
	datac => \fatorador_engine_00|out0\(5),
	combout => \bin_to_bcd_01|LessThan0~0_combout\);

-- Location: LCCOMB_X30_Y14_N8
\bin_to_bcd_01|tens~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|tens~3_combout\ = (\bin_to_bcd_01|tens~2_combout\) # ((!\bin_to_bcd_01|ones~14_combout\ & ((!\fatorador_engine_00|out0\(7)) # (!\bin_to_bcd_01|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|tens~2_combout\,
	datab => \bin_to_bcd_01|ones~14_combout\,
	datac => \bin_to_bcd_01|LessThan0~0_combout\,
	datad => \fatorador_engine_00|out0\(7),
	combout => \bin_to_bcd_01|tens~3_combout\);

-- Location: LCCOMB_X30_Y14_N22
\bin_to_bcd_01|ones~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|ones~12_combout\ = \bin_to_bcd_01|ones~3_combout\ $ ((((\bin_to_bcd_01|ones~5_combout\ & !\fatorador_engine_00|out0\(2))) # (!\bin_to_bcd_01|ones~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones~4_combout\,
	datab => \bin_to_bcd_01|ones~5_combout\,
	datac => \fatorador_engine_00|out0\(2),
	datad => \bin_to_bcd_01|ones~3_combout\,
	combout => \bin_to_bcd_01|ones~12_combout\);

-- Location: LCCOMB_X30_Y14_N14
\bin_to_bcd_01|tens~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|tens~4_combout\ = (!\bin_to_bcd_01|ones~13_combout\ & (((!\fatorador_engine_00|out0\(7)) # (!\bin_to_bcd_01|LessThan0~0_combout\)) # (!\bin_to_bcd_01|ones~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones~13_combout\,
	datab => \bin_to_bcd_01|ones~14_combout\,
	datac => \bin_to_bcd_01|LessThan0~0_combout\,
	datad => \fatorador_engine_00|out0\(7),
	combout => \bin_to_bcd_01|tens~4_combout\);

-- Location: LCCOMB_X61_Y4_N10
\bin_to_bcd_01|tens[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|tens[2]~6_combout\ = (\bin_to_bcd_01|tens~1_combout\ & (\bin_to_bcd_01|tens~3_combout\ $ ((\bin_to_bcd_01|ones~12_combout\)))) # (!\bin_to_bcd_01|tens~1_combout\ & (\bin_to_bcd_01|tens~3_combout\ & ((!\bin_to_bcd_01|tens~4_combout\) # 
-- (!\bin_to_bcd_01|ones~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|tens~1_combout\,
	datab => \bin_to_bcd_01|tens~3_combout\,
	datac => \bin_to_bcd_01|ones~12_combout\,
	datad => \bin_to_bcd_01|tens~4_combout\,
	combout => \bin_to_bcd_01|tens[2]~6_combout\);

-- Location: LCCOMB_X61_Y4_N28
\bin_to_bcd_01|tens[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|tens[3]~7_combout\ = (\bin_to_bcd_01|ones~12_combout\ & (((!\bin_to_bcd_01|tens~3_combout\ & \bin_to_bcd_01|tens~4_combout\)))) # (!\bin_to_bcd_01|ones~12_combout\ & (\bin_to_bcd_01|tens~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|tens~1_combout\,
	datab => \bin_to_bcd_01|tens~3_combout\,
	datac => \bin_to_bcd_01|ones~12_combout\,
	datad => \bin_to_bcd_01|tens~4_combout\,
	combout => \bin_to_bcd_01|tens[3]~7_combout\);

-- Location: LCCOMB_X28_Y4_N24
\bin_to_bcd_01|tens[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|tens[0]~0_combout\ = \bin_to_bcd_01|ones~8_combout\ $ ((((\bin_to_bcd_01|ones~7_combout\ & !\fatorador_engine_00|out0\(1))) # (!\bin_to_bcd_01|ones~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|ones~7_combout\,
	datab => \fatorador_engine_00|out0\(1),
	datac => \bin_to_bcd_01|ones~8_combout\,
	datad => \bin_to_bcd_01|ones~6_combout\,
	combout => \bin_to_bcd_01|tens[0]~0_combout\);

-- Location: LCCOMB_X61_Y4_N12
\bin_to_bcd_01|tens[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_01|tens[1]~5_combout\ = (\bin_to_bcd_01|tens~1_combout\ & (((\bin_to_bcd_01|ones~12_combout\)))) # (!\bin_to_bcd_01|tens~1_combout\ & ((\bin_to_bcd_01|ones~12_combout\ & (\bin_to_bcd_01|tens~3_combout\ & \bin_to_bcd_01|tens~4_combout\)) # 
-- (!\bin_to_bcd_01|ones~12_combout\ & ((!\bin_to_bcd_01|tens~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|tens~1_combout\,
	datab => \bin_to_bcd_01|tens~3_combout\,
	datac => \bin_to_bcd_01|ones~12_combout\,
	datad => \bin_to_bcd_01|tens~4_combout\,
	combout => \bin_to_bcd_01|tens[1]~5_combout\);

-- Location: LCCOMB_X61_Y4_N26
\hex_to_7seg_01|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_01|WideOr6~0_combout\ = (\bin_to_bcd_01|tens[2]~6_combout\ & (!\bin_to_bcd_01|tens[1]~5_combout\ & (\bin_to_bcd_01|tens[3]~7_combout\ $ (\bin_to_bcd_01|tens[0]~0_combout\)))) # (!\bin_to_bcd_01|tens[2]~6_combout\ & 
-- (!\bin_to_bcd_01|tens[0]~0_combout\ & (\bin_to_bcd_01|tens[3]~7_combout\ $ (!\bin_to_bcd_01|tens[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|tens[2]~6_combout\,
	datab => \bin_to_bcd_01|tens[3]~7_combout\,
	datac => \bin_to_bcd_01|tens[0]~0_combout\,
	datad => \bin_to_bcd_01|tens[1]~5_combout\,
	combout => \hex_to_7seg_01|WideOr6~0_combout\);

-- Location: LCCOMB_X61_Y4_N16
\hex_to_7seg_01|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_01|WideOr5~0_combout\ = (\bin_to_bcd_01|tens[3]~7_combout\ & ((\bin_to_bcd_01|tens[0]~0_combout\ & (\bin_to_bcd_01|tens[2]~6_combout\)) # (!\bin_to_bcd_01|tens[0]~0_combout\ & ((\bin_to_bcd_01|tens[1]~5_combout\))))) # 
-- (!\bin_to_bcd_01|tens[3]~7_combout\ & (\bin_to_bcd_01|tens[2]~6_combout\ & (\bin_to_bcd_01|tens[0]~0_combout\ $ (!\bin_to_bcd_01|tens[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|tens[2]~6_combout\,
	datab => \bin_to_bcd_01|tens[3]~7_combout\,
	datac => \bin_to_bcd_01|tens[0]~0_combout\,
	datad => \bin_to_bcd_01|tens[1]~5_combout\,
	combout => \hex_to_7seg_01|WideOr5~0_combout\);

-- Location: LCCOMB_X61_Y4_N18
\hex_to_7seg_01|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_01|WideOr4~0_combout\ = (\bin_to_bcd_01|tens[2]~6_combout\ & (((!\bin_to_bcd_01|tens[0]~0_combout\ & !\bin_to_bcd_01|tens[1]~5_combout\)) # (!\bin_to_bcd_01|tens[3]~7_combout\))) # (!\bin_to_bcd_01|tens[2]~6_combout\ & 
-- ((\bin_to_bcd_01|tens[3]~7_combout\) # ((!\bin_to_bcd_01|tens[1]~5_combout\) # (!\bin_to_bcd_01|tens[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|tens[2]~6_combout\,
	datab => \bin_to_bcd_01|tens[3]~7_combout\,
	datac => \bin_to_bcd_01|tens[0]~0_combout\,
	datad => \bin_to_bcd_01|tens[1]~5_combout\,
	combout => \hex_to_7seg_01|WideOr4~0_combout\);

-- Location: LCCOMB_X61_Y4_N20
\hex_to_7seg_01|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_01|WideOr3~0_combout\ = (\bin_to_bcd_01|tens[0]~0_combout\ & ((\bin_to_bcd_01|tens[2]~6_combout\ & (!\bin_to_bcd_01|tens[3]~7_combout\ & !\bin_to_bcd_01|tens[1]~5_combout\)) # (!\bin_to_bcd_01|tens[2]~6_combout\ & 
-- (\bin_to_bcd_01|tens[3]~7_combout\ & \bin_to_bcd_01|tens[1]~5_combout\)))) # (!\bin_to_bcd_01|tens[0]~0_combout\ & (\bin_to_bcd_01|tens[2]~6_combout\ $ (((!\bin_to_bcd_01|tens[1]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101000100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|tens[2]~6_combout\,
	datab => \bin_to_bcd_01|tens[3]~7_combout\,
	datac => \bin_to_bcd_01|tens[0]~0_combout\,
	datad => \bin_to_bcd_01|tens[1]~5_combout\,
	combout => \hex_to_7seg_01|WideOr3~0_combout\);

-- Location: LCCOMB_X61_Y4_N22
\hex_to_7seg_01|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_01|WideOr2~0_combout\ = (\bin_to_bcd_01|tens[1]~5_combout\ & (((!\bin_to_bcd_01|tens[3]~7_combout\ & !\bin_to_bcd_01|tens[0]~0_combout\)))) # (!\bin_to_bcd_01|tens[1]~5_combout\ & ((\bin_to_bcd_01|tens[2]~6_combout\ & 
-- (!\bin_to_bcd_01|tens[3]~7_combout\)) # (!\bin_to_bcd_01|tens[2]~6_combout\ & ((!\bin_to_bcd_01|tens[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|tens[2]~6_combout\,
	datab => \bin_to_bcd_01|tens[3]~7_combout\,
	datac => \bin_to_bcd_01|tens[0]~0_combout\,
	datad => \bin_to_bcd_01|tens[1]~5_combout\,
	combout => \hex_to_7seg_01|WideOr2~0_combout\);

-- Location: LCCOMB_X61_Y4_N0
\hex_to_7seg_01|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_01|WideOr1~0_combout\ = (\bin_to_bcd_01|tens[2]~6_combout\ & ((\bin_to_bcd_01|tens[0]~0_combout\) # (\bin_to_bcd_01|tens[3]~7_combout\ $ (!\bin_to_bcd_01|tens[1]~5_combout\)))) # (!\bin_to_bcd_01|tens[2]~6_combout\ & 
-- ((\bin_to_bcd_01|tens[3]~7_combout\) # ((\bin_to_bcd_01|tens[0]~0_combout\ & !\bin_to_bcd_01|tens[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|tens[2]~6_combout\,
	datab => \bin_to_bcd_01|tens[3]~7_combout\,
	datac => \bin_to_bcd_01|tens[0]~0_combout\,
	datad => \bin_to_bcd_01|tens[1]~5_combout\,
	combout => \hex_to_7seg_01|WideOr1~0_combout\);

-- Location: LCCOMB_X61_Y4_N2
\hex_to_7seg_01|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_01|WideOr0~0_combout\ = (\bin_to_bcd_01|tens[0]~0_combout\ & (!\bin_to_bcd_01|tens[1]~5_combout\ & (\bin_to_bcd_01|tens[2]~6_combout\ $ (!\bin_to_bcd_01|tens[3]~7_combout\)))) # (!\bin_to_bcd_01|tens[0]~0_combout\ & 
-- (!\bin_to_bcd_01|tens[3]~7_combout\ & (\bin_to_bcd_01|tens[2]~6_combout\ $ (!\bin_to_bcd_01|tens[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_01|tens[2]~6_combout\,
	datab => \bin_to_bcd_01|tens[3]~7_combout\,
	datac => \bin_to_bcd_01|tens[0]~0_combout\,
	datad => \bin_to_bcd_01|tens[1]~5_combout\,
	combout => \hex_to_7seg_01|WideOr0~0_combout\);

-- Location: LCCOMB_X30_Y16_N30
\fatorador_engine_00|out1[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out1\(4) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out1\(4))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[1][4]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out1\(4),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[1][4]~combout\,
	combout => \fatorador_engine_00|out1\(4));

-- Location: LCCOMB_X30_Y16_N20
\fatorador_engine_00|out1[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out1\(7) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out1\(7))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[1][7]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out1\(7),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[1][7]~combout\,
	combout => \fatorador_engine_00|out1\(7));

-- Location: LCCOMB_X33_Y19_N26
\fatorador_engine_00|primes_buff[1][6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[1][6]~combout\ = ((\fatorador_engine_00|primes_buff[1][0]~3_combout\ & (\fatorador_engine_00|i\(6))) # (!\fatorador_engine_00|primes_buff[1][0]~3_combout\ & ((\fatorador_engine_00|primes_buff[1][6]~combout\)))) # 
-- (!\fatorador_engine_00|state_reg.wait_op~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(6),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[1][0]~3_combout\,
	datad => \fatorador_engine_00|primes_buff[1][6]~combout\,
	combout => \fatorador_engine_00|primes_buff[1][6]~combout\);

-- Location: LCCOMB_X33_Y16_N26
\fatorador_engine_00|out1[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out1\(6) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out1\(6))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[1][6]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out1\(6),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[1][6]~combout\,
	combout => \fatorador_engine_00|out1\(6));

-- Location: LCCOMB_X56_Y12_N26
\bin_to_bcd_02|ones~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|ones~1_combout\ = (\fatorador_engine_00|out1\(4) & (\fatorador_engine_00|out1\(6) $ (((!\fatorador_engine_00|out1\(5) & \fatorador_engine_00|out1\(7)))))) # (!\fatorador_engine_00|out1\(4) & ((\fatorador_engine_00|out1\(5) & 
-- ((\fatorador_engine_00|out1\(7)) # (!\fatorador_engine_00|out1\(6)))) # (!\fatorador_engine_00|out1\(5) & ((\fatorador_engine_00|out1\(6)) # (!\fatorador_engine_00|out1\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out1\(5),
	datab => \fatorador_engine_00|out1\(4),
	datac => \fatorador_engine_00|out1\(7),
	datad => \fatorador_engine_00|out1\(6),
	combout => \bin_to_bcd_02|ones~1_combout\);

-- Location: LCCOMB_X28_Y17_N28
\fatorador_engine_00|primes_buff[1][3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[1][3]~combout\ = ((GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & ((\fatorador_engine_00|i\(3)))) # (!GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & 
-- (\fatorador_engine_00|primes_buff[1][3]~combout\))) # (!\fatorador_engine_00|state_reg.wait_op~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|primes_buff[1][3]~combout\,
	datab => \fatorador_engine_00|i\(3),
	datac => \fatorador_engine_00|state_reg.wait_op~regout\,
	datad => \fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[1][3]~combout\);

-- Location: LCCOMB_X28_Y17_N20
\fatorador_engine_00|out1[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out1\(3) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out1\(3))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[1][3]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out1\(3),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[1][3]~combout\,
	combout => \fatorador_engine_00|out1\(3));

-- Location: LCCOMB_X56_Y12_N28
\bin_to_bcd_02|ones~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|ones~2_combout\ = (\fatorador_engine_00|out1\(5) & (!\fatorador_engine_00|out1\(7) & ((\fatorador_engine_00|out1\(4)) # (!\fatorador_engine_00|out1\(6))))) # (!\fatorador_engine_00|out1\(5) & (\fatorador_engine_00|out1\(7) & 
-- ((\fatorador_engine_00|out1\(6)) # (!\fatorador_engine_00|out1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out1\(5),
	datab => \fatorador_engine_00|out1\(4),
	datac => \fatorador_engine_00|out1\(7),
	datad => \fatorador_engine_00|out1\(6),
	combout => \bin_to_bcd_02|ones~2_combout\);

-- Location: LCCOMB_X56_Y12_N2
\bin_to_bcd_02|ones~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|ones~5_combout\ = (\bin_to_bcd_02|ones~0_combout\ & (((\fatorador_engine_00|out1\(3))))) # (!\bin_to_bcd_02|ones~0_combout\ & ((\fatorador_engine_00|out1\(3) & ((\bin_to_bcd_02|ones~2_combout\))) # (!\fatorador_engine_00|out1\(3) & 
-- ((\bin_to_bcd_02|ones~1_combout\) # (!\bin_to_bcd_02|ones~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones~0_combout\,
	datab => \bin_to_bcd_02|ones~1_combout\,
	datac => \fatorador_engine_00|out1\(3),
	datad => \bin_to_bcd_02|ones~2_combout\,
	combout => \bin_to_bcd_02|ones~5_combout\);

-- Location: LCCOMB_X30_Y16_N10
\fatorador_engine_00|primes_buff[1][2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[1][2]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & (\fatorador_engine_00|i\(2))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[1][2]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(2),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[1][2]~combout\,
	combout => \fatorador_engine_00|primes_buff[1][2]~combout\);

-- Location: LCCOMB_X30_Y16_N8
\fatorador_engine_00|out1[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out1\(2) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out1\(2))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[1][2]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out1\(2),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[1][2]~combout\,
	combout => \fatorador_engine_00|out1\(2));

-- Location: LCCOMB_X56_Y12_N22
\bin_to_bcd_02|ones~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|ones~3_combout\ = (\bin_to_bcd_02|ones~2_combout\ & (((\bin_to_bcd_02|ones~1_combout\ & !\fatorador_engine_00|out1\(3))))) # (!\bin_to_bcd_02|ones~2_combout\ & (\bin_to_bcd_02|ones~0_combout\ & ((\fatorador_engine_00|out1\(3)) # 
-- (!\bin_to_bcd_02|ones~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones~0_combout\,
	datab => \bin_to_bcd_02|ones~1_combout\,
	datac => \fatorador_engine_00|out1\(3),
	datad => \bin_to_bcd_02|ones~2_combout\,
	combout => \bin_to_bcd_02|ones~3_combout\);

-- Location: LCCOMB_X64_Y9_N18
\bin_to_bcd_02|ones~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|ones~7_combout\ = (\bin_to_bcd_02|ones~4_combout\ & ((\fatorador_engine_00|out1\(2)) # ((\bin_to_bcd_02|ones~5_combout\ & !\bin_to_bcd_02|ones~3_combout\)))) # (!\bin_to_bcd_02|ones~4_combout\ & ((\fatorador_engine_00|out1\(2) $ 
-- (!\bin_to_bcd_02|ones~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones~4_combout\,
	datab => \bin_to_bcd_02|ones~5_combout\,
	datac => \fatorador_engine_00|out1\(2),
	datad => \bin_to_bcd_02|ones~3_combout\,
	combout => \bin_to_bcd_02|ones~7_combout\);

-- Location: LCCOMB_X31_Y17_N10
\fatorador_engine_00|primes_buff[1][1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[1][1]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & (\fatorador_engine_00|i\(1))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[1][1]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[1][1]~combout\,
	combout => \fatorador_engine_00|primes_buff[1][1]~combout\);

-- Location: LCCOMB_X32_Y15_N24
\fatorador_engine_00|out1[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out1\(1) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out1\(1))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[1][1]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out1\(1),
	datac => \fatorador_engine_00|primes_buff[1][1]~combout\,
	datad => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	combout => \fatorador_engine_00|out1\(1));

-- Location: LCCOMB_X64_Y9_N28
\bin_to_bcd_02|ones~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|ones~8_combout\ = (\bin_to_bcd_02|ones~4_combout\ & (\bin_to_bcd_02|ones~5_combout\ & (!\fatorador_engine_00|out1\(2)))) # (!\bin_to_bcd_02|ones~4_combout\ & (\bin_to_bcd_02|ones~3_combout\ & ((\fatorador_engine_00|out1\(2)) # 
-- (!\bin_to_bcd_02|ones~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones~4_combout\,
	datab => \bin_to_bcd_02|ones~5_combout\,
	datac => \fatorador_engine_00|out1\(2),
	datad => \bin_to_bcd_02|ones~3_combout\,
	combout => \bin_to_bcd_02|ones~8_combout\);

-- Location: LCCOMB_X64_Y9_N10
\bin_to_bcd_02|ones[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|ones[1]~9_combout\ = (\bin_to_bcd_02|ones~6_combout\ & ((\fatorador_engine_00|out1\(1)) # ((\bin_to_bcd_02|ones~7_combout\ & !\bin_to_bcd_02|ones~8_combout\)))) # (!\bin_to_bcd_02|ones~6_combout\ & ((\fatorador_engine_00|out1\(1) $ 
-- (!\bin_to_bcd_02|ones~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones~6_combout\,
	datab => \bin_to_bcd_02|ones~7_combout\,
	datac => \fatorador_engine_00|out1\(1),
	datad => \bin_to_bcd_02|ones~8_combout\,
	combout => \bin_to_bcd_02|ones[1]~9_combout\);

-- Location: LCCOMB_X64_Y9_N30
\bin_to_bcd_02|ones[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|ones[3]~11_combout\ = (\bin_to_bcd_02|ones~6_combout\ & (\bin_to_bcd_02|ones~7_combout\ & (!\fatorador_engine_00|out1\(1)))) # (!\bin_to_bcd_02|ones~6_combout\ & (\bin_to_bcd_02|ones~8_combout\ & ((\fatorador_engine_00|out1\(1)) # 
-- (!\bin_to_bcd_02|ones~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones~6_combout\,
	datab => \bin_to_bcd_02|ones~7_combout\,
	datac => \fatorador_engine_00|out1\(1),
	datad => \bin_to_bcd_02|ones~8_combout\,
	combout => \bin_to_bcd_02|ones[3]~11_combout\);

-- Location: LCCOMB_X31_Y16_N14
\fatorador_engine_00|out1[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out1\(0) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out1\(0))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[1][0]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datab => \fatorador_engine_00|out1\(0),
	datad => \fatorador_engine_00|primes_buff[1][0]~combout\,
	combout => \fatorador_engine_00|out1\(0));

-- Location: LCCOMB_X64_Y9_N0
\bin_to_bcd_02|ones[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|ones[2]~10_combout\ = (\bin_to_bcd_02|ones~7_combout\ & (((!\fatorador_engine_00|out1\(1) & \bin_to_bcd_02|ones~8_combout\)))) # (!\bin_to_bcd_02|ones~7_combout\ & ((\fatorador_engine_00|out1\(1)) # ((!\bin_to_bcd_02|ones~6_combout\ & 
-- !\bin_to_bcd_02|ones~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones~6_combout\,
	datab => \bin_to_bcd_02|ones~7_combout\,
	datac => \fatorador_engine_00|out1\(1),
	datad => \bin_to_bcd_02|ones~8_combout\,
	combout => \bin_to_bcd_02|ones[2]~10_combout\);

-- Location: LCCOMB_X64_Y9_N24
\hex_to_7seg_02|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_02|WideOr6~0_combout\ = (\bin_to_bcd_02|ones[3]~11_combout\ & (\fatorador_engine_00|out1\(0) & (\bin_to_bcd_02|ones[1]~9_combout\ $ (!\bin_to_bcd_02|ones[2]~10_combout\)))) # (!\bin_to_bcd_02|ones[3]~11_combout\ & 
-- (\bin_to_bcd_02|ones[1]~9_combout\ & (\fatorador_engine_00|out1\(0) $ (\bin_to_bcd_02|ones[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones[1]~9_combout\,
	datab => \bin_to_bcd_02|ones[3]~11_combout\,
	datac => \fatorador_engine_00|out1\(0),
	datad => \bin_to_bcd_02|ones[2]~10_combout\,
	combout => \hex_to_7seg_02|WideOr6~0_combout\);

-- Location: LCCOMB_X64_Y9_N6
\hex_to_7seg_02|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_02|WideOr5~0_combout\ = (\bin_to_bcd_02|ones[1]~9_combout\ & (\bin_to_bcd_02|ones[2]~10_combout\ & (\bin_to_bcd_02|ones[3]~11_combout\ $ (\fatorador_engine_00|out1\(0))))) # (!\bin_to_bcd_02|ones[1]~9_combout\ & 
-- ((\fatorador_engine_00|out1\(0) & (\bin_to_bcd_02|ones[3]~11_combout\)) # (!\fatorador_engine_00|out1\(0) & ((\bin_to_bcd_02|ones[2]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones[1]~9_combout\,
	datab => \bin_to_bcd_02|ones[3]~11_combout\,
	datac => \fatorador_engine_00|out1\(0),
	datad => \bin_to_bcd_02|ones[2]~10_combout\,
	combout => \hex_to_7seg_02|WideOr5~0_combout\);

-- Location: LCCOMB_X64_Y9_N4
\hex_to_7seg_02|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_02|WideOr4~0_combout\ = (\bin_to_bcd_02|ones[3]~11_combout\ & (((\bin_to_bcd_02|ones[1]~9_combout\ & \fatorador_engine_00|out1\(0))) # (!\bin_to_bcd_02|ones[2]~10_combout\))) # (!\bin_to_bcd_02|ones[3]~11_combout\ & 
-- ((\bin_to_bcd_02|ones[1]~9_combout\) # ((\fatorador_engine_00|out1\(0)) # (\bin_to_bcd_02|ones[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones[1]~9_combout\,
	datab => \bin_to_bcd_02|ones[3]~11_combout\,
	datac => \fatorador_engine_00|out1\(0),
	datad => \bin_to_bcd_02|ones[2]~10_combout\,
	combout => \hex_to_7seg_02|WideOr4~0_combout\);

-- Location: LCCOMB_X64_Y9_N26
\hex_to_7seg_02|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_02|WideOr3~0_combout\ = (\fatorador_engine_00|out1\(0) & (\bin_to_bcd_02|ones[1]~9_combout\ $ (((\bin_to_bcd_02|ones[2]~10_combout\))))) # (!\fatorador_engine_00|out1\(0) & ((\bin_to_bcd_02|ones[1]~9_combout\ & 
-- (!\bin_to_bcd_02|ones[3]~11_combout\ & \bin_to_bcd_02|ones[2]~10_combout\)) # (!\bin_to_bcd_02|ones[1]~9_combout\ & (\bin_to_bcd_02|ones[3]~11_combout\ & !\bin_to_bcd_02|ones[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones[1]~9_combout\,
	datab => \bin_to_bcd_02|ones[3]~11_combout\,
	datac => \fatorador_engine_00|out1\(0),
	datad => \bin_to_bcd_02|ones[2]~10_combout\,
	combout => \hex_to_7seg_02|WideOr3~0_combout\);

-- Location: LCCOMB_X64_Y9_N20
\hex_to_7seg_02|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_02|WideOr2~0_combout\ = (\bin_to_bcd_02|ones[1]~9_combout\ & ((\bin_to_bcd_02|ones[2]~10_combout\ & (!\bin_to_bcd_02|ones[3]~11_combout\)) # (!\bin_to_bcd_02|ones[2]~10_combout\ & ((\fatorador_engine_00|out1\(0)))))) # 
-- (!\bin_to_bcd_02|ones[1]~9_combout\ & (!\bin_to_bcd_02|ones[3]~11_combout\ & (\fatorador_engine_00|out1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones[1]~9_combout\,
	datab => \bin_to_bcd_02|ones[3]~11_combout\,
	datac => \fatorador_engine_00|out1\(0),
	datad => \bin_to_bcd_02|ones[2]~10_combout\,
	combout => \hex_to_7seg_02|WideOr2~0_combout\);

-- Location: LCCOMB_X64_Y9_N2
\hex_to_7seg_02|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_02|WideOr1~0_combout\ = (\bin_to_bcd_02|ones[1]~9_combout\ & ((\bin_to_bcd_02|ones[3]~11_combout\ $ (\bin_to_bcd_02|ones[2]~10_combout\)) # (!\fatorador_engine_00|out1\(0)))) # (!\bin_to_bcd_02|ones[1]~9_combout\ & 
-- ((\bin_to_bcd_02|ones[3]~11_combout\) # ((!\fatorador_engine_00|out1\(0) & \bin_to_bcd_02|ones[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones[1]~9_combout\,
	datab => \bin_to_bcd_02|ones[3]~11_combout\,
	datac => \fatorador_engine_00|out1\(0),
	datad => \bin_to_bcd_02|ones[2]~10_combout\,
	combout => \hex_to_7seg_02|WideOr1~0_combout\);

-- Location: LCCOMB_X64_Y9_N16
\hex_to_7seg_02|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_02|WideOr0~0_combout\ = (\fatorador_engine_00|out1\(0) & (!\bin_to_bcd_02|ones[3]~11_combout\ & (\bin_to_bcd_02|ones[1]~9_combout\ $ (\bin_to_bcd_02|ones[2]~10_combout\)))) # (!\fatorador_engine_00|out1\(0) & 
-- (\bin_to_bcd_02|ones[1]~9_combout\ & (\bin_to_bcd_02|ones[3]~11_combout\ $ (!\bin_to_bcd_02|ones[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones[1]~9_combout\,
	datab => \bin_to_bcd_02|ones[3]~11_combout\,
	datac => \fatorador_engine_00|out1\(0),
	datad => \bin_to_bcd_02|ones[2]~10_combout\,
	combout => \hex_to_7seg_02|WideOr0~0_combout\);

-- Location: LCCOMB_X56_Y12_N0
\bin_to_bcd_02|ones~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|ones~14_combout\ = \bin_to_bcd_02|ones~0_combout\ $ ((((\bin_to_bcd_02|ones~1_combout\ & !\fatorador_engine_00|out1\(3))) # (!\bin_to_bcd_02|ones~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones~0_combout\,
	datab => \bin_to_bcd_02|ones~1_combout\,
	datac => \fatorador_engine_00|out1\(3),
	datad => \bin_to_bcd_02|ones~2_combout\,
	combout => \bin_to_bcd_02|ones~14_combout\);

-- Location: LCCOMB_X56_Y12_N12
\bin_to_bcd_02|tens~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|tens~2_combout\ = (\fatorador_engine_00|out1\(5) & (\fatorador_engine_00|out1\(4) & (\fatorador_engine_00|out1\(7) & \fatorador_engine_00|out1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out1\(5),
	datab => \fatorador_engine_00|out1\(4),
	datac => \fatorador_engine_00|out1\(7),
	datad => \fatorador_engine_00|out1\(6),
	combout => \bin_to_bcd_02|tens~2_combout\);

-- Location: LCCOMB_X56_Y12_N18
\bin_to_bcd_02|tens~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|tens~3_combout\ = (\bin_to_bcd_02|tens~2_combout\) # ((!\bin_to_bcd_02|ones~14_combout\ & ((!\fatorador_engine_00|out1\(7)) # (!\bin_to_bcd_02|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|LessThan0~0_combout\,
	datab => \bin_to_bcd_02|ones~14_combout\,
	datac => \fatorador_engine_00|out1\(7),
	datad => \bin_to_bcd_02|tens~2_combout\,
	combout => \bin_to_bcd_02|tens~3_combout\);

-- Location: LCCOMB_X31_Y17_N18
\fatorador_engine_00|primes_buff[1][5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[1][5]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & (\fatorador_engine_00|i\(5))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[1][5]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|primes_buff[1][0]~3clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[1][5]~combout\,
	combout => \fatorador_engine_00|primes_buff[1][5]~combout\);

-- Location: LCCOMB_X30_Y17_N28
\fatorador_engine_00|out1[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out1\(5) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out1\(5))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[1][5]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out1\(5),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[1][5]~combout\,
	combout => \fatorador_engine_00|out1\(5));

-- Location: LCCOMB_X56_Y12_N24
\bin_to_bcd_02|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|LessThan0~0_combout\ = (\fatorador_engine_00|out1\(5)) # (\fatorador_engine_00|out1\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fatorador_engine_00|out1\(5),
	datad => \fatorador_engine_00|out1\(6),
	combout => \bin_to_bcd_02|LessThan0~0_combout\);

-- Location: LCCOMB_X56_Y12_N4
\bin_to_bcd_02|tens~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|tens~4_combout\ = (!\bin_to_bcd_02|ones~13_combout\ & (((!\bin_to_bcd_02|ones~14_combout\) # (!\bin_to_bcd_02|LessThan0~0_combout\)) # (!\fatorador_engine_00|out1\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones~13_combout\,
	datab => \fatorador_engine_00|out1\(7),
	datac => \bin_to_bcd_02|LessThan0~0_combout\,
	datad => \bin_to_bcd_02|ones~14_combout\,
	combout => \bin_to_bcd_02|tens~4_combout\);

-- Location: LCCOMB_X64_Y9_N8
\bin_to_bcd_02|ones~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|ones~12_combout\ = \bin_to_bcd_02|ones~3_combout\ $ ((((\bin_to_bcd_02|ones~5_combout\ & !\fatorador_engine_00|out1\(2))) # (!\bin_to_bcd_02|ones~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones~4_combout\,
	datab => \bin_to_bcd_02|ones~5_combout\,
	datac => \fatorador_engine_00|out1\(2),
	datad => \bin_to_bcd_02|ones~3_combout\,
	combout => \bin_to_bcd_02|ones~12_combout\);

-- Location: LCCOMB_X64_Y8_N20
\bin_to_bcd_02|tens[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|tens[1]~5_combout\ = (\bin_to_bcd_02|tens~1_combout\ & (((\bin_to_bcd_02|ones~12_combout\)))) # (!\bin_to_bcd_02|tens~1_combout\ & ((\bin_to_bcd_02|tens~4_combout\ & (\bin_to_bcd_02|tens~3_combout\ & \bin_to_bcd_02|ones~12_combout\)) # 
-- (!\bin_to_bcd_02|tens~4_combout\ & ((!\bin_to_bcd_02|ones~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|tens~1_combout\,
	datab => \bin_to_bcd_02|tens~3_combout\,
	datac => \bin_to_bcd_02|tens~4_combout\,
	datad => \bin_to_bcd_02|ones~12_combout\,
	combout => \bin_to_bcd_02|tens[1]~5_combout\);

-- Location: LCCOMB_X64_Y8_N26
\bin_to_bcd_02|tens[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|tens[2]~6_combout\ = (\bin_to_bcd_02|tens~1_combout\ & (\bin_to_bcd_02|tens~3_combout\ $ (((\bin_to_bcd_02|ones~12_combout\))))) # (!\bin_to_bcd_02|tens~1_combout\ & (\bin_to_bcd_02|tens~3_combout\ & ((!\bin_to_bcd_02|ones~12_combout\) # 
-- (!\bin_to_bcd_02|tens~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|tens~1_combout\,
	datab => \bin_to_bcd_02|tens~3_combout\,
	datac => \bin_to_bcd_02|tens~4_combout\,
	datad => \bin_to_bcd_02|ones~12_combout\,
	combout => \bin_to_bcd_02|tens[2]~6_combout\);

-- Location: LCCOMB_X64_Y9_N22
\bin_to_bcd_02|tens[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|tens[0]~0_combout\ = \bin_to_bcd_02|ones~8_combout\ $ ((((\bin_to_bcd_02|ones~7_combout\ & !\fatorador_engine_00|out1\(1))) # (!\bin_to_bcd_02|ones~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|ones~6_combout\,
	datab => \bin_to_bcd_02|ones~7_combout\,
	datac => \fatorador_engine_00|out1\(1),
	datad => \bin_to_bcd_02|ones~8_combout\,
	combout => \bin_to_bcd_02|tens[0]~0_combout\);

-- Location: LCCOMB_X64_Y8_N0
\bin_to_bcd_02|tens[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_02|tens[3]~7_combout\ = (\bin_to_bcd_02|ones~12_combout\ & (((!\bin_to_bcd_02|tens~3_combout\ & \bin_to_bcd_02|tens~4_combout\)))) # (!\bin_to_bcd_02|ones~12_combout\ & (\bin_to_bcd_02|tens~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|tens~1_combout\,
	datab => \bin_to_bcd_02|tens~3_combout\,
	datac => \bin_to_bcd_02|tens~4_combout\,
	datad => \bin_to_bcd_02|ones~12_combout\,
	combout => \bin_to_bcd_02|tens[3]~7_combout\);

-- Location: LCCOMB_X64_Y8_N22
\hex_to_7seg_03|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_03|WideOr6~0_combout\ = (\bin_to_bcd_02|tens[2]~6_combout\ & (!\bin_to_bcd_02|tens[1]~5_combout\ & (\bin_to_bcd_02|tens[0]~0_combout\ $ (\bin_to_bcd_02|tens[3]~7_combout\)))) # (!\bin_to_bcd_02|tens[2]~6_combout\ & 
-- (!\bin_to_bcd_02|tens[0]~0_combout\ & (\bin_to_bcd_02|tens[1]~5_combout\ $ (!\bin_to_bcd_02|tens[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|tens[1]~5_combout\,
	datab => \bin_to_bcd_02|tens[2]~6_combout\,
	datac => \bin_to_bcd_02|tens[0]~0_combout\,
	datad => \bin_to_bcd_02|tens[3]~7_combout\,
	combout => \hex_to_7seg_03|WideOr6~0_combout\);

-- Location: LCCOMB_X64_Y8_N16
\hex_to_7seg_03|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_03|WideOr5~0_combout\ = (\bin_to_bcd_02|tens[1]~5_combout\ & ((\bin_to_bcd_02|tens[0]~0_combout\ & (\bin_to_bcd_02|tens[2]~6_combout\)) # (!\bin_to_bcd_02|tens[0]~0_combout\ & ((\bin_to_bcd_02|tens[3]~7_combout\))))) # 
-- (!\bin_to_bcd_02|tens[1]~5_combout\ & (\bin_to_bcd_02|tens[2]~6_combout\ & (\bin_to_bcd_02|tens[0]~0_combout\ $ (!\bin_to_bcd_02|tens[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|tens[1]~5_combout\,
	datab => \bin_to_bcd_02|tens[2]~6_combout\,
	datac => \bin_to_bcd_02|tens[0]~0_combout\,
	datad => \bin_to_bcd_02|tens[3]~7_combout\,
	combout => \hex_to_7seg_03|WideOr5~0_combout\);

-- Location: LCCOMB_X64_Y8_N30
\hex_to_7seg_03|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_03|WideOr4~0_combout\ = (\bin_to_bcd_02|tens[2]~6_combout\ & (((!\bin_to_bcd_02|tens[1]~5_combout\ & !\bin_to_bcd_02|tens[0]~0_combout\)) # (!\bin_to_bcd_02|tens[3]~7_combout\))) # (!\bin_to_bcd_02|tens[2]~6_combout\ & 
-- (((\bin_to_bcd_02|tens[3]~7_combout\) # (!\bin_to_bcd_02|tens[0]~0_combout\)) # (!\bin_to_bcd_02|tens[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|tens[1]~5_combout\,
	datab => \bin_to_bcd_02|tens[2]~6_combout\,
	datac => \bin_to_bcd_02|tens[0]~0_combout\,
	datad => \bin_to_bcd_02|tens[3]~7_combout\,
	combout => \hex_to_7seg_03|WideOr4~0_combout\);

-- Location: LCCOMB_X64_Y8_N12
\hex_to_7seg_03|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_03|WideOr3~0_combout\ = (\bin_to_bcd_02|tens[0]~0_combout\ & ((\bin_to_bcd_02|tens[1]~5_combout\ & (!\bin_to_bcd_02|tens[2]~6_combout\ & \bin_to_bcd_02|tens[3]~7_combout\)) # (!\bin_to_bcd_02|tens[1]~5_combout\ & 
-- (\bin_to_bcd_02|tens[2]~6_combout\ & !\bin_to_bcd_02|tens[3]~7_combout\)))) # (!\bin_to_bcd_02|tens[0]~0_combout\ & (\bin_to_bcd_02|tens[1]~5_combout\ $ ((!\bin_to_bcd_02|tens[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100101001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|tens[1]~5_combout\,
	datab => \bin_to_bcd_02|tens[2]~6_combout\,
	datac => \bin_to_bcd_02|tens[0]~0_combout\,
	datad => \bin_to_bcd_02|tens[3]~7_combout\,
	combout => \hex_to_7seg_03|WideOr3~0_combout\);

-- Location: LCCOMB_X64_Y8_N14
\hex_to_7seg_03|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_03|WideOr2~0_combout\ = (\bin_to_bcd_02|tens[1]~5_combout\ & (((!\bin_to_bcd_02|tens[0]~0_combout\ & !\bin_to_bcd_02|tens[3]~7_combout\)))) # (!\bin_to_bcd_02|tens[1]~5_combout\ & ((\bin_to_bcd_02|tens[2]~6_combout\ & 
-- ((!\bin_to_bcd_02|tens[3]~7_combout\))) # (!\bin_to_bcd_02|tens[2]~6_combout\ & (!\bin_to_bcd_02|tens[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|tens[1]~5_combout\,
	datab => \bin_to_bcd_02|tens[2]~6_combout\,
	datac => \bin_to_bcd_02|tens[0]~0_combout\,
	datad => \bin_to_bcd_02|tens[3]~7_combout\,
	combout => \hex_to_7seg_03|WideOr2~0_combout\);

-- Location: LCCOMB_X64_Y8_N24
\hex_to_7seg_03|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_03|WideOr1~0_combout\ = (\bin_to_bcd_02|tens[1]~5_combout\ & ((\bin_to_bcd_02|tens[3]~7_combout\) # ((\bin_to_bcd_02|tens[2]~6_combout\ & \bin_to_bcd_02|tens[0]~0_combout\)))) # (!\bin_to_bcd_02|tens[1]~5_combout\ & 
-- ((\bin_to_bcd_02|tens[0]~0_combout\) # (\bin_to_bcd_02|tens[2]~6_combout\ $ (\bin_to_bcd_02|tens[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|tens[1]~5_combout\,
	datab => \bin_to_bcd_02|tens[2]~6_combout\,
	datac => \bin_to_bcd_02|tens[0]~0_combout\,
	datad => \bin_to_bcd_02|tens[3]~7_combout\,
	combout => \hex_to_7seg_03|WideOr1~0_combout\);

-- Location: LCCOMB_X64_Y8_N10
\hex_to_7seg_03|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_03|WideOr0~0_combout\ = (\bin_to_bcd_02|tens[0]~0_combout\ & (!\bin_to_bcd_02|tens[1]~5_combout\ & (\bin_to_bcd_02|tens[2]~6_combout\ $ (!\bin_to_bcd_02|tens[3]~7_combout\)))) # (!\bin_to_bcd_02|tens[0]~0_combout\ & 
-- (!\bin_to_bcd_02|tens[3]~7_combout\ & (\bin_to_bcd_02|tens[1]~5_combout\ $ (!\bin_to_bcd_02|tens[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_02|tens[1]~5_combout\,
	datab => \bin_to_bcd_02|tens[2]~6_combout\,
	datac => \bin_to_bcd_02|tens[0]~0_combout\,
	datad => \bin_to_bcd_02|tens[3]~7_combout\,
	combout => \hex_to_7seg_03|WideOr0~0_combout\);

-- Location: LCCOMB_X33_Y16_N12
\fatorador_engine_00|primes_buff[2][6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[2][6]~combout\ = ((\fatorador_engine_00|primes_buff[2][0]~5_combout\ & ((\fatorador_engine_00|i\(6)))) # (!\fatorador_engine_00|primes_buff[2][0]~5_combout\ & (\fatorador_engine_00|primes_buff[2][6]~combout\))) # 
-- (!\fatorador_engine_00|state_reg.wait_op~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|primes_buff[2][6]~combout\,
	datab => \fatorador_engine_00|i\(6),
	datac => \fatorador_engine_00|primes_buff[2][0]~5_combout\,
	datad => \fatorador_engine_00|state_reg.wait_op~regout\,
	combout => \fatorador_engine_00|primes_buff[2][6]~combout\);

-- Location: LCCOMB_X21_Y16_N16
\fatorador_engine_00|out2[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out2\(6) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out2\(6))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[2][6]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out2\(6),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[2][6]~combout\,
	combout => \fatorador_engine_00|out2\(6));

-- Location: LCCOMB_X29_Y16_N8
\fatorador_engine_00|out2[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out2\(7) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out2\(7))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[2][7]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out2\(7),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[2][7]~combout\,
	combout => \fatorador_engine_00|out2\(7));

-- Location: LCCOMB_X30_Y18_N2
\fatorador_engine_00|primes_buff[2][5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[2][5]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & ((\fatorador_engine_00|i\(5)))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & (\fatorador_engine_00|primes_buff[2][5]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|primes_buff[2][5]~combout\,
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|i\(5),
	datad => \fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[2][5]~combout\);

-- Location: LCCOMB_X30_Y18_N18
\fatorador_engine_00|out2[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out2\(5) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out2\(5))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[2][5]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out2\(5),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[2][5]~combout\,
	combout => \fatorador_engine_00|out2\(5));

-- Location: LCCOMB_X4_Y16_N18
\bin_to_bcd_03|ones~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|ones~1_combout\ = (\fatorador_engine_00|out2\(4) & (\fatorador_engine_00|out2\(6) $ (((\fatorador_engine_00|out2\(7) & !\fatorador_engine_00|out2\(5)))))) # (!\fatorador_engine_00|out2\(4) & ((\fatorador_engine_00|out2\(6) & 
-- ((\fatorador_engine_00|out2\(7)) # (!\fatorador_engine_00|out2\(5)))) # (!\fatorador_engine_00|out2\(6) & ((\fatorador_engine_00|out2\(5)) # (!\fatorador_engine_00|out2\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out2\(4),
	datab => \fatorador_engine_00|out2\(6),
	datac => \fatorador_engine_00|out2\(7),
	datad => \fatorador_engine_00|out2\(5),
	combout => \bin_to_bcd_03|ones~1_combout\);

-- Location: LCCOMB_X29_Y16_N18
\fatorador_engine_00|primes_buff[2][3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[2][3]~combout\ = ((GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & (\fatorador_engine_00|i\(3))) # (!GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & 
-- ((\fatorador_engine_00|primes_buff[2][3]~combout\)))) # (!\fatorador_engine_00|state_reg.wait_op~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|i\(3),
	datac => \fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[2][3]~combout\,
	combout => \fatorador_engine_00|primes_buff[2][3]~combout\);

-- Location: LCCOMB_X28_Y16_N16
\fatorador_engine_00|out2[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out2\(3) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out2\(3))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[2][3]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out2\(3),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[2][3]~combout\,
	combout => \fatorador_engine_00|out2\(3));

-- Location: LCCOMB_X4_Y16_N12
\bin_to_bcd_03|ones~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|ones~0_combout\ = (\fatorador_engine_00|out2\(4) & (!\fatorador_engine_00|out2\(6) & (\fatorador_engine_00|out2\(7) & !\fatorador_engine_00|out2\(5)))) # (!\fatorador_engine_00|out2\(4) & (\fatorador_engine_00|out2\(6) & 
-- (\fatorador_engine_00|out2\(7) $ (!\fatorador_engine_00|out2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out2\(4),
	datab => \fatorador_engine_00|out2\(6),
	datac => \fatorador_engine_00|out2\(7),
	datad => \fatorador_engine_00|out2\(5),
	combout => \bin_to_bcd_03|ones~0_combout\);

-- Location: LCCOMB_X4_Y16_N22
\bin_to_bcd_03|ones~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|ones~5_combout\ = (\bin_to_bcd_03|ones~2_combout\ & ((\fatorador_engine_00|out2\(3)) # ((\bin_to_bcd_03|ones~1_combout\ & !\bin_to_bcd_03|ones~0_combout\)))) # (!\bin_to_bcd_03|ones~2_combout\ & ((\fatorador_engine_00|out2\(3) $ 
-- (!\bin_to_bcd_03|ones~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|ones~2_combout\,
	datab => \bin_to_bcd_03|ones~1_combout\,
	datac => \fatorador_engine_00|out2\(3),
	datad => \bin_to_bcd_03|ones~0_combout\,
	combout => \bin_to_bcd_03|ones~5_combout\);

-- Location: LCCOMB_X29_Y16_N30
\fatorador_engine_00|primes_buff[2][2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[2][2]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & (\fatorador_engine_00|i\(2))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[2][2]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|i\(2),
	datac => \fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[2][2]~combout\,
	combout => \fatorador_engine_00|primes_buff[2][2]~combout\);

-- Location: LCCOMB_X28_Y16_N14
\fatorador_engine_00|out2[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out2\(2) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out2\(2))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[2][2]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out2\(2),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[2][2]~combout\,
	combout => \fatorador_engine_00|out2\(2));

-- Location: LCCOMB_X4_Y16_N30
\bin_to_bcd_03|ones~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|ones~3_combout\ = (\bin_to_bcd_03|ones~2_combout\ & (\bin_to_bcd_03|ones~1_combout\ & (!\fatorador_engine_00|out2\(3)))) # (!\bin_to_bcd_03|ones~2_combout\ & (\bin_to_bcd_03|ones~0_combout\ & ((\fatorador_engine_00|out2\(3)) # 
-- (!\bin_to_bcd_03|ones~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|ones~2_combout\,
	datab => \bin_to_bcd_03|ones~1_combout\,
	datac => \fatorador_engine_00|out2\(3),
	datad => \bin_to_bcd_03|ones~0_combout\,
	combout => \bin_to_bcd_03|ones~3_combout\);

-- Location: LCCOMB_X3_Y16_N28
\bin_to_bcd_03|ones~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|ones~6_combout\ = (\bin_to_bcd_03|ones~5_combout\ & (((!\fatorador_engine_00|out2\(2) & \bin_to_bcd_03|ones~3_combout\)))) # (!\bin_to_bcd_03|ones~5_combout\ & ((\fatorador_engine_00|out2\(2)) # ((!\bin_to_bcd_03|ones~4_combout\ & 
-- !\bin_to_bcd_03|ones~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|ones~4_combout\,
	datab => \bin_to_bcd_03|ones~5_combout\,
	datac => \fatorador_engine_00|out2\(2),
	datad => \bin_to_bcd_03|ones~3_combout\,
	combout => \bin_to_bcd_03|ones~6_combout\);

-- Location: LCCOMB_X3_Y16_N4
\bin_to_bcd_03|ones~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|ones~8_combout\ = (\bin_to_bcd_03|ones~4_combout\ & (\bin_to_bcd_03|ones~5_combout\ & (!\fatorador_engine_00|out2\(2)))) # (!\bin_to_bcd_03|ones~4_combout\ & (\bin_to_bcd_03|ones~3_combout\ & ((\fatorador_engine_00|out2\(2)) # 
-- (!\bin_to_bcd_03|ones~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|ones~4_combout\,
	datab => \bin_to_bcd_03|ones~5_combout\,
	datac => \fatorador_engine_00|out2\(2),
	datad => \bin_to_bcd_03|ones~3_combout\,
	combout => \bin_to_bcd_03|ones~8_combout\);

-- Location: LCCOMB_X3_Y16_N18
\bin_to_bcd_03|ones~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|ones~7_combout\ = (\bin_to_bcd_03|ones~4_combout\ & ((\fatorador_engine_00|out2\(2)) # ((\bin_to_bcd_03|ones~5_combout\ & !\bin_to_bcd_03|ones~3_combout\)))) # (!\bin_to_bcd_03|ones~4_combout\ & ((\fatorador_engine_00|out2\(2) $ 
-- (!\bin_to_bcd_03|ones~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|ones~4_combout\,
	datab => \bin_to_bcd_03|ones~5_combout\,
	datac => \fatorador_engine_00|out2\(2),
	datad => \bin_to_bcd_03|ones~3_combout\,
	combout => \bin_to_bcd_03|ones~7_combout\);

-- Location: LCCOMB_X3_Y16_N6
\bin_to_bcd_03|ones[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|ones[1]~9_combout\ = (\fatorador_engine_00|out2\(1) & ((\bin_to_bcd_03|ones~6_combout\) # ((\bin_to_bcd_03|ones~8_combout\)))) # (!\fatorador_engine_00|out2\(1) & (!\bin_to_bcd_03|ones~8_combout\ & ((\bin_to_bcd_03|ones~7_combout\) # 
-- (!\bin_to_bcd_03|ones~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out2\(1),
	datab => \bin_to_bcd_03|ones~6_combout\,
	datac => \bin_to_bcd_03|ones~8_combout\,
	datad => \bin_to_bcd_03|ones~7_combout\,
	combout => \bin_to_bcd_03|ones[1]~9_combout\);

-- Location: LCCOMB_X3_Y16_N22
\bin_to_bcd_03|ones[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|ones[3]~11_combout\ = (\bin_to_bcd_03|ones~6_combout\ & (!\fatorador_engine_00|out2\(1) & ((\bin_to_bcd_03|ones~7_combout\)))) # (!\bin_to_bcd_03|ones~6_combout\ & (\bin_to_bcd_03|ones~8_combout\ & ((\fatorador_engine_00|out2\(1)) # 
-- (!\bin_to_bcd_03|ones~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out2\(1),
	datab => \bin_to_bcd_03|ones~6_combout\,
	datac => \bin_to_bcd_03|ones~8_combout\,
	datad => \bin_to_bcd_03|ones~7_combout\,
	combout => \bin_to_bcd_03|ones[3]~11_combout\);

-- Location: LCCOMB_X33_Y16_N18
\fatorador_engine_00|primes_buff[2][0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[2][0]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & ((\fatorador_engine_00|i[0]~1_combout\))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\) & (\fatorador_engine_00|primes_buff[2][0]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|primes_buff[2][0]~combout\,
	datac => \fatorador_engine_00|i[0]~1_combout\,
	datad => \fatorador_engine_00|primes_buff[2][0]~5clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[2][0]~combout\);

-- Location: LCCOMB_X29_Y16_N4
\fatorador_engine_00|out2[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out2\(0) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out2\(0))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[2][0]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out2\(0),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[2][0]~combout\,
	combout => \fatorador_engine_00|out2\(0));

-- Location: LCCOMB_X3_Y16_N0
\bin_to_bcd_03|ones[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|ones[2]~10_combout\ = (\fatorador_engine_00|out2\(1) & (((!\bin_to_bcd_03|ones~7_combout\)))) # (!\fatorador_engine_00|out2\(1) & ((\bin_to_bcd_03|ones~8_combout\ & ((\bin_to_bcd_03|ones~7_combout\))) # (!\bin_to_bcd_03|ones~8_combout\ & 
-- (!\bin_to_bcd_03|ones~6_combout\ & !\bin_to_bcd_03|ones~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out2\(1),
	datab => \bin_to_bcd_03|ones~6_combout\,
	datac => \bin_to_bcd_03|ones~8_combout\,
	datad => \bin_to_bcd_03|ones~7_combout\,
	combout => \bin_to_bcd_03|ones[2]~10_combout\);

-- Location: LCCOMB_X3_Y16_N20
\hex_to_7seg_04|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_04|WideOr6~0_combout\ = (\bin_to_bcd_03|ones[3]~11_combout\ & (\fatorador_engine_00|out2\(0) & (\bin_to_bcd_03|ones[1]~9_combout\ $ (!\bin_to_bcd_03|ones[2]~10_combout\)))) # (!\bin_to_bcd_03|ones[3]~11_combout\ & 
-- (\bin_to_bcd_03|ones[1]~9_combout\ & (\fatorador_engine_00|out2\(0) $ (\bin_to_bcd_03|ones[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|ones[1]~9_combout\,
	datab => \bin_to_bcd_03|ones[3]~11_combout\,
	datac => \fatorador_engine_00|out2\(0),
	datad => \bin_to_bcd_03|ones[2]~10_combout\,
	combout => \hex_to_7seg_04|WideOr6~0_combout\);

-- Location: LCCOMB_X3_Y16_N2
\hex_to_7seg_04|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_04|WideOr5~0_combout\ = (\bin_to_bcd_03|ones[1]~9_combout\ & (\bin_to_bcd_03|ones[2]~10_combout\ & (\bin_to_bcd_03|ones[3]~11_combout\ $ (\fatorador_engine_00|out2\(0))))) # (!\bin_to_bcd_03|ones[1]~9_combout\ & 
-- ((\fatorador_engine_00|out2\(0) & (\bin_to_bcd_03|ones[3]~11_combout\)) # (!\fatorador_engine_00|out2\(0) & ((\bin_to_bcd_03|ones[2]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|ones[1]~9_combout\,
	datab => \bin_to_bcd_03|ones[3]~11_combout\,
	datac => \fatorador_engine_00|out2\(0),
	datad => \bin_to_bcd_03|ones[2]~10_combout\,
	combout => \hex_to_7seg_04|WideOr5~0_combout\);

-- Location: LCCOMB_X3_Y16_N24
\hex_to_7seg_04|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_04|WideOr4~0_combout\ = (\bin_to_bcd_03|ones[3]~11_combout\ & (((\bin_to_bcd_03|ones[1]~9_combout\ & \fatorador_engine_00|out2\(0))) # (!\bin_to_bcd_03|ones[2]~10_combout\))) # (!\bin_to_bcd_03|ones[3]~11_combout\ & 
-- ((\bin_to_bcd_03|ones[1]~9_combout\) # ((\fatorador_engine_00|out2\(0)) # (\bin_to_bcd_03|ones[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|ones[1]~9_combout\,
	datab => \bin_to_bcd_03|ones[3]~11_combout\,
	datac => \fatorador_engine_00|out2\(0),
	datad => \bin_to_bcd_03|ones[2]~10_combout\,
	combout => \hex_to_7seg_04|WideOr4~0_combout\);

-- Location: LCCOMB_X3_Y16_N26
\hex_to_7seg_04|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_04|WideOr3~0_combout\ = (\fatorador_engine_00|out2\(0) & (\bin_to_bcd_03|ones[1]~9_combout\ $ (((\bin_to_bcd_03|ones[2]~10_combout\))))) # (!\fatorador_engine_00|out2\(0) & ((\bin_to_bcd_03|ones[1]~9_combout\ & 
-- (!\bin_to_bcd_03|ones[3]~11_combout\ & \bin_to_bcd_03|ones[2]~10_combout\)) # (!\bin_to_bcd_03|ones[1]~9_combout\ & (\bin_to_bcd_03|ones[3]~11_combout\ & !\bin_to_bcd_03|ones[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|ones[1]~9_combout\,
	datab => \bin_to_bcd_03|ones[3]~11_combout\,
	datac => \fatorador_engine_00|out2\(0),
	datad => \bin_to_bcd_03|ones[2]~10_combout\,
	combout => \hex_to_7seg_04|WideOr3~0_combout\);

-- Location: LCCOMB_X3_Y16_N12
\hex_to_7seg_04|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_04|WideOr2~0_combout\ = (\bin_to_bcd_03|ones[1]~9_combout\ & ((\bin_to_bcd_03|ones[2]~10_combout\ & (!\bin_to_bcd_03|ones[3]~11_combout\)) # (!\bin_to_bcd_03|ones[2]~10_combout\ & ((\fatorador_engine_00|out2\(0)))))) # 
-- (!\bin_to_bcd_03|ones[1]~9_combout\ & (!\bin_to_bcd_03|ones[3]~11_combout\ & (\fatorador_engine_00|out2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|ones[1]~9_combout\,
	datab => \bin_to_bcd_03|ones[3]~11_combout\,
	datac => \fatorador_engine_00|out2\(0),
	datad => \bin_to_bcd_03|ones[2]~10_combout\,
	combout => \hex_to_7seg_04|WideOr2~0_combout\);

-- Location: LCCOMB_X3_Y16_N30
\hex_to_7seg_04|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_04|WideOr1~0_combout\ = (\bin_to_bcd_03|ones[1]~9_combout\ & ((\bin_to_bcd_03|ones[3]~11_combout\ $ (\bin_to_bcd_03|ones[2]~10_combout\)) # (!\fatorador_engine_00|out2\(0)))) # (!\bin_to_bcd_03|ones[1]~9_combout\ & 
-- ((\bin_to_bcd_03|ones[3]~11_combout\) # ((!\fatorador_engine_00|out2\(0) & \bin_to_bcd_03|ones[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|ones[1]~9_combout\,
	datab => \bin_to_bcd_03|ones[3]~11_combout\,
	datac => \fatorador_engine_00|out2\(0),
	datad => \bin_to_bcd_03|ones[2]~10_combout\,
	combout => \hex_to_7seg_04|WideOr1~0_combout\);

-- Location: LCCOMB_X3_Y16_N16
\hex_to_7seg_04|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_04|WideOr0~0_combout\ = (\fatorador_engine_00|out2\(0) & (!\bin_to_bcd_03|ones[3]~11_combout\ & (\bin_to_bcd_03|ones[1]~9_combout\ $ (\bin_to_bcd_03|ones[2]~10_combout\)))) # (!\fatorador_engine_00|out2\(0) & 
-- (\bin_to_bcd_03|ones[1]~9_combout\ & (\bin_to_bcd_03|ones[3]~11_combout\ $ (!\bin_to_bcd_03|ones[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|ones[1]~9_combout\,
	datab => \bin_to_bcd_03|ones[3]~11_combout\,
	datac => \fatorador_engine_00|out2\(0),
	datad => \bin_to_bcd_03|ones[2]~10_combout\,
	combout => \hex_to_7seg_04|WideOr0~0_combout\);

-- Location: LCCOMB_X3_Y16_N10
\bin_to_bcd_03|tens[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|tens[0]~0_combout\ = \bin_to_bcd_03|ones~8_combout\ $ ((((!\fatorador_engine_00|out2\(1) & \bin_to_bcd_03|ones~7_combout\)) # (!\bin_to_bcd_03|ones~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out2\(1),
	datab => \bin_to_bcd_03|ones~6_combout\,
	datac => \bin_to_bcd_03|ones~8_combout\,
	datad => \bin_to_bcd_03|ones~7_combout\,
	combout => \bin_to_bcd_03|tens[0]~0_combout\);

-- Location: LCCOMB_X4_Y16_N2
\bin_to_bcd_03|ones~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|ones~13_combout\ = (\fatorador_engine_00|out2\(6) & ((\fatorador_engine_00|out2\(4) & (\fatorador_engine_00|out2\(7) & !\fatorador_engine_00|out2\(5))) # (!\fatorador_engine_00|out2\(4) & ((\fatorador_engine_00|out2\(7)) # 
-- (!\fatorador_engine_00|out2\(5)))))) # (!\fatorador_engine_00|out2\(6) & (((\fatorador_engine_00|out2\(5)) # (!\fatorador_engine_00|out2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out2\(4),
	datab => \fatorador_engine_00|out2\(6),
	datac => \fatorador_engine_00|out2\(7),
	datad => \fatorador_engine_00|out2\(5),
	combout => \bin_to_bcd_03|ones~13_combout\);

-- Location: LCCOMB_X4_Y16_N28
\bin_to_bcd_03|ones~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|ones~14_combout\ = \bin_to_bcd_03|ones~0_combout\ $ ((((\bin_to_bcd_03|ones~1_combout\ & !\fatorador_engine_00|out2\(3))) # (!\bin_to_bcd_03|ones~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|ones~2_combout\,
	datab => \bin_to_bcd_03|ones~1_combout\,
	datac => \fatorador_engine_00|out2\(3),
	datad => \bin_to_bcd_03|ones~0_combout\,
	combout => \bin_to_bcd_03|ones~14_combout\);

-- Location: LCCOMB_X4_Y16_N24
\bin_to_bcd_03|tens~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|tens~4_combout\ = (!\bin_to_bcd_03|ones~13_combout\ & (((!\bin_to_bcd_03|ones~14_combout\) # (!\fatorador_engine_00|out2\(7))) # (!\bin_to_bcd_03|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|LessThan0~0_combout\,
	datab => \bin_to_bcd_03|ones~13_combout\,
	datac => \fatorador_engine_00|out2\(7),
	datad => \bin_to_bcd_03|ones~14_combout\,
	combout => \bin_to_bcd_03|tens~4_combout\);

-- Location: LCCOMB_X3_Y16_N8
\bin_to_bcd_03|ones~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|ones~12_combout\ = \bin_to_bcd_03|ones~3_combout\ $ ((((\bin_to_bcd_03|ones~5_combout\ & !\fatorador_engine_00|out2\(2))) # (!\bin_to_bcd_03|ones~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|ones~4_combout\,
	datab => \bin_to_bcd_03|ones~5_combout\,
	datac => \fatorador_engine_00|out2\(2),
	datad => \bin_to_bcd_03|ones~3_combout\,
	combout => \bin_to_bcd_03|ones~12_combout\);

-- Location: LCCOMB_X4_Y16_N0
\bin_to_bcd_03|tens~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|tens~2_combout\ = (\fatorador_engine_00|out2\(4) & (\fatorador_engine_00|out2\(6) & (\fatorador_engine_00|out2\(7) & \fatorador_engine_00|out2\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out2\(4),
	datab => \fatorador_engine_00|out2\(6),
	datac => \fatorador_engine_00|out2\(7),
	datad => \fatorador_engine_00|out2\(5),
	combout => \bin_to_bcd_03|tens~2_combout\);

-- Location: LCCOMB_X4_Y16_N10
\bin_to_bcd_03|tens~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|tens~3_combout\ = (\bin_to_bcd_03|tens~2_combout\) # ((!\bin_to_bcd_03|ones~14_combout\ & ((!\fatorador_engine_00|out2\(7)) # (!\bin_to_bcd_03|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|LessThan0~0_combout\,
	datab => \bin_to_bcd_03|tens~2_combout\,
	datac => \fatorador_engine_00|out2\(7),
	datad => \bin_to_bcd_03|ones~14_combout\,
	combout => \bin_to_bcd_03|tens~3_combout\);

-- Location: LCCOMB_X1_Y16_N0
\bin_to_bcd_03|tens[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|tens[3]~7_combout\ = (\bin_to_bcd_03|ones~12_combout\ & (((\bin_to_bcd_03|tens~4_combout\ & !\bin_to_bcd_03|tens~3_combout\)))) # (!\bin_to_bcd_03|ones~12_combout\ & (\bin_to_bcd_03|tens~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|tens~1_combout\,
	datab => \bin_to_bcd_03|tens~4_combout\,
	datac => \bin_to_bcd_03|ones~12_combout\,
	datad => \bin_to_bcd_03|tens~3_combout\,
	combout => \bin_to_bcd_03|tens[3]~7_combout\);

-- Location: LCCOMB_X1_Y16_N24
\bin_to_bcd_03|tens[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|tens[1]~5_combout\ = (\bin_to_bcd_03|tens~1_combout\ & (((\bin_to_bcd_03|ones~12_combout\)))) # (!\bin_to_bcd_03|tens~1_combout\ & ((\bin_to_bcd_03|tens~4_combout\ & (\bin_to_bcd_03|ones~12_combout\ & \bin_to_bcd_03|tens~3_combout\)) # 
-- (!\bin_to_bcd_03|tens~4_combout\ & (!\bin_to_bcd_03|ones~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|tens~1_combout\,
	datab => \bin_to_bcd_03|tens~4_combout\,
	datac => \bin_to_bcd_03|ones~12_combout\,
	datad => \bin_to_bcd_03|tens~3_combout\,
	combout => \bin_to_bcd_03|tens[1]~5_combout\);

-- Location: LCCOMB_X1_Y16_N2
\bin_to_bcd_03|tens[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_03|tens[2]~6_combout\ = (\bin_to_bcd_03|tens~1_combout\ & ((\bin_to_bcd_03|ones~12_combout\ $ (\bin_to_bcd_03|tens~3_combout\)))) # (!\bin_to_bcd_03|tens~1_combout\ & (\bin_to_bcd_03|tens~3_combout\ & ((!\bin_to_bcd_03|ones~12_combout\) # 
-- (!\bin_to_bcd_03|tens~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|tens~1_combout\,
	datab => \bin_to_bcd_03|tens~4_combout\,
	datac => \bin_to_bcd_03|ones~12_combout\,
	datad => \bin_to_bcd_03|tens~3_combout\,
	combout => \bin_to_bcd_03|tens[2]~6_combout\);

-- Location: LCCOMB_X1_Y16_N18
\hex_to_7seg_05|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_05|WideOr6~0_combout\ = (\bin_to_bcd_03|tens[3]~7_combout\ & (!\bin_to_bcd_03|tens[0]~0_combout\ & (\bin_to_bcd_03|tens[1]~5_combout\ $ (\bin_to_bcd_03|tens[2]~6_combout\)))) # (!\bin_to_bcd_03|tens[3]~7_combout\ & 
-- (!\bin_to_bcd_03|tens[1]~5_combout\ & (\bin_to_bcd_03|tens[0]~0_combout\ $ (!\bin_to_bcd_03|tens[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|tens[0]~0_combout\,
	datab => \bin_to_bcd_03|tens[3]~7_combout\,
	datac => \bin_to_bcd_03|tens[1]~5_combout\,
	datad => \bin_to_bcd_03|tens[2]~6_combout\,
	combout => \hex_to_7seg_05|WideOr6~0_combout\);

-- Location: LCCOMB_X1_Y16_N16
\hex_to_7seg_05|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_05|WideOr5~0_combout\ = (\bin_to_bcd_03|tens[3]~7_combout\ & ((\bin_to_bcd_03|tens[0]~0_combout\ & ((\bin_to_bcd_03|tens[2]~6_combout\))) # (!\bin_to_bcd_03|tens[0]~0_combout\ & (\bin_to_bcd_03|tens[1]~5_combout\)))) # 
-- (!\bin_to_bcd_03|tens[3]~7_combout\ & (\bin_to_bcd_03|tens[2]~6_combout\ & (\bin_to_bcd_03|tens[0]~0_combout\ $ (!\bin_to_bcd_03|tens[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|tens[0]~0_combout\,
	datab => \bin_to_bcd_03|tens[3]~7_combout\,
	datac => \bin_to_bcd_03|tens[1]~5_combout\,
	datad => \bin_to_bcd_03|tens[2]~6_combout\,
	combout => \hex_to_7seg_05|WideOr5~0_combout\);

-- Location: LCCOMB_X1_Y16_N22
\hex_to_7seg_05|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_05|WideOr4~0_combout\ = (\bin_to_bcd_03|tens[3]~7_combout\ & (((!\bin_to_bcd_03|tens[0]~0_combout\ & !\bin_to_bcd_03|tens[1]~5_combout\)) # (!\bin_to_bcd_03|tens[2]~6_combout\))) # (!\bin_to_bcd_03|tens[3]~7_combout\ & 
-- (((\bin_to_bcd_03|tens[2]~6_combout\) # (!\bin_to_bcd_03|tens[1]~5_combout\)) # (!\bin_to_bcd_03|tens[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|tens[0]~0_combout\,
	datab => \bin_to_bcd_03|tens[3]~7_combout\,
	datac => \bin_to_bcd_03|tens[1]~5_combout\,
	datad => \bin_to_bcd_03|tens[2]~6_combout\,
	combout => \hex_to_7seg_05|WideOr4~0_combout\);

-- Location: LCCOMB_X1_Y16_N12
\hex_to_7seg_05|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_05|WideOr3~0_combout\ = (\bin_to_bcd_03|tens[0]~0_combout\ & ((\bin_to_bcd_03|tens[3]~7_combout\ & (\bin_to_bcd_03|tens[1]~5_combout\ & !\bin_to_bcd_03|tens[2]~6_combout\)) # (!\bin_to_bcd_03|tens[3]~7_combout\ & 
-- (!\bin_to_bcd_03|tens[1]~5_combout\ & \bin_to_bcd_03|tens[2]~6_combout\)))) # (!\bin_to_bcd_03|tens[0]~0_combout\ & ((\bin_to_bcd_03|tens[1]~5_combout\ $ (!\bin_to_bcd_03|tens[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|tens[0]~0_combout\,
	datab => \bin_to_bcd_03|tens[3]~7_combout\,
	datac => \bin_to_bcd_03|tens[1]~5_combout\,
	datad => \bin_to_bcd_03|tens[2]~6_combout\,
	combout => \hex_to_7seg_05|WideOr3~0_combout\);

-- Location: LCCOMB_X1_Y16_N14
\hex_to_7seg_05|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_05|WideOr2~0_combout\ = (\bin_to_bcd_03|tens[1]~5_combout\ & (!\bin_to_bcd_03|tens[0]~0_combout\ & (!\bin_to_bcd_03|tens[3]~7_combout\))) # (!\bin_to_bcd_03|tens[1]~5_combout\ & ((\bin_to_bcd_03|tens[2]~6_combout\ & 
-- ((!\bin_to_bcd_03|tens[3]~7_combout\))) # (!\bin_to_bcd_03|tens[2]~6_combout\ & (!\bin_to_bcd_03|tens[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|tens[0]~0_combout\,
	datab => \bin_to_bcd_03|tens[3]~7_combout\,
	datac => \bin_to_bcd_03|tens[1]~5_combout\,
	datad => \bin_to_bcd_03|tens[2]~6_combout\,
	combout => \hex_to_7seg_05|WideOr2~0_combout\);

-- Location: LCCOMB_X1_Y16_N28
\hex_to_7seg_05|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_05|WideOr1~0_combout\ = (\bin_to_bcd_03|tens[0]~0_combout\ & ((\bin_to_bcd_03|tens[3]~7_combout\) # ((\bin_to_bcd_03|tens[2]~6_combout\) # (!\bin_to_bcd_03|tens[1]~5_combout\)))) # (!\bin_to_bcd_03|tens[0]~0_combout\ & 
-- (\bin_to_bcd_03|tens[3]~7_combout\ $ (((!\bin_to_bcd_03|tens[1]~5_combout\ & \bin_to_bcd_03|tens[2]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|tens[0]~0_combout\,
	datab => \bin_to_bcd_03|tens[3]~7_combout\,
	datac => \bin_to_bcd_03|tens[1]~5_combout\,
	datad => \bin_to_bcd_03|tens[2]~6_combout\,
	combout => \hex_to_7seg_05|WideOr1~0_combout\);

-- Location: LCCOMB_X1_Y16_N26
\hex_to_7seg_05|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_05|WideOr0~0_combout\ = (\bin_to_bcd_03|tens[0]~0_combout\ & (!\bin_to_bcd_03|tens[1]~5_combout\ & (\bin_to_bcd_03|tens[3]~7_combout\ $ (!\bin_to_bcd_03|tens[2]~6_combout\)))) # (!\bin_to_bcd_03|tens[0]~0_combout\ & 
-- (!\bin_to_bcd_03|tens[3]~7_combout\ & (\bin_to_bcd_03|tens[1]~5_combout\ $ (!\bin_to_bcd_03|tens[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_03|tens[0]~0_combout\,
	datab => \bin_to_bcd_03|tens[3]~7_combout\,
	datac => \bin_to_bcd_03|tens[1]~5_combout\,
	datad => \bin_to_bcd_03|tens[2]~6_combout\,
	combout => \hex_to_7seg_05|WideOr0~0_combout\);

-- Location: LCCOMB_X29_Y16_N26
\fatorador_engine_00|out3[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out3\(7) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out3\(7))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[3][7]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out3\(7),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[3][7]~combout\,
	combout => \fatorador_engine_00|out3\(7));

-- Location: LCCOMB_X30_Y18_N30
\fatorador_engine_00|primes_buff[3][4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[3][4]~combout\ = ((GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & (\fatorador_engine_00|i\(4))) # (!GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & 
-- ((\fatorador_engine_00|primes_buff[3][4]~combout\)))) # (!\fatorador_engine_00|state_reg.wait_op~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|state_reg.wait_op~regout\,
	datab => \fatorador_engine_00|i\(4),
	datac => \fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[3][4]~combout\,
	combout => \fatorador_engine_00|primes_buff[3][4]~combout\);

-- Location: LCCOMB_X30_Y18_N26
\fatorador_engine_00|out3[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out3\(4) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out3\(4))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[3][4]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out3\(4),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[3][4]~combout\,
	combout => \fatorador_engine_00|out3\(4));

-- Location: LCCOMB_X31_Y17_N2
\fatorador_engine_00|primes_buff[3][5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[3][5]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & (\fatorador_engine_00|i\(5))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[3][5]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(5),
	datab => \fatorador_engine_00|primes_buff[3][5]~combout\,
	datac => \fatorador_engine_00|state_reg.wait_op~regout\,
	datad => \fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[3][5]~combout\);

-- Location: LCCOMB_X30_Y17_N24
\fatorador_engine_00|out3[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out3\(5) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out3\(5))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[3][5]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out3\(5),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[3][5]~combout\,
	combout => \fatorador_engine_00|out3\(5));

-- Location: LCCOMB_X29_Y17_N26
\bin_to_bcd_04|ones~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|ones~1_combout\ = (\fatorador_engine_00|out3\(6) & ((\fatorador_engine_00|out3\(7) & ((\fatorador_engine_00|out3\(5)) # (!\fatorador_engine_00|out3\(4)))) # (!\fatorador_engine_00|out3\(7) & ((\fatorador_engine_00|out3\(4)) # 
-- (!\fatorador_engine_00|out3\(5)))))) # (!\fatorador_engine_00|out3\(6) & (\fatorador_engine_00|out3\(4) $ (((\fatorador_engine_00|out3\(5)) # (!\fatorador_engine_00|out3\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110101101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out3\(6),
	datab => \fatorador_engine_00|out3\(7),
	datac => \fatorador_engine_00|out3\(4),
	datad => \fatorador_engine_00|out3\(5),
	combout => \bin_to_bcd_04|ones~1_combout\);

-- Location: LCCOMB_X29_Y17_N4
\bin_to_bcd_04|ones~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|ones~2_combout\ = (\fatorador_engine_00|out3\(7) & (!\fatorador_engine_00|out3\(5) & ((\fatorador_engine_00|out3\(6)) # (!\fatorador_engine_00|out3\(4))))) # (!\fatorador_engine_00|out3\(7) & (\fatorador_engine_00|out3\(5) & 
-- ((\fatorador_engine_00|out3\(4)) # (!\fatorador_engine_00|out3\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out3\(6),
	datab => \fatorador_engine_00|out3\(7),
	datac => \fatorador_engine_00|out3\(4),
	datad => \fatorador_engine_00|out3\(5),
	combout => \bin_to_bcd_04|ones~2_combout\);

-- Location: LCCOMB_X29_Y17_N28
\bin_to_bcd_04|ones~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|ones~0_combout\ = (\fatorador_engine_00|out3\(6) & (!\fatorador_engine_00|out3\(4) & (\fatorador_engine_00|out3\(7) $ (!\fatorador_engine_00|out3\(5))))) # (!\fatorador_engine_00|out3\(6) & (\fatorador_engine_00|out3\(7) & 
-- (\fatorador_engine_00|out3\(4) & !\fatorador_engine_00|out3\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out3\(6),
	datab => \fatorador_engine_00|out3\(7),
	datac => \fatorador_engine_00|out3\(4),
	datad => \fatorador_engine_00|out3\(5),
	combout => \bin_to_bcd_04|ones~0_combout\);

-- Location: LCCOMB_X29_Y17_N10
\bin_to_bcd_04|ones~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|ones~5_combout\ = (\fatorador_engine_00|out3\(3) & (((\bin_to_bcd_04|ones~2_combout\) # (\bin_to_bcd_04|ones~0_combout\)))) # (!\fatorador_engine_00|out3\(3) & (!\bin_to_bcd_04|ones~0_combout\ & ((\bin_to_bcd_04|ones~1_combout\) # 
-- (!\bin_to_bcd_04|ones~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out3\(3),
	datab => \bin_to_bcd_04|ones~1_combout\,
	datac => \bin_to_bcd_04|ones~2_combout\,
	datad => \bin_to_bcd_04|ones~0_combout\,
	combout => \bin_to_bcd_04|ones~5_combout\);

-- Location: LCCOMB_X29_Y16_N6
\fatorador_engine_00|primes_buff[3][2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[3][2]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & ((\fatorador_engine_00|i\(2)))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & (\fatorador_engine_00|primes_buff[3][2]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|primes_buff[3][2]~combout\,
	datab => \fatorador_engine_00|i\(2),
	datac => \fatorador_engine_00|state_reg.wait_op~regout\,
	datad => \fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[3][2]~combout\);

-- Location: LCCOMB_X29_Y16_N14
\fatorador_engine_00|out3[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out3\(2) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out3\(2))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[3][2]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out3\(2),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[3][2]~combout\,
	combout => \fatorador_engine_00|out3\(2));

-- Location: LCCOMB_X29_Y17_N6
\bin_to_bcd_04|ones~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|ones~3_combout\ = (\bin_to_bcd_04|ones~2_combout\ & (!\fatorador_engine_00|out3\(3) & (\bin_to_bcd_04|ones~1_combout\))) # (!\bin_to_bcd_04|ones~2_combout\ & (\bin_to_bcd_04|ones~0_combout\ & ((\fatorador_engine_00|out3\(3)) # 
-- (!\bin_to_bcd_04|ones~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out3\(3),
	datab => \bin_to_bcd_04|ones~1_combout\,
	datac => \bin_to_bcd_04|ones~2_combout\,
	datad => \bin_to_bcd_04|ones~0_combout\,
	combout => \bin_to_bcd_04|ones~3_combout\);

-- Location: LCCOMB_X21_Y17_N30
\bin_to_bcd_04|ones~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|ones~7_combout\ = (\bin_to_bcd_04|ones~4_combout\ & ((\fatorador_engine_00|out3\(2)) # ((\bin_to_bcd_04|ones~5_combout\ & !\bin_to_bcd_04|ones~3_combout\)))) # (!\bin_to_bcd_04|ones~4_combout\ & ((\fatorador_engine_00|out3\(2) $ 
-- (!\bin_to_bcd_04|ones~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|ones~4_combout\,
	datab => \bin_to_bcd_04|ones~5_combout\,
	datac => \fatorador_engine_00|out3\(2),
	datad => \bin_to_bcd_04|ones~3_combout\,
	combout => \bin_to_bcd_04|ones~7_combout\);

-- Location: LCCOMB_X21_Y17_N24
\bin_to_bcd_04|ones~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|ones~8_combout\ = (\bin_to_bcd_04|ones~4_combout\ & (\bin_to_bcd_04|ones~5_combout\ & (!\fatorador_engine_00|out3\(2)))) # (!\bin_to_bcd_04|ones~4_combout\ & (\bin_to_bcd_04|ones~3_combout\ & ((\fatorador_engine_00|out3\(2)) # 
-- (!\bin_to_bcd_04|ones~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|ones~4_combout\,
	datab => \bin_to_bcd_04|ones~5_combout\,
	datac => \fatorador_engine_00|out3\(2),
	datad => \bin_to_bcd_04|ones~3_combout\,
	combout => \bin_to_bcd_04|ones~8_combout\);

-- Location: LCCOMB_X31_Y17_N30
\fatorador_engine_00|primes_buff[3][1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[3][1]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & (\fatorador_engine_00|i\(1))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[3][1]~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|i\(1),
	datab => \fatorador_engine_00|primes_buff[3][1]~combout\,
	datac => \fatorador_engine_00|state_reg.wait_op~regout\,
	datad => \fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[3][1]~combout\);

-- Location: LCCOMB_X30_Y17_N14
\fatorador_engine_00|out3[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out3\(1) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out3\(1))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[3][1]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out3\(1),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[3][1]~combout\,
	combout => \fatorador_engine_00|out3\(1));

-- Location: LCCOMB_X21_Y17_N10
\bin_to_bcd_04|ones[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|ones[3]~11_combout\ = (\bin_to_bcd_04|ones~6_combout\ & (\bin_to_bcd_04|ones~7_combout\ & ((!\fatorador_engine_00|out3\(1))))) # (!\bin_to_bcd_04|ones~6_combout\ & (\bin_to_bcd_04|ones~8_combout\ & ((\fatorador_engine_00|out3\(1)) # 
-- (!\bin_to_bcd_04|ones~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|ones~6_combout\,
	datab => \bin_to_bcd_04|ones~7_combout\,
	datac => \bin_to_bcd_04|ones~8_combout\,
	datad => \fatorador_engine_00|out3\(1),
	combout => \bin_to_bcd_04|ones[3]~11_combout\);

-- Location: LCCOMB_X21_Y17_N28
\bin_to_bcd_04|ones[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|ones[2]~10_combout\ = (\bin_to_bcd_04|ones~7_combout\ & (((\bin_to_bcd_04|ones~8_combout\ & !\fatorador_engine_00|out3\(1))))) # (!\bin_to_bcd_04|ones~7_combout\ & ((\fatorador_engine_00|out3\(1)) # ((!\bin_to_bcd_04|ones~6_combout\ & 
-- !\bin_to_bcd_04|ones~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|ones~6_combout\,
	datab => \bin_to_bcd_04|ones~7_combout\,
	datac => \bin_to_bcd_04|ones~8_combout\,
	datad => \fatorador_engine_00|out3\(1),
	combout => \bin_to_bcd_04|ones[2]~10_combout\);

-- Location: LCCOMB_X33_Y16_N10
\fatorador_engine_00|primes_buff[3][0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|primes_buff[3][0]~combout\ = (\fatorador_engine_00|state_reg.wait_op~regout\ & ((GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & ((\fatorador_engine_00|i[0]~1_combout\))) # 
-- (!GLOBAL(\fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\) & (\fatorador_engine_00|primes_buff[3][0]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|primes_buff[3][0]~combout\,
	datab => \fatorador_engine_00|state_reg.wait_op~regout\,
	datac => \fatorador_engine_00|i[0]~1_combout\,
	datad => \fatorador_engine_00|primes_buff[3][0]~6clkctrl_outclk\,
	combout => \fatorador_engine_00|primes_buff[3][0]~combout\);

-- Location: LCCOMB_X33_Y16_N8
\fatorador_engine_00|out3[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \fatorador_engine_00|out3\(0) = (GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & (\fatorador_engine_00|out3\(0))) # (!GLOBAL(\fatorador_engine_00|out0[15]~0clkctrl_outclk\) & ((\fatorador_engine_00|primes_buff[3][0]~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fatorador_engine_00|out3\(0),
	datac => \fatorador_engine_00|out0[15]~0clkctrl_outclk\,
	datad => \fatorador_engine_00|primes_buff[3][0]~combout\,
	combout => \fatorador_engine_00|out3\(0));

-- Location: LCCOMB_X21_Y17_N26
\bin_to_bcd_04|ones[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|ones[1]~9_combout\ = (\bin_to_bcd_04|ones~6_combout\ & ((\fatorador_engine_00|out3\(1)) # ((\bin_to_bcd_04|ones~7_combout\ & !\bin_to_bcd_04|ones~8_combout\)))) # (!\bin_to_bcd_04|ones~6_combout\ & ((\bin_to_bcd_04|ones~8_combout\ $ 
-- (!\fatorador_engine_00|out3\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|ones~6_combout\,
	datab => \bin_to_bcd_04|ones~7_combout\,
	datac => \bin_to_bcd_04|ones~8_combout\,
	datad => \fatorador_engine_00|out3\(1),
	combout => \bin_to_bcd_04|ones[1]~9_combout\);

-- Location: LCCOMB_X21_Y17_N0
\hex_to_7seg_06|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_06|WideOr6~0_combout\ = (\bin_to_bcd_04|ones[3]~11_combout\ & (\fatorador_engine_00|out3\(0) & (\bin_to_bcd_04|ones[2]~10_combout\ $ (!\bin_to_bcd_04|ones[1]~9_combout\)))) # (!\bin_to_bcd_04|ones[3]~11_combout\ & 
-- (\bin_to_bcd_04|ones[1]~9_combout\ & (\bin_to_bcd_04|ones[2]~10_combout\ $ (\fatorador_engine_00|out3\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|ones[3]~11_combout\,
	datab => \bin_to_bcd_04|ones[2]~10_combout\,
	datac => \fatorador_engine_00|out3\(0),
	datad => \bin_to_bcd_04|ones[1]~9_combout\,
	combout => \hex_to_7seg_06|WideOr6~0_combout\);

-- Location: LCCOMB_X21_Y17_N6
\hex_to_7seg_06|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_06|WideOr5~0_combout\ = (\bin_to_bcd_04|ones[3]~11_combout\ & ((\fatorador_engine_00|out3\(0) & ((!\bin_to_bcd_04|ones[1]~9_combout\))) # (!\fatorador_engine_00|out3\(0) & (\bin_to_bcd_04|ones[2]~10_combout\)))) # 
-- (!\bin_to_bcd_04|ones[3]~11_combout\ & (\bin_to_bcd_04|ones[2]~10_combout\ & (\fatorador_engine_00|out3\(0) $ (!\bin_to_bcd_04|ones[1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|ones[3]~11_combout\,
	datab => \bin_to_bcd_04|ones[2]~10_combout\,
	datac => \fatorador_engine_00|out3\(0),
	datad => \bin_to_bcd_04|ones[1]~9_combout\,
	combout => \hex_to_7seg_06|WideOr5~0_combout\);

-- Location: LCCOMB_X21_Y17_N8
\hex_to_7seg_06|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_06|WideOr4~0_combout\ = (\bin_to_bcd_04|ones[3]~11_combout\ & (((\fatorador_engine_00|out3\(0) & \bin_to_bcd_04|ones[1]~9_combout\)) # (!\bin_to_bcd_04|ones[2]~10_combout\))) # (!\bin_to_bcd_04|ones[3]~11_combout\ & 
-- ((\bin_to_bcd_04|ones[2]~10_combout\) # ((\fatorador_engine_00|out3\(0)) # (\bin_to_bcd_04|ones[1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|ones[3]~11_combout\,
	datab => \bin_to_bcd_04|ones[2]~10_combout\,
	datac => \fatorador_engine_00|out3\(0),
	datad => \bin_to_bcd_04|ones[1]~9_combout\,
	combout => \hex_to_7seg_06|WideOr4~0_combout\);

-- Location: LCCOMB_X21_Y17_N22
\hex_to_7seg_06|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_06|WideOr3~0_combout\ = (\fatorador_engine_00|out3\(0) & ((\bin_to_bcd_04|ones[2]~10_combout\ $ (\bin_to_bcd_04|ones[1]~9_combout\)))) # (!\fatorador_engine_00|out3\(0) & ((\bin_to_bcd_04|ones[3]~11_combout\ & 
-- (!\bin_to_bcd_04|ones[2]~10_combout\ & !\bin_to_bcd_04|ones[1]~9_combout\)) # (!\bin_to_bcd_04|ones[3]~11_combout\ & (\bin_to_bcd_04|ones[2]~10_combout\ & \bin_to_bcd_04|ones[1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|ones[3]~11_combout\,
	datab => \bin_to_bcd_04|ones[2]~10_combout\,
	datac => \fatorador_engine_00|out3\(0),
	datad => \bin_to_bcd_04|ones[1]~9_combout\,
	combout => \hex_to_7seg_06|WideOr3~0_combout\);

-- Location: LCCOMB_X21_Y17_N4
\hex_to_7seg_06|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_06|WideOr2~0_combout\ = (\bin_to_bcd_04|ones[1]~9_combout\ & ((\bin_to_bcd_04|ones[2]~10_combout\ & (!\bin_to_bcd_04|ones[3]~11_combout\)) # (!\bin_to_bcd_04|ones[2]~10_combout\ & ((\fatorador_engine_00|out3\(0)))))) # 
-- (!\bin_to_bcd_04|ones[1]~9_combout\ & (!\bin_to_bcd_04|ones[3]~11_combout\ & ((\fatorador_engine_00|out3\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|ones[3]~11_combout\,
	datab => \bin_to_bcd_04|ones[2]~10_combout\,
	datac => \fatorador_engine_00|out3\(0),
	datad => \bin_to_bcd_04|ones[1]~9_combout\,
	combout => \hex_to_7seg_06|WideOr2~0_combout\);

-- Location: LCCOMB_X21_Y17_N18
\hex_to_7seg_06|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_06|WideOr1~0_combout\ = (\bin_to_bcd_04|ones[2]~10_combout\ & ((\bin_to_bcd_04|ones[3]~11_combout\ $ (\bin_to_bcd_04|ones[1]~9_combout\)) # (!\fatorador_engine_00|out3\(0)))) # (!\bin_to_bcd_04|ones[2]~10_combout\ & 
-- ((\bin_to_bcd_04|ones[3]~11_combout\) # ((!\fatorador_engine_00|out3\(0) & \bin_to_bcd_04|ones[1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|ones[3]~11_combout\,
	datab => \bin_to_bcd_04|ones[2]~10_combout\,
	datac => \fatorador_engine_00|out3\(0),
	datad => \bin_to_bcd_04|ones[1]~9_combout\,
	combout => \hex_to_7seg_06|WideOr1~0_combout\);

-- Location: LCCOMB_X21_Y17_N20
\hex_to_7seg_06|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_06|WideOr0~0_combout\ = (\fatorador_engine_00|out3\(0) & (!\bin_to_bcd_04|ones[3]~11_combout\ & (\bin_to_bcd_04|ones[2]~10_combout\ $ (\bin_to_bcd_04|ones[1]~9_combout\)))) # (!\fatorador_engine_00|out3\(0) & 
-- (\bin_to_bcd_04|ones[1]~9_combout\ & (\bin_to_bcd_04|ones[3]~11_combout\ $ (!\bin_to_bcd_04|ones[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|ones[3]~11_combout\,
	datab => \bin_to_bcd_04|ones[2]~10_combout\,
	datac => \fatorador_engine_00|out3\(0),
	datad => \bin_to_bcd_04|ones[1]~9_combout\,
	combout => \hex_to_7seg_06|WideOr0~0_combout\);

-- Location: LCCOMB_X29_Y17_N22
\bin_to_bcd_04|ones~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|ones~13_combout\ = (\fatorador_engine_00|out3\(6) & ((\fatorador_engine_00|out3\(7) & ((!\fatorador_engine_00|out3\(5)) # (!\fatorador_engine_00|out3\(4)))) # (!\fatorador_engine_00|out3\(7) & (!\fatorador_engine_00|out3\(4) & 
-- !\fatorador_engine_00|out3\(5))))) # (!\fatorador_engine_00|out3\(6) & (((\fatorador_engine_00|out3\(5))) # (!\fatorador_engine_00|out3\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110110011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out3\(6),
	datab => \fatorador_engine_00|out3\(7),
	datac => \fatorador_engine_00|out3\(4),
	datad => \fatorador_engine_00|out3\(5),
	combout => \bin_to_bcd_04|ones~13_combout\);

-- Location: LCCOMB_X29_Y17_N24
\bin_to_bcd_04|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|LessThan0~0_combout\ = (\fatorador_engine_00|out3\(6)) # (\fatorador_engine_00|out3\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out3\(6),
	datad => \fatorador_engine_00|out3\(5),
	combout => \bin_to_bcd_04|LessThan0~0_combout\);

-- Location: LCCOMB_X29_Y17_N8
\bin_to_bcd_04|tens~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|tens~4_combout\ = (!\bin_to_bcd_04|ones~13_combout\ & (((!\fatorador_engine_00|out3\(7)) # (!\bin_to_bcd_04|LessThan0~0_combout\)) # (!\bin_to_bcd_04|ones~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|ones~14_combout\,
	datab => \bin_to_bcd_04|ones~13_combout\,
	datac => \bin_to_bcd_04|LessThan0~0_combout\,
	datad => \fatorador_engine_00|out3\(7),
	combout => \bin_to_bcd_04|tens~4_combout\);

-- Location: LCCOMB_X21_Y17_N16
\bin_to_bcd_04|ones~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|ones~12_combout\ = \bin_to_bcd_04|ones~3_combout\ $ ((((\bin_to_bcd_04|ones~5_combout\ & !\fatorador_engine_00|out3\(2))) # (!\bin_to_bcd_04|ones~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|ones~4_combout\,
	datab => \bin_to_bcd_04|ones~5_combout\,
	datac => \fatorador_engine_00|out3\(2),
	datad => \bin_to_bcd_04|ones~3_combout\,
	combout => \bin_to_bcd_04|ones~12_combout\);

-- Location: LCCOMB_X29_Y17_N20
\bin_to_bcd_04|tens~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|tens~2_combout\ = (\fatorador_engine_00|out3\(6) & (\fatorador_engine_00|out3\(7) & (\fatorador_engine_00|out3\(4) & \fatorador_engine_00|out3\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fatorador_engine_00|out3\(6),
	datab => \fatorador_engine_00|out3\(7),
	datac => \fatorador_engine_00|out3\(4),
	datad => \fatorador_engine_00|out3\(5),
	combout => \bin_to_bcd_04|tens~2_combout\);

-- Location: LCCOMB_X29_Y17_N18
\bin_to_bcd_04|tens~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|tens~3_combout\ = (\bin_to_bcd_04|tens~2_combout\) # ((!\bin_to_bcd_04|ones~14_combout\ & ((!\fatorador_engine_00|out3\(7)) # (!\bin_to_bcd_04|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|ones~14_combout\,
	datab => \bin_to_bcd_04|tens~2_combout\,
	datac => \bin_to_bcd_04|LessThan0~0_combout\,
	datad => \fatorador_engine_00|out3\(7),
	combout => \bin_to_bcd_04|tens~3_combout\);

-- Location: LCCOMB_X28_Y17_N16
\bin_to_bcd_04|tens[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|tens[3]~7_combout\ = (\bin_to_bcd_04|ones~12_combout\ & (((\bin_to_bcd_04|tens~4_combout\ & !\bin_to_bcd_04|tens~3_combout\)))) # (!\bin_to_bcd_04|ones~12_combout\ & (\bin_to_bcd_04|tens~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|tens~1_combout\,
	datab => \bin_to_bcd_04|tens~4_combout\,
	datac => \bin_to_bcd_04|ones~12_combout\,
	datad => \bin_to_bcd_04|tens~3_combout\,
	combout => \bin_to_bcd_04|tens[3]~7_combout\);

-- Location: LCCOMB_X28_Y17_N24
\bin_to_bcd_04|tens[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|tens[1]~5_combout\ = (\bin_to_bcd_04|tens~1_combout\ & (((\bin_to_bcd_04|ones~12_combout\)))) # (!\bin_to_bcd_04|tens~1_combout\ & ((\bin_to_bcd_04|tens~4_combout\ & (\bin_to_bcd_04|ones~12_combout\ & \bin_to_bcd_04|tens~3_combout\)) # 
-- (!\bin_to_bcd_04|tens~4_combout\ & (!\bin_to_bcd_04|ones~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|tens~1_combout\,
	datab => \bin_to_bcd_04|tens~4_combout\,
	datac => \bin_to_bcd_04|ones~12_combout\,
	datad => \bin_to_bcd_04|tens~3_combout\,
	combout => \bin_to_bcd_04|tens[1]~5_combout\);

-- Location: LCCOMB_X21_Y17_N2
\bin_to_bcd_04|tens[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|tens[0]~0_combout\ = \bin_to_bcd_04|ones~8_combout\ $ ((((\bin_to_bcd_04|ones~7_combout\ & !\fatorador_engine_00|out3\(1))) # (!\bin_to_bcd_04|ones~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|ones~6_combout\,
	datab => \bin_to_bcd_04|ones~7_combout\,
	datac => \bin_to_bcd_04|ones~8_combout\,
	datad => \fatorador_engine_00|out3\(1),
	combout => \bin_to_bcd_04|tens[0]~0_combout\);

-- Location: LCCOMB_X28_Y17_N30
\bin_to_bcd_04|tens[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bin_to_bcd_04|tens[2]~6_combout\ = (\bin_to_bcd_04|tens~1_combout\ & ((\bin_to_bcd_04|ones~12_combout\ $ (\bin_to_bcd_04|tens~3_combout\)))) # (!\bin_to_bcd_04|tens~1_combout\ & (\bin_to_bcd_04|tens~3_combout\ & ((!\bin_to_bcd_04|ones~12_combout\) # 
-- (!\bin_to_bcd_04|tens~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|tens~1_combout\,
	datab => \bin_to_bcd_04|tens~4_combout\,
	datac => \bin_to_bcd_04|ones~12_combout\,
	datad => \bin_to_bcd_04|tens~3_combout\,
	combout => \bin_to_bcd_04|tens[2]~6_combout\);

-- Location: LCCOMB_X27_Y17_N20
\hex_to_7seg_07|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_07|WideOr6~0_combout\ = (\bin_to_bcd_04|tens[3]~7_combout\ & (!\bin_to_bcd_04|tens[0]~0_combout\ & (\bin_to_bcd_04|tens[1]~5_combout\ $ (\bin_to_bcd_04|tens[2]~6_combout\)))) # (!\bin_to_bcd_04|tens[3]~7_combout\ & 
-- (!\bin_to_bcd_04|tens[1]~5_combout\ & (\bin_to_bcd_04|tens[0]~0_combout\ $ (!\bin_to_bcd_04|tens[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|tens[3]~7_combout\,
	datab => \bin_to_bcd_04|tens[1]~5_combout\,
	datac => \bin_to_bcd_04|tens[0]~0_combout\,
	datad => \bin_to_bcd_04|tens[2]~6_combout\,
	combout => \hex_to_7seg_07|WideOr6~0_combout\);

-- Location: LCCOMB_X27_Y17_N22
\hex_to_7seg_07|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_07|WideOr5~0_combout\ = (\bin_to_bcd_04|tens[3]~7_combout\ & ((\bin_to_bcd_04|tens[0]~0_combout\ & ((\bin_to_bcd_04|tens[2]~6_combout\))) # (!\bin_to_bcd_04|tens[0]~0_combout\ & (\bin_to_bcd_04|tens[1]~5_combout\)))) # 
-- (!\bin_to_bcd_04|tens[3]~7_combout\ & (\bin_to_bcd_04|tens[2]~6_combout\ & (\bin_to_bcd_04|tens[1]~5_combout\ $ (!\bin_to_bcd_04|tens[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|tens[3]~7_combout\,
	datab => \bin_to_bcd_04|tens[1]~5_combout\,
	datac => \bin_to_bcd_04|tens[0]~0_combout\,
	datad => \bin_to_bcd_04|tens[2]~6_combout\,
	combout => \hex_to_7seg_07|WideOr5~0_combout\);

-- Location: LCCOMB_X27_Y17_N24
\hex_to_7seg_07|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_07|WideOr4~0_combout\ = (\bin_to_bcd_04|tens[3]~7_combout\ & (((!\bin_to_bcd_04|tens[1]~5_combout\ & !\bin_to_bcd_04|tens[0]~0_combout\)) # (!\bin_to_bcd_04|tens[2]~6_combout\))) # (!\bin_to_bcd_04|tens[3]~7_combout\ & 
-- (((\bin_to_bcd_04|tens[2]~6_combout\) # (!\bin_to_bcd_04|tens[0]~0_combout\)) # (!\bin_to_bcd_04|tens[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|tens[3]~7_combout\,
	datab => \bin_to_bcd_04|tens[1]~5_combout\,
	datac => \bin_to_bcd_04|tens[0]~0_combout\,
	datad => \bin_to_bcd_04|tens[2]~6_combout\,
	combout => \hex_to_7seg_07|WideOr4~0_combout\);

-- Location: LCCOMB_X27_Y17_N26
\hex_to_7seg_07|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_07|WideOr3~0_combout\ = (\bin_to_bcd_04|tens[0]~0_combout\ & ((\bin_to_bcd_04|tens[3]~7_combout\ & (\bin_to_bcd_04|tens[1]~5_combout\ & !\bin_to_bcd_04|tens[2]~6_combout\)) # (!\bin_to_bcd_04|tens[3]~7_combout\ & 
-- (!\bin_to_bcd_04|tens[1]~5_combout\ & \bin_to_bcd_04|tens[2]~6_combout\)))) # (!\bin_to_bcd_04|tens[0]~0_combout\ & ((\bin_to_bcd_04|tens[1]~5_combout\ $ (!\bin_to_bcd_04|tens[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110010000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|tens[3]~7_combout\,
	datab => \bin_to_bcd_04|tens[1]~5_combout\,
	datac => \bin_to_bcd_04|tens[0]~0_combout\,
	datad => \bin_to_bcd_04|tens[2]~6_combout\,
	combout => \hex_to_7seg_07|WideOr3~0_combout\);

-- Location: LCCOMB_X27_Y17_N4
\hex_to_7seg_07|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_07|WideOr2~0_combout\ = (\bin_to_bcd_04|tens[1]~5_combout\ & (!\bin_to_bcd_04|tens[3]~7_combout\ & (!\bin_to_bcd_04|tens[0]~0_combout\))) # (!\bin_to_bcd_04|tens[1]~5_combout\ & ((\bin_to_bcd_04|tens[2]~6_combout\ & 
-- (!\bin_to_bcd_04|tens[3]~7_combout\)) # (!\bin_to_bcd_04|tens[2]~6_combout\ & ((!\bin_to_bcd_04|tens[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|tens[3]~7_combout\,
	datab => \bin_to_bcd_04|tens[1]~5_combout\,
	datac => \bin_to_bcd_04|tens[0]~0_combout\,
	datad => \bin_to_bcd_04|tens[2]~6_combout\,
	combout => \hex_to_7seg_07|WideOr2~0_combout\);

-- Location: LCCOMB_X27_Y17_N10
\hex_to_7seg_07|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_07|WideOr1~0_combout\ = (\bin_to_bcd_04|tens[1]~5_combout\ & ((\bin_to_bcd_04|tens[3]~7_combout\) # ((\bin_to_bcd_04|tens[0]~0_combout\ & \bin_to_bcd_04|tens[2]~6_combout\)))) # (!\bin_to_bcd_04|tens[1]~5_combout\ & 
-- ((\bin_to_bcd_04|tens[0]~0_combout\) # (\bin_to_bcd_04|tens[3]~7_combout\ $ (\bin_to_bcd_04|tens[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|tens[3]~7_combout\,
	datab => \bin_to_bcd_04|tens[1]~5_combout\,
	datac => \bin_to_bcd_04|tens[0]~0_combout\,
	datad => \bin_to_bcd_04|tens[2]~6_combout\,
	combout => \hex_to_7seg_07|WideOr1~0_combout\);

-- Location: LCCOMB_X27_Y17_N12
\hex_to_7seg_07|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \hex_to_7seg_07|WideOr0~0_combout\ = (\bin_to_bcd_04|tens[0]~0_combout\ & (!\bin_to_bcd_04|tens[1]~5_combout\ & (\bin_to_bcd_04|tens[3]~7_combout\ $ (!\bin_to_bcd_04|tens[2]~6_combout\)))) # (!\bin_to_bcd_04|tens[0]~0_combout\ & 
-- (!\bin_to_bcd_04|tens[3]~7_combout\ & (\bin_to_bcd_04|tens[1]~5_combout\ $ (!\bin_to_bcd_04|tens[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bin_to_bcd_04|tens[3]~7_combout\,
	datab => \bin_to_bcd_04|tens[1]~5_combout\,
	datac => \bin_to_bcd_04|tens[0]~0_combout\,
	datad => \bin_to_bcd_04|tens[2]~6_combout\,
	combout => \hex_to_7seg_07|WideOr0~0_combout\);

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_00|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(0));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_00|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(1));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_00|ALT_INV_WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(2));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_00|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(3));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_00|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(4));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_00|ALT_INV_WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(5));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_00|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(6));

-- Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_01|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(0));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_01|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(1));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_01|ALT_INV_WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(2));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_01|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(3));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_01|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(4));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_01|ALT_INV_WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(5));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_01|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(6));

-- Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_02|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(0));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_02|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(1));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_02|ALT_INV_WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(2));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_02|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(3));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_02|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(4));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_02|ALT_INV_WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(5));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_02|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(6));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_03|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(0));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_03|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(1));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_03|ALT_INV_WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(2));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_03|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(3));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_03|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(4));

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_03|ALT_INV_WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(5));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_03|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(6));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_04|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(0));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_04|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(1));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_04|ALT_INV_WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(2));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_04|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(3));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_04|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(4));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_04|ALT_INV_WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(5));

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_04|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(6));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_05|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(0));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_05|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(1));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_05|ALT_INV_WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(2));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_05|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(3));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_05|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(4));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_05|ALT_INV_WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(5));

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_05|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(6));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_06|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(0));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_06|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(1));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_06|ALT_INV_WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(2));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_06|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(3));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_06|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(4));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_06|ALT_INV_WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(5));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_06|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(6));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_07|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(0));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_07|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(1));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_07|ALT_INV_WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(2));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_07|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(3));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_07|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(4));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_07|ALT_INV_WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(5));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \hex_to_7seg_07|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(6));
END structure;


