A very basic clock cycle based stopwatch written in SystemVerilog.
