998d76368dff ("drm/amdgpu: update golden setting for sienna_cichlid")
5fe19ce8e48d ("drm/amdgpu: add function to program pbb mode for sienna cichlid")
72ca82c7d218 ("drm/amdgpu: disable gpa mode for direct loading")
0f7ee0575097 ("drm/amdgpu: add cp firmware backdoor loading triger")
263acd471f50 ("drm/amdgpu/gfx10: add gc golden setting for sienna_cichlid")
58139a42dc08 ("drm/amdgpu/gfx10: change register configure for sienna_cichlid")
933c8a93e241 ("drm/amdgpu: add gfx ip block for sienna_cichlid (v3)")
757b3af8ecb4 ("drm/amdgpu: add ih ip block for sienna_cichlid")
0b3df16b5abc ("drm/amdgpu: add gmc ip block for sienna_cichlid")
2e1ba10e9271 ("drm/amdgpu/soc15: add common ip block for sienna_cichlid")
43a10b15d442 ("amd/amdgpu: Limit rlcg write registers only for nv12")
f77c9aff85ca ("drm/amdgpu: Fix per-IB secure flag GFX hang")
0bb5d5b03f78 ("drm/amdgpu: Move to a per-IB secure flag (TMZ)")
c6252390fccd ("drm/amdgpu: implement TMZ accessor (v3)")
8fb2e01a1ed8 ("drm/amdgpu: enable TMZ bit in FRAME_CONTROL for gfx10")
04379e9b0489 ("drm/amdgpu: fix up for amdgpu_tmz.c and removal of drm/drmP.h")
4cd24494cc87 ("drm/amdgpu: set TMZ bits in PTEs for secure BO (v4)")
cb5fae143d79 ("drm/amdgpu: job is secure iff CS is secure (v5)")
8350361d2d75 ("drm/amdgpu: expand the context control interface with trust flag")
155748c912e7 ("drm/amdgpu: expand the emit tmz interface with trusted flag")
01a8dcec1a08 ("drm/amdgpu: add function to check tmz capability (v4)")
ae60305ac04f ("drm/amdgpu: add amdgpu_tmz data structure")
5420819401cc ("drm/amdgpu: request reg_val_offs each kiq read reg")
b2d92682ff6a ("drm/amdgpu: add SPM golden settings for Navi12")
1675c3a24d07 ("drm/amdgpu: stop disable the scheduler during HW fini")
bd607166af7f ("drm/amdgpu: Enable reading FRU chip via I2C v3")
