{"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/port\/datadirection"]}],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/Port"]]},"identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/Port\/dataDirection","interfaceLanguage":"swift"},"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"dataDirection"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":"."},{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/PartialPort\/PortType","kind":"typeIdentifier","text":"PortType","preciseIdentifier":"s:7CoreAVR11PartialPortP0D4TypeQa"},{"kind":"text","text":" { "},{"kind":"keyword","text":"get"},{"kind":"text","text":" "},{"text":"set","kind":"keyword"},{"text":" }","kind":"text"}],"platforms":["macOS"],"languages":["swift"]}],"kind":"declarations"}],"kind":"symbol","sections":[],"schemaVersion":{"patch":0,"major":0,"minor":3},"metadata":{"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"dataDirection","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":"."},{"kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR11PartialPortP0D4TypeQa","text":"PortType"}],"externalID":"s:7CoreAVR4PortP13dataDirection0C4TypeQzvpZ","modules":[{"name":"CoreAVR"}],"roleHeading":"Type Property","symbolKind":"property","required":true,"role":"symbol","title":"dataDirection"},"references":{"doc://CoreAVR/documentation/CoreAVR/Port/dataDirection":{"url":"\/documentation\/coreavr\/port\/datadirection","type":"topic","title":"dataDirection","role":"symbol","abstract":[],"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"dataDirection"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Self"},{"kind":"text","text":"."},{"text":"PortType","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR11PartialPortP0D4TypeQa"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/Port\/dataDirection","kind":"symbol","required":true},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/PartialPort/PortType":{"url":"\/documentation\/coreavr\/partialport\/porttype","fragments":[{"text":"associatedtype","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"PortType"},{"text":" : ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:Sz","text":"BinaryInteger"}],"required":true,"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/PartialPort\/PortType","type":"topic","title":"PortType","abstract":[],"role":"symbol","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/Port":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/Port","fragments":[{"kind":"keyword","text":"protocol"},{"text":" ","kind":"text"},{"text":"Port","kind":"identifier"}],"url":"\/documentation\/coreavr\/port","abstract":[],"type":"topic","navigatorTitle":[{"kind":"identifier","text":"Port"}],"role":"symbol","title":"Port","kind":"symbol"}}}