/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* top =  1  *)
(* src = "./riscv_core.v:42" *)
module riscv_core(clk_i, rst_i, mem_d_data_rd_i, mem_d_accept_i, mem_d_ack_i, mem_d_error_i, mem_d_resp_tag_i, mem_i_accept_i, mem_i_valid_i, mem_i_error_i, mem_i_inst_i, intr_i, reset_vector_i, cpu_id_i, mem_d_addr_o, mem_d_data_wr_o, mem_d_rd_o, mem_d_wr_o, mem_d_cacheable_o, mem_d_req_tag_o, mem_d_invalidate_o, mem_d_writeback_o, mem_d_flush_o, mem_i_rd_o, mem_i_flush_o, mem_i_invalidate_o, mem_i_pc_o);
  (* src = "./riscv_core.v:406|./riscv_csr.v:321" *)
  wire _0000_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:321" *)
  wire [31:0] _0001_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:219" *)
  wire [31:0] _0002_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:219" *)
  wire [5:0] _0003_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:219" *)
  wire [31:0] _0004_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:219" *)
  wire _0005_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:321" *)
  wire _0006_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:282" *)
  wire _0007_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:240" *)
  wire [5:0] _0008_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:245" *)
  wire [5:0] _0009_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:106" *)
  wire [31:0] _0010_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:108" *)
  wire [31:0] _0011_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:109" *)
  wire [31:0] _0012_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:110" *)
  wire [31:0] _0013_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:111" *)
  wire [31:0] _0014_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:112" *)
  wire [31:0] _0015_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:113" *)
  wire [31:0] _0016_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:116" *)
  wire [31:0] _0017_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:117" *)
  wire [31:0] _0018_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:239" *)
  wire [31:0] _0019_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:244" *)
  wire [31:0] _0020_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:246" *)
  wire [31:0] _0021_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:262" *)
  wire [31:0] _0022_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:106" *)
  wire _0023_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:108" *)
  wire _0024_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:109" *)
  wire _0025_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:110" *)
  wire _0026_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:111" *)
  wire _0027_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:112" *)
  wire _0028_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:113" *)
  wire _0029_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:116" *)
  wire _0030_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:117" *)
  wire _0031_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:150" *)
  wire _0032_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:239" *)
  wire _0033_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:244" *)
  wire _0034_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:246" *)
  wire _0035_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:150" *)
  wire _0036_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:150" *)
  wire _0037_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:229" *)
  wire _0038_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:257" *)
  wire _0039_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:150" *)
  wire _0040_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:229" *)
  wire _0041_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:233" *)
  wire _0042_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:233" *)
  wire _0043_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:248" *)
  wire _0044_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:251" *)
  wire _0045_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:251" *)
  wire _0046_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:217" *)
  wire _0047_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:139" *)
  wire _0048_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:229" *)
  wire _0049_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:262" *)
  wire [31:0] _0050_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:286" *)
  wire _0051_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:134" *)
  wire _0052_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:134" *)
  wire _0053_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:135" *)
  wire _0054_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:135" *)
  wire _0055_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:139" *)
  wire _0056_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:142" *)
  wire _0057_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:143" *)
  wire _0058_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:260" *)
  wire [31:0] _0059_;
  wire [5:0] _0060_;
  wire [5:0] _0061_;
  wire [5:0] _0062_;
  wire [5:0] _0063_;
  wire [5:0] _0064_;
  wire [5:0] _0065_;
  wire [31:0] _0066_;
  wire [31:0] _0067_;
  wire [31:0] _0068_;
  wire [31:0] _0069_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:286" *)
  wire _0070_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:497" *)
  wire [31:0] _0071_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:497" *)
  wire [31:0] _0072_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:164" *)
  wire _0073_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:497" *)
  wire _0074_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:497" *)
  wire [31:0] _0075_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:153" *)
  wire [1:0] _0076_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire _0077_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [1:0] _0078_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [1:0] _0079_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0080_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0081_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0082_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0083_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire _0084_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:585" *)
  wire _0085_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:585" *)
  wire [31:0] _0086_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0087_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0088_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0089_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0090_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0091_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire _0092_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0093_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0094_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0095_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire _0096_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:585" *)
  wire _0097_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:585" *)
  wire [31:0] _0098_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0099_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0100_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0101_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire _0102_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0103_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0104_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire _0105_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0106_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0107_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0108_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire _0109_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:585" *)
  wire _0110_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:585" *)
  wire [31:0] _0111_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0112_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0113_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0114_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire _0115_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0116_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0117_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire _0118_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0119_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0120_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0121_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire _0122_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:585" *)
  wire _0123_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:585" *)
  wire [31:0] _0124_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0125_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0126_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0127_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0128_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0129_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire _0130_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0131_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0132_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0133_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [1:0] _0134_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:585" *)
  wire _0135_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:585" *)
  wire [31:0] _0136_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0137_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0138_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0139_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [1:0] _0140_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0141_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire _0142_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0143_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0144_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0145_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire _0146_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire _0147_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire [31:0] _0148_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:253" *)
  wire _0149_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:557" *)
  wire [31:0] _0150_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:628" *)
  wire [31:0] _0151_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:184" *)
  wire [31:0] _0152_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:185" *)
  wire [31:0] _0153_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:186" *)
  wire [31:0] _0154_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:187" *)
  wire [31:0] _0155_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:188" *)
  wire [31:0] _0156_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:189" *)
  wire [31:0] _0157_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:190" *)
  wire [31:0] _0158_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:191" *)
  wire [31:0] _0159_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:250" *)
  wire [5:0] _0160_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *)
  wire [5:0] _0161_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:436" *)
  wire [31:0] _0162_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:437" *)
  wire [31:0] _0163_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:438" *)
  wire [31:0] _0164_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:439" *)
  wire [31:0] _0165_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:440" *)
  wire [31:0] _0166_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:441" *)
  wire [31:0] _0167_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:442" *)
  wire [31:0] _0168_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:443" *)
  wire [31:0] _0169_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:449" *)
  wire [31:0] _0170_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:459" *)
  wire [31:0] _0171_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:459" *)
  wire [31:0] _0172_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:460" *)
  wire [31:0] _0173_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:460" *)
  wire [31:0] _0174_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:461" *)
  wire [31:0] _0175_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:461" *)
  wire [31:0] _0176_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:167" *)
  wire _0177_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:167" *)
  wire _0178_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:169" *)
  wire _0179_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:169" *)
  wire _0180_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:172" *)
  wire _0181_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:172" *)
  wire _0182_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *)
  wire _0183_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:284" *)
  wire _0184_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:313" *)
  wire _0185_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:338" *)
  wire _0186_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:369" *)
  wire _0187_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:475" *)
  wire _0188_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:556" *)
  wire _0189_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:591" *)
  wire _0190_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:594" *)
  wire _0191_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:600" *)
  wire _0192_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:625" *)
  wire _0193_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *)
  wire _0194_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:597" *)
  wire _0195_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *)
  wire _0196_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:597" *)
  wire _0197_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:167" *)
  wire _0198_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:167" *)
  wire _0199_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:172" *)
  wire _0200_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:172" *)
  wire _0201_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *)
  wire _0202_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *)
  wire _0203_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:469" *)
  wire _0204_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:470" *)
  wire _0205_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:471" *)
  wire _0206_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:472" *)
  wire _0207_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:475" *)
  wire _0208_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:597" *)
  wire _0209_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:613" *)
  wire _0210_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:167" *)
  wire _0211_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:169" *)
  wire _0212_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:169" *)
  wire _0213_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:470" *)
  wire _0214_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:472" *)
  wire _0215_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:172" *)
  wire _0216_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:459" *)
  wire [31:0] _0217_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:460" *)
  wire [31:0] _0218_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:461" *)
  wire [31:0] _0219_;
  wire [31:0] _0220_;
  wire [31:0] _0221_;
  wire [31:0] _0222_;
  wire [31:0] _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire [31:0] _0228_;
  wire [31:0] _0229_;
  wire [31:0] _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire [31:0] _0234_;
  wire [31:0] _0235_;
  wire _0236_;
  wire _0237_;
  wire [31:0] _0238_;
  wire [31:0] _0239_;
  wire _0240_;
  wire [31:0] _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire [31:0] _0245_;
  wire _0246_;
  wire [31:0] _0247_;
  wire [31:0] _0248_;
  wire [31:0] _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire [31:0] _0255_;
  wire _0256_;
  wire [31:0] _0257_;
  wire [31:0] _0258_;
  wire [31:0] _0259_;
  wire [31:0] _0260_;
  wire _0261_;
  wire _0262_;
  wire [31:0] _0263_;
  wire [31:0] _0264_;
  wire [31:0] _0265_;
  wire [31:0] _0266_;
  wire _0267_;
  wire _0268_;
  wire [31:0] _0269_;
  wire [31:0] _0270_;
  wire [31:0] _0271_;
  wire [31:0] _0272_;
  wire _0273_;
  wire [31:0] _0274_;
  wire [31:0] _0275_;
  wire [31:0] _0276_;
  wire [31:0] _0277_;
  wire _0278_;
  wire _0279_;
  wire [31:0] _0280_;
  wire [31:0] _0281_;
  wire [31:0] _0282_;
  wire [31:0] _0283_;
  wire _0284_;
  wire [31:0] _0285_;
  wire [31:0] _0286_;
  wire [31:0] _0287_;
  wire [31:0] _0288_;
  wire _0289_;
  wire [31:0] _0290_;
  wire [31:0] _0291_;
  wire [31:0] _0292_;
  wire [31:0] _0293_;
  wire _0294_;
  wire [31:0] _0295_;
  wire [31:0] _0296_;
  wire [31:0] _0297_;
  wire [18:0] _0298_;
  wire [18:0] _0299_;
  wire [18:0] _0300_;
  wire [2:0] _0301_;
  wire [2:0] _0302_;
  wire [2:0] _0303_;
  wire [2:0] _0304_;
  wire [2:0] _0305_;
  wire [2:0] _0306_;
  wire [2:0] _0307_;
  wire [2:0] _0308_;
  wire [2:0] _0309_;
  wire [31:0] _0310_;
  wire [31:0] _0311_;
  wire [31:0] _0312_;
  wire [31:0] _0313_;
  wire [31:0] _0314_;
  wire [31:0] _0315_;
  wire [31:0] _0316_;
  wire [31:0] _0317_;
  wire [31:0] _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire [1:0] _0322_;
  wire [1:0] _0323_;
  wire [1:0] _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire [31:0] _0331_;
  wire [31:0] _0332_;
  wire [31:0] _0333_;
  wire [31:0] _0334_;
  wire [31:0] _0335_;
  wire [31:0] _0336_;
  wire [31:0] _0337_;
  wire [31:0] _0338_;
  wire [31:0] _0339_;
  wire [31:0] _0340_;
  wire [31:0] _0341_;
  wire [31:0] _0342_;
  wire [31:0] _0343_;
  wire [31:0] _0344_;
  wire [31:0] _0345_;
  wire [31:0] _0346_;
  wire [6:0] _0347_;
  wire _0348_;
  wire [2:0] _0349_;
  wire _0350_;
  wire [31:0] _0351_;
  wire [31:0] _0352_;
  wire [31:0] _0353_;
  wire [22:0] _0354_;
  wire [22:0] _0355_;
  wire [1:0] _0356_;
  wire [1:0] _0357_;
  wire [2:0] _0358_;
  wire [2:0] _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire [31:0] _0370_;
  wire [31:0] _0371_;
  wire [31:0] _0372_;
  wire [31:0] _0373_;
  wire [31:0] _0374_;
  wire [31:0] _0375_;
  wire [31:0] _0376_;
  wire [31:0] _0377_;
  wire [31:0] _0378_;
  wire [31:0] _0379_;
  wire [31:0] _0380_;
  wire [31:0] _0381_;
  wire [31:0] _0382_;
  wire [31:0] _0383_;
  wire [31:0] _0384_;
  wire [31:0] _0385_;
  wire [18:0] _0386_;
  wire [1:0] _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire [1:0] _0402_;
  wire [1:0] _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire [31:0] _0408_;
  wire [31:0] _0409_;
  wire [31:0] _0410_;
  wire [31:0] _0411_;
  wire [31:0] _0412_;
  wire [1:0] _0413_;
  wire [1:0] _0414_;
  wire [31:0] _0415_;
  wire [31:0] _0416_;
  wire [31:0] _0417_;
  wire [31:0] _0418_;
  wire [31:0] _0419_;
  wire [31:0] _0420_;
  wire [31:0] _0421_;
  wire [31:0] _0422_;
  wire [31:0] _0423_;
  wire [31:0] _0424_;
  wire [31:0] _0425_;
  wire [31:0] _0426_;
  wire [31:0] _0427_;
  wire [31:0] _0428_;
  wire [31:0] _0429_;
  wire _0430_;
  wire [1:0] _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire [1:0] _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:200" *)
  wire _0452_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:540" *)
  wire _0453_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:541" *)
  wire _0454_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:169" *)
  wire _0455_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:200" *)
  wire [31:0] _0456_;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:594" *)
  wire [31:0] _0457_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:134" *)
  wire _0458_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:100" *)
  wire [31:0] _0459_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:101" *)
  wire [31:0] _0460_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:102" *)
  wire [31:0] _0461_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:103" *)
  wire [31:0] _0462_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:104" *)
  wire [31:0] _0463_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:105" *)
  wire [31:0] _0464_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:106" *)
  wire [31:0] _0465_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:107" *)
  wire [31:0] _0466_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:108" *)
  wire [31:0] _0467_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:109" *)
  wire [31:0] _0468_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:110" *)
  wire [31:0] _0469_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:111" *)
  wire [31:0] _0470_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:112" *)
  wire [31:0] _0471_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:113" *)
  wire [31:0] _0472_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:114" *)
  wire [31:0] _0473_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:115" *)
  wire [31:0] _0474_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:116" *)
  wire [31:0] _0475_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:117" *)
  wire [31:0] _0476_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:118" *)
  wire [31:0] _0477_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:119" *)
  wire [31:0] _0478_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:120" *)
  wire [31:0] _0479_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:124" *)
  wire [31:0] _0480_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:125" *)
  wire [31:0] _0481_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:126" *)
  wire [31:0] _0482_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:127" *)
  wire [31:0] _0483_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:128" *)
  wire [31:0] _0484_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:129" *)
  wire [31:0] _0485_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:130" *)
  wire [31:0] _0486_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:131" *)
  wire [31:0] _0487_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:132" *)
  wire [31:0] _0488_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:133" *)
  wire [31:0] _0489_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:134" *)
  wire [31:0] _0490_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:135" *)
  wire [31:0] _0491_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:136" *)
  wire [31:0] _0492_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:137" *)
  wire [31:0] _0493_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:138" *)
  wire [31:0] _0494_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:139" *)
  wire [31:0] _0495_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:140" *)
  wire [31:0] _0496_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:141" *)
  wire [31:0] _0497_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:142" *)
  wire [31:0] _0498_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:143" *)
  wire [31:0] _0499_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:144" *)
  wire [31:0] _0500_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:145" *)
  wire [31:0] _0501_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:146" *)
  wire [31:0] _0502_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:147" *)
  wire [31:0] _0503_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:148" *)
  wire [31:0] _0504_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:149" *)
  wire [31:0] _0505_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:150" *)
  wire [31:0] _0506_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:151" *)
  wire [31:0] _0507_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:152" *)
  wire [31:0] _0508_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:153" *)
  wire [31:0] _0509_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:154" *)
  wire [31:0] _0510_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:155" *)
  wire [31:0] _0511_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:156" *)
  wire [31:0] _0512_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:157" *)
  wire [31:0] _0513_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:158" *)
  wire [31:0] _0514_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:159" *)
  wire [31:0] _0515_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:160" *)
  wire [31:0] _0516_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:161" *)
  wire [31:0] _0517_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:162" *)
  wire [31:0] _0518_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:163" *)
  wire [31:0] _0519_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:164" *)
  wire [31:0] _0520_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:165" *)
  wire [31:0] _0521_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:166" *)
  wire [31:0] _0522_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:190" *)
  wire [31:0] _0523_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:191" *)
  wire [31:0] _0524_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:192" *)
  wire [31:0] _0525_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:193" *)
  wire [31:0] _0526_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:194" *)
  wire [31:0] _0527_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:195" *)
  wire [31:0] _0528_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:196" *)
  wire [31:0] _0529_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:197" *)
  wire [31:0] _0530_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:198" *)
  wire [31:0] _0531_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:200" *)
  wire [31:0] _0532_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:201" *)
  wire [31:0] _0533_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:202" *)
  wire [31:0] _0534_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:203" *)
  wire [31:0] _0535_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:204" *)
  wire [31:0] _0536_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:205" *)
  wire [31:0] _0537_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:206" *)
  wire [31:0] _0538_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:207" *)
  wire [31:0] _0539_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:210" *)
  wire [31:0] _0540_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:211" *)
  wire [31:0] _0541_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:212" *)
  wire [31:0] _0542_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:213" *)
  wire [31:0] _0543_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:216" *)
  wire [31:0] _0544_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:217" *)
  wire [31:0] _0545_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:218" *)
  wire [31:0] _0546_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:219" *)
  wire [31:0] _0547_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:221" *)
  wire [31:0] _0548_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:222" *)
  wire [31:0] _0549_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:223" *)
  wire [31:0] _0550_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:224" *)
  wire [31:0] _0551_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:225" *)
  wire [31:0] _0552_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:226" *)
  wire [31:0] _0553_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:227" *)
  wire [31:0] _0554_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:228" *)
  wire [31:0] _0555_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:229" *)
  wire [31:0] _0556_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:230" *)
  wire [31:0] _0557_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:231" *)
  wire [31:0] _0558_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:232" *)
  wire [31:0] _0559_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:233" *)
  wire [31:0] _0560_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:62" *)
  wire [31:0] _0561_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:63" *)
  wire [31:0] _0562_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:64" *)
  wire [31:0] _0563_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:65" *)
  wire [31:0] _0564_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:66" *)
  wire [31:0] _0565_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:67" *)
  wire [31:0] _0566_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:68" *)
  wire [31:0] _0567_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:69" *)
  wire [31:0] _0568_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:70" *)
  wire [31:0] _0569_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:71" *)
  wire [31:0] _0570_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:72" *)
  wire [31:0] _0571_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:73" *)
  wire [31:0] _0572_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:74" *)
  wire [31:0] _0573_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:75" *)
  wire [31:0] _0574_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:76" *)
  wire [31:0] _0575_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:77" *)
  wire [31:0] _0576_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:78" *)
  wire [31:0] _0577_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:79" *)
  wire [31:0] _0578_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:80" *)
  wire [31:0] _0579_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:81" *)
  wire [31:0] _0580_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:82" *)
  wire [31:0] _0581_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:83" *)
  wire [31:0] _0582_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:84" *)
  wire [31:0] _0583_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:85" *)
  wire [31:0] _0584_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:86" *)
  wire [31:0] _0585_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:87" *)
  wire [31:0] _0586_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:88" *)
  wire [31:0] _0587_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:89" *)
  wire [31:0] _0588_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:90" *)
  wire [31:0] _0589_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:91" *)
  wire [31:0] _0590_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:92" *)
  wire [31:0] _0591_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:93" *)
  wire [31:0] _0592_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:94" *)
  wire [31:0] _0593_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:95" *)
  wire [31:0] _0594_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:96" *)
  wire [31:0] _0595_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:97" *)
  wire [31:0] _0596_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:98" *)
  wire [31:0] _0597_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:99" *)
  wire [31:0] _0598_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:100" *)
  wire _0599_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:101" *)
  wire _0600_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:102" *)
  wire _0601_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:103" *)
  wire _0602_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:104" *)
  wire _0603_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:105" *)
  wire _0604_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:106" *)
  wire _0605_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:107" *)
  wire _0606_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:108" *)
  wire _0607_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:109" *)
  wire _0608_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:110" *)
  wire _0609_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:111" *)
  wire _0610_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:112" *)
  wire _0611_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:113" *)
  wire _0612_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:114" *)
  wire _0613_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:115" *)
  wire _0614_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:116" *)
  wire _0615_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:117" *)
  wire _0616_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:118" *)
  wire _0617_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:119" *)
  wire _0618_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:120" *)
  wire _0619_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:124" *)
  wire _0620_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:125" *)
  wire _0621_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:126" *)
  wire _0622_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:127" *)
  wire _0623_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:128" *)
  wire _0624_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:129" *)
  wire _0625_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:130" *)
  wire _0626_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:131" *)
  wire _0627_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:132" *)
  wire _0628_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:133" *)
  wire _0629_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:134" *)
  wire _0630_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:135" *)
  wire _0631_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:136" *)
  wire _0632_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:137" *)
  wire _0633_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:138" *)
  wire _0634_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:139" *)
  wire _0635_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:140" *)
  wire _0636_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:141" *)
  wire _0637_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:142" *)
  wire _0638_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:143" *)
  wire _0639_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:144" *)
  wire _0640_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:145" *)
  wire _0641_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:146" *)
  wire _0642_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:147" *)
  wire _0643_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:148" *)
  wire _0644_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:149" *)
  wire _0645_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:150" *)
  wire _0646_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:151" *)
  wire _0647_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:152" *)
  wire _0648_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:153" *)
  wire _0649_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:154" *)
  wire _0650_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:155" *)
  wire _0651_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:156" *)
  wire _0652_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:157" *)
  wire _0653_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:158" *)
  wire _0654_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:159" *)
  wire _0655_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:160" *)
  wire _0656_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:161" *)
  wire _0657_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:162" *)
  wire _0658_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:163" *)
  wire _0659_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:164" *)
  wire _0660_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:165" *)
  wire _0661_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:166" *)
  wire _0662_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:190" *)
  wire _0663_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:191" *)
  wire _0664_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:192" *)
  wire _0665_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:193" *)
  wire _0666_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:194" *)
  wire _0667_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:195" *)
  wire _0668_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:196" *)
  wire _0669_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:197" *)
  wire _0670_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:198" *)
  wire _0671_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:200" *)
  wire _0672_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:201" *)
  wire _0673_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:202" *)
  wire _0674_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:203" *)
  wire _0675_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:204" *)
  wire _0676_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:205" *)
  wire _0677_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:206" *)
  wire _0678_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:207" *)
  wire _0679_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:210" *)
  wire _0680_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:211" *)
  wire _0681_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:212" *)
  wire _0682_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:213" *)
  wire _0683_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:216" *)
  wire _0684_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:217" *)
  wire _0685_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:218" *)
  wire _0686_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:219" *)
  wire _0687_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:221" *)
  wire _0688_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:222" *)
  wire _0689_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:223" *)
  wire _0690_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:224" *)
  wire _0691_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:225" *)
  wire _0692_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:226" *)
  wire _0693_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:227" *)
  wire _0694_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:228" *)
  wire _0695_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:229" *)
  wire _0696_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:230" *)
  wire _0697_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:231" *)
  wire _0698_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:232" *)
  wire _0699_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:233" *)
  wire _0700_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:62" *)
  wire _0701_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:63" *)
  wire _0702_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:64" *)
  wire _0703_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:65" *)
  wire _0704_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:66" *)
  wire _0705_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:67" *)
  wire _0706_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:68" *)
  wire _0707_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:69" *)
  wire _0708_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:70" *)
  wire _0709_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:71" *)
  wire _0710_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:72" *)
  wire _0711_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:73" *)
  wire _0712_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:74" *)
  wire _0713_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:75" *)
  wire _0714_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:76" *)
  wire _0715_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:77" *)
  wire _0716_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:78" *)
  wire _0717_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:79" *)
  wire _0718_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:80" *)
  wire _0719_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:81" *)
  wire _0720_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:82" *)
  wire _0721_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:83" *)
  wire _0722_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:84" *)
  wire _0723_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:85" *)
  wire _0724_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:86" *)
  wire _0725_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:87" *)
  wire _0726_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:88" *)
  wire _0727_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:89" *)
  wire _0728_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:90" *)
  wire _0729_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:91" *)
  wire _0730_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:92" *)
  wire _0731_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:93" *)
  wire _0732_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:94" *)
  wire _0733_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:95" *)
  wire _0734_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:96" *)
  wire _0735_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:97" *)
  wire _0736_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:98" *)
  wire _0737_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:99" *)
  wire _0738_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:113" *)
  wire _0739_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:114" *)
  wire _0740_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:115" *)
  wire _0741_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:116" *)
  wire _0742_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:117" *)
  wire _0743_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:118" *)
  wire _0744_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:119" *)
  wire _0745_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:120" *)
  wire _0746_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:100" *)
  wire _0747_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:101" *)
  wire _0748_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:102" *)
  wire _0749_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:103" *)
  wire _0750_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:104" *)
  wire _0751_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:105" *)
  wire _0752_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:106" *)
  wire _0753_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:107" *)
  wire _0754_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:108" *)
  wire _0755_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:109" *)
  wire _0756_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:110" *)
  wire _0757_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:111" *)
  wire _0758_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:112" *)
  wire _0759_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:113" *)
  wire _0760_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:114" *)
  wire _0761_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:115" *)
  wire _0762_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:116" *)
  wire _0763_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:117" *)
  wire _0764_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:118" *)
  wire _0765_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:119" *)
  wire _0766_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:120" *)
  wire _0767_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:125" *)
  wire _0768_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:126" *)
  wire _0769_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:127" *)
  wire _0770_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:128" *)
  wire _0771_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:129" *)
  wire _0772_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:130" *)
  wire _0773_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:131" *)
  wire _0774_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:132" *)
  wire _0775_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:133" *)
  wire _0776_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:134" *)
  wire _0777_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:135" *)
  wire _0778_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:136" *)
  wire _0779_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:137" *)
  wire _0780_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:138" *)
  wire _0781_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:139" *)
  wire _0782_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:140" *)
  wire _0783_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:141" *)
  wire _0784_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:142" *)
  wire _0785_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:143" *)
  wire _0786_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:144" *)
  wire _0787_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:145" *)
  wire _0788_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:146" *)
  wire _0789_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:147" *)
  wire _0790_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:148" *)
  wire _0791_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:149" *)
  wire _0792_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:150" *)
  wire _0793_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:151" *)
  wire _0794_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:152" *)
  wire _0795_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:153" *)
  wire _0796_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:154" *)
  wire _0797_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:155" *)
  wire _0798_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:156" *)
  wire _0799_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:157" *)
  wire _0800_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:158" *)
  wire _0801_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:159" *)
  wire _0802_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:160" *)
  wire _0803_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:161" *)
  wire _0804_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:162" *)
  wire _0805_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:163" *)
  wire _0806_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:164" *)
  wire _0807_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:165" *)
  wire _0808_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:191" *)
  wire _0809_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:192" *)
  wire _0810_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:193" *)
  wire _0811_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:194" *)
  wire _0812_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:195" *)
  wire _0813_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:196" *)
  wire _0814_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:197" *)
  wire _0815_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:201" *)
  wire _0816_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:202" *)
  wire _0817_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:203" *)
  wire _0818_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:204" *)
  wire _0819_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:205" *)
  wire _0820_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:206" *)
  wire _0821_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:211" *)
  wire _0822_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:212" *)
  wire _0823_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:213" *)
  wire _0824_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:217" *)
  wire _0825_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:218" *)
  wire _0826_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:219" *)
  wire _0827_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:222" *)
  wire _0828_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:223" *)
  wire _0829_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:224" *)
  wire _0830_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:225" *)
  wire _0831_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:226" *)
  wire _0832_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:227" *)
  wire _0833_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:228" *)
  wire _0834_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:229" *)
  wire _0835_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:230" *)
  wire _0836_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:231" *)
  wire _0837_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:232" *)
  wire _0838_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:233" *)
  wire _0839_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:234" *)
  wire _0840_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:63" *)
  wire _0841_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:64" *)
  wire _0842_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:65" *)
  wire _0843_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:66" *)
  wire _0844_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:67" *)
  wire _0845_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:68" *)
  wire _0846_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:69" *)
  wire _0847_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:70" *)
  wire _0848_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:71" *)
  wire _0849_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:72" *)
  wire _0850_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:73" *)
  wire _0851_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:74" *)
  wire _0852_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:75" *)
  wire _0853_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:76" *)
  wire _0854_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:77" *)
  wire _0855_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:78" *)
  wire _0856_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:79" *)
  wire _0857_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:80" *)
  wire _0858_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:81" *)
  wire _0859_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:82" *)
  wire _0860_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:83" *)
  wire _0861_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:84" *)
  wire _0862_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:85" *)
  wire _0863_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:86" *)
  wire _0864_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:87" *)
  wire _0865_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:88" *)
  wire _0866_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:89" *)
  wire _0867_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:90" *)
  wire _0868_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:91" *)
  wire _0869_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:92" *)
  wire _0870_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:93" *)
  wire _0871_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:94" *)
  wire _0872_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:95" *)
  wire _0873_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:96" *)
  wire _0874_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:97" *)
  wire _0875_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:98" *)
  wire _0876_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:99" *)
  wire _0877_;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:120" *)
  wire _0878_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:102" *)
  wire _0879_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:102" *)
  wire _0880_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:102" *)
  wire [31:0] _0881_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:102" *)
  wire [62:0] _0882_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:102" *)
  wire _0883_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:102" *)
  wire [31:0] _0884_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:102" *)
  wire [31:0] _0885_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:168" *)
  wire [31:0] _0886_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:129" *)
  wire [31:0] _0887_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:130" *)
  wire [31:0] _0888_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:83" *)
  wire [31:0] _0889_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:84" *)
  wire [31:0] _0890_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:85" *)
  wire [31:0] _0891_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:86" *)
  wire [31:0] _0892_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:88" *)
  wire [31:0] _0893_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:88" *)
  wire [31:0] _0894_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:89" *)
  wire [31:0] _0895_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:89" *)
  wire [31:0] _0896_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:129" *)
  wire _0897_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:130" *)
  wire _0898_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:83" *)
  wire _0899_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:84" *)
  wire _0900_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:85" *)
  wire _0901_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:86" *)
  wire _0902_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:88" *)
  wire _0903_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:88" *)
  wire _0904_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:89" *)
  wire _0905_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:89" *)
  wire _0906_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:141" *)
  wire _0907_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:119" *)
  wire _0908_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:124" *)
  wire _0909_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:129" *)
  wire _0910_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:129" *)
  wire _0911_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:130" *)
  wire _0912_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:100" *)
  wire _0913_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:130" *)
  wire _0914_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:84" *)
  wire _0915_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:85" *)
  wire _0916_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:129" *)
  wire _0917_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:120" *)
  wire [31:0] _0918_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:125" *)
  wire [31:0] _0919_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:157" *)
  wire [31:0] _0920_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:159" *)
  wire [31:0] _0921_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:144" *)
  wire [31:0] _0922_;
  wire _0923_;
  wire [31:0] _0924_;
  wire [31:0] _0925_;
  wire [31:0] _0926_;
  wire [31:0] _0927_;
  wire [31:0] _0928_;
  wire [62:0] _0929_;
  wire [62:0] _0930_;
  wire [62:0] _0931_;
  wire [31:0] _0932_;
  wire [31:0] _0933_;
  wire [31:0] _0934_;
  wire [31:0] _0935_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:100" *)
  wire _0936_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:129" *)
  wire _0937_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:143" *)
  wire [31:0] _0938_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:157" *)
  wire [31:0] _0939_;
  (* src = "./riscv_core.v:476|./riscv_divider.v:159" *)
  wire [31:0] _0940_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:261" *)
  wire [31:0] _0941_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _0942_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0943_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0944_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _0945_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0946_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0947_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _0948_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0949_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0950_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _0951_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0952_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0953_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _0954_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0955_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0956_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _0957_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0958_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0959_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _0960_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0961_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0962_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _0963_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0964_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0965_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _0966_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0967_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0968_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _0969_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0970_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0971_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _0972_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0973_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0974_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _0975_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0976_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0977_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _0978_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0979_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0980_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _0981_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0982_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0983_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:315" *)
  wire _0984_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:315" *)
  wire _0985_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:315" *)
  wire [31:0] _0986_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _0987_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0988_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0989_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:315" *)
  wire _0990_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:315" *)
  wire _0991_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _0992_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0993_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0994_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:315" *)
  wire _0995_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:315" *)
  wire _0996_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _0997_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0998_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _0999_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:315" *)
  wire _1000_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:315" *)
  wire _1001_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:315" *)
  wire _1002_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _1003_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _1004_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _1005_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:315" *)
  wire _1006_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:315" *)
  wire _1007_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:315" *)
  wire _1008_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _1009_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _1010_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _1011_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:315" *)
  wire _1012_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:315" *)
  wire _1013_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _1014_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _1015_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _1016_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:315" *)
  wire _1017_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:315" *)
  wire _1018_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [3:0] _1019_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _1020_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:105" *)
  wire [31:0] _1021_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:324" *)
  wire [31:0] _1022_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:330" *)
  wire [31:0] _1023_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:338" *)
  (* unused_bits = "0" *)
  wire [31:0] _1024_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:111" *)
  wire [31:0] _1025_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:117" *)
  wire [31:0] _1026_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:123" *)
  wire [31:0] _1027_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:129" *)
  wire [31:0] _1028_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:135" *)
  wire [31:0] _1029_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:141" *)
  wire [31:0] _1030_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:147" *)
  wire [31:0] _1031_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:153" *)
  wire [31:0] _1032_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:159" *)
  wire [31:0] _1033_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:165" *)
  wire [31:0] _1034_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:171" *)
  wire [31:0] _1035_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:177" *)
  wire [31:0] _1036_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:183" *)
  wire [31:0] _1037_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:189" *)
  wire [31:0] _1038_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:195" *)
  wire [31:0] _1039_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:201" *)
  wire [31:0] _1040_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:207" *)
  wire [31:0] _1041_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:213" *)
  wire [31:0] _1042_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:219" *)
  wire [31:0] _1043_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:225" *)
  wire [31:0] _1044_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:229" *)
  wire [31:0] _1045_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:235" *)
  wire [31:0] _1046_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:235" *)
  wire [31:0] _1047_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:326" *)
  wire [31:0] _1048_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:334" *)
  wire [31:0] _1049_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:344" *)
  wire [31:0] _1050_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:349" *)
  wire [31:0] _1051_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:354" *)
  wire [31:0] _1052_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:359" *)
  wire [31:0] _1053_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:364" *)
  wire [31:0] _1054_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:369" *)
  wire [31:0] _1055_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:111" *)
  wire _1056_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:117" *)
  wire _1057_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:123" *)
  wire _1058_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:129" *)
  wire _1059_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:135" *)
  wire _1060_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:141" *)
  wire _1061_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:147" *)
  wire _1062_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:153" *)
  wire _1063_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:159" *)
  wire _1064_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:165" *)
  wire _1065_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:171" *)
  wire _1066_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:177" *)
  wire _1067_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:183" *)
  wire _1068_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:189" *)
  wire _1069_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:195" *)
  wire _1070_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:201" *)
  wire _1071_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:207" *)
  wire _1072_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:213" *)
  wire _1073_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:219" *)
  wire _1074_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:225" *)
  wire _1075_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:229" *)
  wire _1076_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:235" *)
  wire _1077_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:235" *)
  wire _1078_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:326" *)
  wire _1079_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:334" *)
  wire _1080_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:344" *)
  wire _1081_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:347" *)
  wire _1082_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:349" *)
  wire _1083_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:354" *)
  wire _1084_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:359" *)
  wire _1085_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:362" *)
  wire _1086_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:364" *)
  wire _1087_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:369" *)
  wire _1088_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:372" *)
  wire _1089_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:415" *)
  wire _1090_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:235" *)
  wire _1091_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:367" *)
  wire _1092_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:280" *)
  wire _1093_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:298" *)
  wire _1094_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:352" *)
  wire _1095_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:264" *)
  wire _1096_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:362" *)
  wire _1097_;
  wire _1098_;
  wire _1099_;
  wire _1100_;
  wire _1101_;
  wire _1102_;
  wire _1103_;
  wire _1104_;
  wire _1105_;
  wire _1106_;
  wire _1107_;
  wire _1108_;
  wire _1109_;
  wire _1110_;
  wire _1111_;
  wire _1112_;
  wire _1113_;
  wire _1114_;
  wire _1115_;
  wire _1116_;
  wire _1117_;
  wire _1118_;
  wire _1119_;
  wire _1120_;
  wire _1121_;
  wire _1122_;
  wire _1123_;
  wire _1124_;
  wire _1125_;
  wire _1126_;
  wire _1127_;
  wire _1128_;
  wire _1129_;
  wire _1130_;
  wire _1131_;
  wire _1132_;
  wire _1133_;
  wire _1134_;
  wire _1135_;
  wire _1136_;
  wire _1137_;
  wire _1138_;
  wire _1139_;
  wire _1140_;
  wire _1141_;
  wire _1142_;
  wire _1143_;
  wire _1144_;
  wire _1145_;
  wire _1146_;
  wire _1147_;
  wire _1148_;
  wire _1149_;
  wire _1150_;
  wire _1151_;
  wire _1152_;
  wire _1153_;
  wire _1154_;
  wire _1155_;
  wire _1156_;
  wire _1157_;
  wire _1158_;
  wire _1159_;
  wire _1160_;
  wire _1161_;
  wire _1162_;
  wire [30:0] _1163_;
  wire _1164_;
  wire _1165_;
  wire _1166_;
  wire [31:0] _1167_;
  wire [31:0] _1168_;
  wire [31:0] _1169_;
  wire [31:0] _1170_;
  wire [31:0] _1171_;
  wire [31:0] _1172_;
  wire [31:0] _1173_;
  wire [31:0] _1174_;
  wire [31:0] _1175_;
  wire [31:0] _1176_;
  wire [31:0] _1177_;
  wire [31:0] _1178_;
  wire [31:0] _1179_;
  wire [31:0] _1180_;
  wire [31:0] _1181_;
  wire [31:0] _1182_;
  wire [31:0] _1183_;
  wire [31:0] _1184_;
  wire [31:0] _1185_;
  wire [31:0] _1186_;
  wire [31:0] _1187_;
  wire [31:0] _1188_;
  wire [31:0] _1189_;
  wire [31:0] _1190_;
  wire [31:0] _1191_;
  wire [31:0] _1192_;
  wire [31:0] _1193_;
  wire [31:0] _1194_;
  wire [31:0] _1195_;
  wire [31:0] _1196_;
  wire [31:0] _1197_;
  wire [31:0] _1198_;
  wire [31:0] _1199_;
  wire [31:0] _1200_;
  wire [31:0] _1201_;
  wire [31:0] _1202_;
  wire [31:0] _1203_;
  wire [31:0] _1204_;
  wire [31:0] _1205_;
  wire [31:0] _1206_;
  wire [31:0] _1207_;
  wire [31:0] _1208_;
  wire [3:0] _1209_;
  wire [3:0] _1210_;
  wire [3:0] _1211_;
  wire [3:0] _1212_;
  wire [3:0] _1213_;
  wire [3:0] _1214_;
  wire [3:0] _1215_;
  wire [3:0] _1216_;
  wire [3:0] _1217_;
  wire [3:0] _1218_;
  wire [3:0] _1219_;
  wire [3:0] _1220_;
  wire [3:0] _1221_;
  wire [3:0] _1222_;
  wire [3:0] _1223_;
  wire [3:0] _1224_;
  wire [3:0] _1225_;
  wire [3:0] _1226_;
  wire [3:0] _1227_;
  wire [3:0] _1228_;
  wire [3:0] _1229_;
  wire [31:0] _1230_;
  wire [31:0] _1231_;
  wire [31:0] _1232_;
  wire [31:0] _1233_;
  wire [31:0] _1234_;
  wire [31:0] _1235_;
  wire [31:0] _1236_;
  wire [31:0] _1237_;
  wire [31:0] _1238_;
  wire [31:0] _1239_;
  wire [31:0] _1240_;
  wire [31:0] _1241_;
  wire [31:0] _1242_;
  wire [31:0] _1243_;
  wire [31:0] _1244_;
  wire [31:0] _1245_;
  wire [31:0] _1246_;
  wire [31:0] _1247_;
  wire [31:0] _1248_;
  wire [31:0] _1249_;
  wire [31:0] _1250_;
  wire [31:0] _1251_;
  wire [31:0] _1252_;
  wire [31:0] _1253_;
  wire [31:0] _1254_;
  wire [31:0] _1255_;
  wire [31:0] _1256_;
  wire [31:0] _1257_;
  wire [31:0] _1258_;
  wire [31:0] _1259_;
  wire [31:0] _1260_;
  wire [31:0] _1261_;
  wire [31:0] _1262_;
  wire [31:0] _1263_;
  wire [31:0] _1264_;
  wire [31:0] _1265_;
  wire [31:0] _1266_;
  wire [31:0] _1267_;
  wire [31:0] _1268_;
  wire [31:0] _1269_;
  wire [3:0] _1270_;
  wire [3:0] _1271_;
  wire [3:0] _1272_;
  wire [3:0] _1273_;
  wire [3:0] _1274_;
  wire [3:0] _1275_;
  wire [3:0] _1276_;
  wire [3:0] _1277_;
  wire [3:0] _1278_;
  wire [3:0] _1279_;
  wire [3:0] _1280_;
  wire [3:0] _1281_;
  wire [3:0] _1282_;
  wire [3:0] _1283_;
  wire [3:0] _1284_;
  wire [3:0] _1285_;
  wire [3:0] _1286_;
  wire [3:0] _1287_;
  wire [3:0] _1288_;
  wire [3:0] _1289_;
  wire [31:0] _1290_;
  wire [31:0] _1291_;
  wire [31:0] _1292_;
  wire [31:0] _1293_;
  wire [31:0] _1294_;
  wire [31:0] _1295_;
  wire [31:0] _1296_;
  wire [31:0] _1297_;
  wire [31:0] _1298_;
  wire [31:0] _1299_;
  wire [31:0] _1300_;
  wire [31:0] _1301_;
  wire [31:0] _1302_;
  wire [31:0] _1303_;
  wire [31:0] _1304_;
  wire [31:0] _1305_;
  wire [31:0] _1306_;
  wire [31:0] _1307_;
  wire [31:0] _1308_;
  wire [3:0] _1309_;
  wire [3:0] _1310_;
  wire [3:0] _1311_;
  wire [3:0] _1312_;
  wire [3:0] _1313_;
  wire [3:0] _1314_;
  wire [3:0] _1315_;
  wire [3:0] _1316_;
  wire [3:0] _1317_;
  wire [3:0] _1318_;
  wire [3:0] _1319_;
  wire [3:0] _1320_;
  wire [3:0] _1321_;
  wire [3:0] _1322_;
  wire [3:0] _1323_;
  wire [3:0] _1324_;
  wire [3:0] _1325_;
  wire [3:0] _1326_;
  wire [3:0] _1327_;
  wire [31:0] _1328_;
  wire [31:0] _1329_;
  wire [31:0] _1330_;
  wire [31:0] _1331_;
  wire [31:0] _1332_;
  wire [31:0] _1333_;
  wire [31:0] _1334_;
  wire [31:0] _1335_;
  wire [31:0] _1336_;
  wire [31:0] _1337_;
  wire [31:0] _1338_;
  wire [31:0] _1339_;
  wire [31:0] _1340_;
  wire [31:0] _1341_;
  wire [31:0] _1342_;
  wire [31:0] _1343_;
  wire [31:0] _1344_;
  wire [31:0] _1345_;
  wire [31:0] _1346_;
  wire [31:0] _1347_;
  wire [31:0] _1348_;
  wire [31:0] _1349_;
  wire [31:0] _1350_;
  wire [31:0] _1351_;
  wire [31:0] _1352_;
  wire [31:0] _1353_;
  wire [31:0] _1354_;
  wire [31:0] _1355_;
  wire [31:0] _1356_;
  wire [31:0] _1357_;
  wire [31:0] _1358_;
  wire [31:0] _1359_;
  wire [31:0] _1360_;
  wire [31:0] _1361_;
  wire [31:0] _1362_;
  wire [31:0] _1363_;
  wire [31:0] _1364_;
  wire [31:0] _1365_;
  wire [31:0] _1366_;
  wire [31:0] _1367_;
  wire [31:0] _1368_;
  wire [31:0] _1369_;
  wire [31:0] _1370_;
  wire [31:0] _1371_;
  wire [31:0] _1372_;
  wire [31:0] _1373_;
  wire [31:0] _1374_;
  wire [31:0] _1375_;
  wire [31:0] _1376_;
  wire [31:0] _1377_;
  wire [31:0] _1378_;
  wire [31:0] _1379_;
  wire [31:0] _1380_;
  wire [31:0] _1381_;
  wire [31:0] _1382_;
  wire [3:0] _1383_;
  wire [3:0] _1384_;
  wire [3:0] _1385_;
  wire [3:0] _1386_;
  wire [3:0] _1387_;
  wire [3:0] _1388_;
  wire [3:0] _1389_;
  wire [3:0] _1390_;
  wire [3:0] _1391_;
  wire [3:0] _1392_;
  wire [3:0] _1393_;
  wire [3:0] _1394_;
  wire [3:0] _1395_;
  wire [3:0] _1396_;
  wire [3:0] _1397_;
  wire [3:0] _1398_;
  wire [3:0] _1399_;
  wire [3:0] _1400_;
  wire [31:0] _1401_;
  wire [31:0] _1402_;
  wire [31:0] _1403_;
  wire [31:0] _1404_;
  wire [31:0] _1405_;
  wire [31:0] _1406_;
  wire [31:0] _1407_;
  wire [31:0] _1408_;
  wire [31:0] _1409_;
  wire [31:0] _1410_;
  wire [31:0] _1411_;
  wire [31:0] _1412_;
  wire [31:0] _1413_;
  wire [31:0] _1414_;
  wire [31:0] _1415_;
  wire [31:0] _1416_;
  wire [31:0] _1417_;
  wire [31:0] _1418_;
  wire [31:0] _1419_;
  wire [31:0] _1420_;
  wire [31:0] _1421_;
  wire [31:0] _1422_;
  wire [31:0] _1423_;
  wire [31:0] _1424_;
  wire [31:0] _1425_;
  wire [31:0] _1426_;
  wire [31:0] _1427_;
  wire [31:0] _1428_;
  wire [31:0] _1429_;
  wire [31:0] _1430_;
  wire [31:0] _1431_;
  wire [31:0] _1432_;
  wire [31:0] _1433_;
  wire [31:0] _1434_;
  wire [3:0] _1435_;
  wire [3:0] _1436_;
  wire [3:0] _1437_;
  wire [3:0] _1438_;
  wire [3:0] _1439_;
  wire [3:0] _1440_;
  wire [3:0] _1441_;
  wire [3:0] _1442_;
  wire [3:0] _1443_;
  wire [3:0] _1444_;
  wire [3:0] _1445_;
  wire [3:0] _1446_;
  wire [3:0] _1447_;
  wire [3:0] _1448_;
  wire [3:0] _1449_;
  wire [3:0] _1450_;
  wire [3:0] _1451_;
  wire [31:0] _1452_;
  wire [31:0] _1453_;
  wire [31:0] _1454_;
  wire [31:0] _1455_;
  wire [31:0] _1456_;
  wire [31:0] _1457_;
  wire [31:0] _1458_;
  wire [31:0] _1459_;
  wire [31:0] _1460_;
  wire [31:0] _1461_;
  wire [31:0] _1462_;
  wire [31:0] _1463_;
  wire [31:0] _1464_;
  wire [31:0] _1465_;
  wire [31:0] _1466_;
  wire [31:0] _1467_;
  wire [31:0] _1468_;
  wire [31:0] _1469_;
  wire [31:0] _1470_;
  wire [31:0] _1471_;
  wire [31:0] _1472_;
  wire [31:0] _1473_;
  wire [31:0] _1474_;
  wire [31:0] _1475_;
  wire [31:0] _1476_;
  wire [31:0] _1477_;
  wire [31:0] _1478_;
  wire [31:0] _1479_;
  wire [31:0] _1480_;
  wire [31:0] _1481_;
  wire [31:0] _1482_;
  wire [31:0] _1483_;
  wire [3:0] _1484_;
  wire [3:0] _1485_;
  wire [3:0] _1486_;
  wire [3:0] _1487_;
  wire [3:0] _1488_;
  wire [3:0] _1489_;
  wire [3:0] _1490_;
  wire [3:0] _1491_;
  wire [3:0] _1492_;
  wire [3:0] _1493_;
  wire [3:0] _1494_;
  wire [3:0] _1495_;
  wire [3:0] _1496_;
  wire [3:0] _1497_;
  wire [3:0] _1498_;
  wire [3:0] _1499_;
  wire [31:0] _1500_;
  wire [31:0] _1501_;
  wire [31:0] _1502_;
  wire [31:0] _1503_;
  wire [31:0] _1504_;
  wire [31:0] _1505_;
  wire [31:0] _1506_;
  wire [31:0] _1507_;
  wire [31:0] _1508_;
  wire [31:0] _1509_;
  wire [31:0] _1510_;
  wire [31:0] _1511_;
  wire [31:0] _1512_;
  wire [31:0] _1513_;
  wire [31:0] _1514_;
  wire [31:0] _1515_;
  wire [31:0] _1516_;
  wire [31:0] _1517_;
  wire [31:0] _1518_;
  wire [31:0] _1519_;
  wire [31:0] _1520_;
  wire [31:0] _1521_;
  wire [31:0] _1522_;
  wire [31:0] _1523_;
  wire [31:0] _1524_;
  wire [31:0] _1525_;
  wire [31:0] _1526_;
  wire [31:0] _1527_;
  wire [31:0] _1528_;
  wire [31:0] _1529_;
  wire [3:0] _1530_;
  wire [3:0] _1531_;
  wire [3:0] _1532_;
  wire [3:0] _1533_;
  wire [3:0] _1534_;
  wire [3:0] _1535_;
  wire [3:0] _1536_;
  wire [3:0] _1537_;
  wire [3:0] _1538_;
  wire [3:0] _1539_;
  wire [3:0] _1540_;
  wire [3:0] _1541_;
  wire [3:0] _1542_;
  wire [3:0] _1543_;
  wire [3:0] _1544_;
  wire [31:0] _1545_;
  wire [31:0] _1546_;
  wire [31:0] _1547_;
  wire [31:0] _1548_;
  wire [31:0] _1549_;
  wire [31:0] _1550_;
  wire [31:0] _1551_;
  wire [31:0] _1552_;
  wire [31:0] _1553_;
  wire [31:0] _1554_;
  wire [31:0] _1555_;
  wire [31:0] _1556_;
  wire [31:0] _1557_;
  wire [31:0] _1558_;
  wire [31:0] _1559_;
  wire [31:0] _1560_;
  wire [31:0] _1561_;
  wire [31:0] _1562_;
  wire [31:0] _1563_;
  wire [31:0] _1564_;
  wire [31:0] _1565_;
  wire [31:0] _1566_;
  wire [31:0] _1567_;
  wire [31:0] _1568_;
  wire [31:0] _1569_;
  wire [31:0] _1570_;
  wire [31:0] _1571_;
  wire [31:0] _1572_;
  wire [3:0] _1573_;
  wire [3:0] _1574_;
  wire [3:0] _1575_;
  wire [3:0] _1576_;
  wire [3:0] _1577_;
  wire [3:0] _1578_;
  wire [3:0] _1579_;
  wire [3:0] _1580_;
  wire [3:0] _1581_;
  wire [3:0] _1582_;
  wire [3:0] _1583_;
  wire [3:0] _1584_;
  wire [3:0] _1585_;
  wire [3:0] _1586_;
  wire [31:0] _1587_;
  wire [31:0] _1588_;
  wire [31:0] _1589_;
  wire [31:0] _1590_;
  wire [31:0] _1591_;
  wire [31:0] _1592_;
  wire [31:0] _1593_;
  wire [31:0] _1594_;
  wire [31:0] _1595_;
  wire [31:0] _1596_;
  wire [31:0] _1597_;
  wire [31:0] _1598_;
  wire [31:0] _1599_;
  wire [31:0] _1600_;
  wire [31:0] _1601_;
  wire [31:0] _1602_;
  wire [31:0] _1603_;
  wire [31:0] _1604_;
  wire [31:0] _1605_;
  wire [31:0] _1606_;
  wire [31:0] _1607_;
  wire [31:0] _1608_;
  wire [31:0] _1609_;
  wire [31:0] _1610_;
  wire [31:0] _1611_;
  wire [31:0] _1612_;
  wire [3:0] _1613_;
  wire [3:0] _1614_;
  wire [3:0] _1615_;
  wire [3:0] _1616_;
  wire [3:0] _1617_;
  wire [3:0] _1618_;
  wire [3:0] _1619_;
  wire [3:0] _1620_;
  wire [3:0] _1621_;
  wire [3:0] _1622_;
  wire [3:0] _1623_;
  wire [3:0] _1624_;
  wire [3:0] _1625_;
  wire [31:0] _1626_;
  wire [31:0] _1627_;
  wire [31:0] _1628_;
  wire [31:0] _1629_;
  wire [31:0] _1630_;
  wire [31:0] _1631_;
  wire [31:0] _1632_;
  wire [31:0] _1633_;
  wire [31:0] _1634_;
  wire [31:0] _1635_;
  wire [31:0] _1636_;
  wire [31:0] _1637_;
  wire [31:0] _1638_;
  wire [31:0] _1639_;
  wire [31:0] _1640_;
  wire [31:0] _1641_;
  wire [31:0] _1642_;
  wire [31:0] _1643_;
  wire [31:0] _1644_;
  wire [31:0] _1645_;
  wire [31:0] _1646_;
  wire [31:0] _1647_;
  wire [31:0] _1648_;
  wire [31:0] _1649_;
  wire [3:0] _1650_;
  wire [3:0] _1651_;
  wire [3:0] _1652_;
  wire [3:0] _1653_;
  wire [3:0] _1654_;
  wire [3:0] _1655_;
  wire [3:0] _1656_;
  wire [3:0] _1657_;
  wire [3:0] _1658_;
  wire [3:0] _1659_;
  wire [3:0] _1660_;
  wire [3:0] _1661_;
  wire [31:0] _1662_;
  wire [31:0] _1663_;
  wire [31:0] _1664_;
  wire [31:0] _1665_;
  wire [31:0] _1666_;
  wire [31:0] _1667_;
  wire [31:0] _1668_;
  wire [31:0] _1669_;
  wire [31:0] _1670_;
  wire [31:0] _1671_;
  wire [31:0] _1672_;
  wire [31:0] _1673_;
  wire [31:0] _1674_;
  wire [31:0] _1675_;
  wire [31:0] _1676_;
  wire [31:0] _1677_;
  wire [31:0] _1678_;
  wire [31:0] _1679_;
  wire [31:0] _1680_;
  wire [31:0] _1681_;
  wire [31:0] _1682_;
  wire [31:0] _1683_;
  wire [3:0] _1684_;
  wire [3:0] _1685_;
  wire [3:0] _1686_;
  wire [3:0] _1687_;
  wire [3:0] _1688_;
  wire [3:0] _1689_;
  wire [3:0] _1690_;
  wire [3:0] _1691_;
  wire [3:0] _1692_;
  wire [3:0] _1693_;
  wire [3:0] _1694_;
  wire [31:0] _1695_;
  wire [31:0] _1696_;
  wire [31:0] _1697_;
  wire [31:0] _1698_;
  wire [31:0] _1699_;
  wire [31:0] _1700_;
  wire [31:0] _1701_;
  wire [31:0] _1702_;
  wire [31:0] _1703_;
  wire [31:0] _1704_;
  wire [31:0] _1705_;
  wire [31:0] _1706_;
  wire [31:0] _1707_;
  wire [31:0] _1708_;
  wire [31:0] _1709_;
  wire [31:0] _1710_;
  wire [31:0] _1711_;
  wire [31:0] _1712_;
  wire [31:0] _1713_;
  wire [31:0] _1714_;
  wire [3:0] _1715_;
  wire [3:0] _1716_;
  wire [3:0] _1717_;
  wire [3:0] _1718_;
  wire [3:0] _1719_;
  wire [3:0] _1720_;
  wire [3:0] _1721_;
  wire [3:0] _1722_;
  wire [3:0] _1723_;
  wire [3:0] _1724_;
  wire [31:0] _1725_;
  wire [31:0] _1726_;
  wire [31:0] _1727_;
  wire [31:0] _1728_;
  wire [31:0] _1729_;
  wire [31:0] _1730_;
  wire [31:0] _1731_;
  wire [31:0] _1732_;
  wire [31:0] _1733_;
  wire [31:0] _1734_;
  wire [31:0] _1735_;
  wire [31:0] _1736_;
  wire [31:0] _1737_;
  wire [31:0] _1738_;
  wire [31:0] _1739_;
  wire [31:0] _1740_;
  wire [31:0] _1741_;
  wire [31:0] _1742_;
  wire [3:0] _1743_;
  wire [3:0] _1744_;
  wire [3:0] _1745_;
  wire [3:0] _1746_;
  wire [3:0] _1747_;
  wire [3:0] _1748_;
  wire [3:0] _1749_;
  wire [3:0] _1750_;
  wire [3:0] _1751_;
  wire [31:0] _1752_;
  wire [31:0] _1753_;
  wire [31:0] _1754_;
  wire [31:0] _1755_;
  wire [31:0] _1756_;
  wire [31:0] _1757_;
  wire [31:0] _1758_;
  wire [31:0] _1759_;
  wire [31:0] _1760_;
  wire [31:0] _1761_;
  wire [31:0] _1762_;
  wire [31:0] _1763_;
  wire [31:0] _1764_;
  wire [31:0] _1765_;
  wire [31:0] _1766_;
  wire [31:0] _1767_;
  wire [3:0] _1768_;
  wire [3:0] _1769_;
  wire [3:0] _1770_;
  wire [3:0] _1771_;
  wire [3:0] _1772_;
  wire [3:0] _1773_;
  wire [3:0] _1774_;
  wire [3:0] _1775_;
  wire [31:0] _1776_;
  wire [31:0] _1777_;
  wire [31:0] _1778_;
  wire [31:0] _1779_;
  wire [31:0] _1780_;
  wire [31:0] _1781_;
  wire [31:0] _1782_;
  wire [31:0] _1783_;
  wire [31:0] _1784_;
  wire [31:0] _1785_;
  wire [31:0] _1786_;
  wire [31:0] _1787_;
  wire [31:0] _1788_;
  wire [31:0] _1789_;
  wire [3:0] _1790_;
  wire [3:0] _1791_;
  wire [3:0] _1792_;
  wire [3:0] _1793_;
  wire [3:0] _1794_;
  wire [3:0] _1795_;
  wire [3:0] _1796_;
  wire [31:0] _1797_;
  wire [31:0] _1798_;
  wire [31:0] _1799_;
  wire [31:0] _1800_;
  wire [31:0] _1801_;
  wire [31:0] _1802_;
  wire [31:0] _1803_;
  wire [31:0] _1804_;
  wire [31:0] _1805_;
  wire [31:0] _1806_;
  wire [31:0] _1807_;
  wire [31:0] _1808_;
  wire [3:0] _1809_;
  wire [3:0] _1810_;
  wire [3:0] _1811_;
  wire [3:0] _1812_;
  wire [3:0] _1813_;
  wire [3:0] _1814_;
  wire [31:0] _1815_;
  wire [31:0] _1816_;
  wire [31:0] _1817_;
  wire [31:0] _1818_;
  wire [31:0] _1819_;
  wire [31:0] _1820_;
  wire [31:0] _1821_;
  wire [31:0] _1822_;
  wire [31:0] _1823_;
  wire [31:0] _1824_;
  wire [3:0] _1825_;
  wire [3:0] _1826_;
  wire [3:0] _1827_;
  wire [3:0] _1828_;
  wire [3:0] _1829_;
  wire [31:0] _1830_;
  wire [31:0] _1831_;
  wire [31:0] _1832_;
  wire [31:0] _1833_;
  wire [31:0] _1834_;
  wire [31:0] _1835_;
  wire [31:0] _1836_;
  wire [31:0] _1837_;
  wire [3:0] _1838_;
  wire [3:0] _1839_;
  wire [3:0] _1840_;
  wire [3:0] _1841_;
  wire [31:0] _1842_;
  wire [31:0] _1843_;
  wire [31:0] _1844_;
  wire [31:0] _1845_;
  wire [31:0] _1846_;
  wire [31:0] _1847_;
  wire [3:0] _1848_;
  wire [3:0] _1849_;
  wire [3:0] _1850_;
  wire [31:0] _1851_;
  wire [31:0] _1852_;
  wire [31:0] _1853_;
  wire [31:0] _1854_;
  wire [3:0] _1855_;
  wire [3:0] _1856_;
  wire [31:0] _1857_;
  wire [31:0] _1858_;
  wire [3:0] _1859_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:279" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [31:0] _1860_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:297" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" *)
  wire [31:0] _1861_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:78" *)
  wire [31:0] _1862_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:78" *)
  wire [31:0] _1863_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:78" *)
  wire [31:0] _1864_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:78" *)
  wire [31:0] _1865_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:78" *)
  wire [31:0] _1866_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:78" *)
  wire [31:0] _1867_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:78" *)
  wire [31:0] _1868_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:78" *)
  wire [31:0] _1869_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:78" *)
  wire [31:0] _1870_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:78" *)
  wire [15:0] _1871_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:78" *)
  wire [31:0] _1872_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:78" *)
  wire [31:0] _1873_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:163" *)
  wire [31:0] _1874_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:174" *)
  wire [31:0] _1875_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:102" *)
  wire _1876_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:107" *)
  wire _1877_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:112" *)
  wire _1878_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:117" *)
  wire _1879_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:128" *)
  wire _1880_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:128" *)
  wire _1881_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:133" *)
  wire _1882_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:138" *)
  wire _1883_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:143" *)
  wire _1884_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:148" *)
  wire _1885_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:153" *)
  wire _1886_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:97" *)
  wire _1887_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:128" *)
  wire _1888_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:189" *)
  wire _1889_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:193" *)
  wire _1890_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:178" *)
  wire [31:0] _1891_;
  wire [31:0] _1892_;
  wire _1893_;
  wire [31:0] _1894_;
  wire [1:0] _1895_;
  wire _1896_;
  wire [31:0] _1897_;
  wire [1:0] _1898_;
  wire _1899_;
  wire [31:0] _1900_;
  wire [1:0] _1901_;
  wire _1902_;
  wire [31:0] _1903_;
  wire [1:0] _1904_;
  wire _1905_;
  wire [31:0] _1906_;
  wire [1:0] _1907_;
  wire _1908_;
  wire [15:0] _1909_;
  wire [1:0] _1910_;
  wire _1911_;
  wire [31:0] _1912_;
  wire _1913_;
  wire [31:0] _1914_;
  wire _1915_;
  wire [31:0] _1916_;
  wire _1917_;
  wire [31:0] _1918_;
  wire _1919_;
  wire [31:0] _1920_;
  wire _1921_;
  wire _1922_;
  wire _1923_;
  wire _1924_;
  wire _1925_;
  wire _1926_;
  wire _1927_;
  wire _1928_;
  wire [1:0] _1929_;
  wire _1930_;
  wire _1931_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:189" *)
  wire [31:0] _1932_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:194" *)
  wire [31:0] _1933_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:196" *)
  wire [31:0] _1934_;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:182" *)
  wire [31:0] _1935_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:131" *)
  wire _1936_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:201" *)
  wire _1937_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:103" *)
  wire [31:0] _1938_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:103" *)
  wire _1939_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:155" *)
  wire _1940_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:163" *)
  wire _1941_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:216" *)
  wire [31:0] _1942_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:181" *)
  wire [31:0] _1943_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:239" *)
  wire [65:0] _1944_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:239" *)
  wire _1945_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:189" *)
  wire [31:0] _1946_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:225" *)
  wire _1947_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:116" *)
  wire _1948_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:134" *)
  wire _1949_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:158" *)
  wire _1950_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:166" *)
  wire _1951_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:185" *)
  wire _1952_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:205" *)
  wire _1953_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:219" *)
  wire _1954_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:246" *)
  wire _1955_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:166" *)
  wire _1956_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:188" *)
  wire _1957_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:208" *)
  wire _1958_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:225" *)
  wire _1959_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:231" *)
  wire _1960_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:246" *)
  wire _1961_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:257" *)
  wire _1962_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:94" *)
  wire _1963_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:94" *)
  wire _1964_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:257" *)
  wire _1965_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:94" *)
  wire _1966_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:134" *)
  wire _1967_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:185" *)
  wire _1968_;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:205" *)
  wire _1969_;
  wire _1970_;
  wire [31:0] _1971_;
  wire _1972_;
  wire [31:0] _1973_;
  wire _1974_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:352" *)
  wire _1975_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:340" *)
  wire _1976_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:464" *)
  wire [31:0] _1977_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:464" *)
  wire [31:0] _1978_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:369" *)
  wire [31:0] _1979_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:464" *)
  wire [31:0] _1980_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:464" *)
  wire [31:0] _1981_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:369" *)
  wire _1982_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:369" *)
  wire _1983_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:369" *)
  wire [31:0] _1984_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:464" *)
  wire [31:0] _1985_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:464" *)
  wire [31:0] _1986_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:369" *)
  wire [31:0] _1987_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:178" *)
  wire _1988_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:418" *)
  wire _1989_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:471" *)
  wire _1990_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:473" *)
  wire _1991_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:477" *)
  wire _1992_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:479" *)
  wire _1993_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:483" *)
  wire _1994_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:485" *)
  wire _1995_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:489" *)
  wire _1996_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:491" *)
  wire _1997_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:345" *)
  wire _1998_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:357" *)
  wire _1999_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:392" *)
  wire _2000_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:402" *)
  wire _2001_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:402" *)
  wire _2002_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:388" *)
  wire _2003_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:392" *)
  wire _2004_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:392" *)
  wire _2005_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:392" *)
  wire _2006_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:396" *)
  wire _2007_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:396" *)
  wire _2008_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:396" *)
  wire _2009_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:401" *)
  wire _2010_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:402" *)
  wire _2011_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:178" *)
  wire _2012_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:178" *)
  wire _2013_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:412" *)
  wire _2014_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:418" *)
  wire _2015_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:525" *)
  wire _2016_;
  wire _2017_;
  wire _2018_;
  wire _2019_;
  wire _2020_;
  wire _2021_;
  wire _2022_;
  wire _2023_;
  wire _2024_;
  wire _2025_;
  wire _2026_;
  wire _2027_;
  wire _2028_;
  wire _2029_;
  wire _2030_;
  wire _2031_;
  wire _2032_;
  wire _2033_;
  wire _2034_;
  wire _2035_;
  wire _2036_;
  wire _2037_;
  wire _2038_;
  wire _2039_;
  wire _2040_;
  wire _2041_;
  wire _2042_;
  wire _2043_;
  wire _2044_;
  wire _2045_;
  wire _2046_;
  wire _2047_;
  wire _2048_;
  wire _2049_;
  wire _2050_;
  wire _2051_;
  wire _2052_;
  wire _2053_;
  wire _2054_;
  wire _2055_;
  wire _2056_;
  wire _2057_;
  wire _2058_;
  wire _2059_;
  wire _2060_;
  wire _2061_;
  wire _2062_;
  wire _2063_;
  wire _2064_;
  wire _2065_;
  wire _2066_;
  wire _2067_;
  wire _2068_;
  wire _2069_;
  wire _2070_;
  wire _2071_;
  wire _2072_;
  wire _2073_;
  wire _2074_;
  wire _2075_;
  wire _2076_;
  wire _2077_;
  wire _2078_;
  wire _2079_;
  wire _2080_;
  wire _2081_;
  wire _2082_;
  wire _2083_;
  wire _2084_;
  wire _2085_;
  wire _2086_;
  wire _2087_;
  wire _2088_;
  wire _2089_;
  wire _2090_;
  wire _2091_;
  wire _2092_;
  wire _2093_;
  wire _2094_;
  wire _2095_;
  wire _2096_;
  wire _2097_;
  wire _2098_;
  wire _2099_;
  wire _2100_;
  wire _2101_;
  wire _2102_;
  wire _2103_;
  wire _2104_;
  wire _2105_;
  wire _2106_;
  wire _2107_;
  wire _2108_;
  wire _2109_;
  wire _2110_;
  wire _2111_;
  wire _2112_;
  wire _2113_;
  wire _2114_;
  wire _2115_;
  wire _2116_;
  wire _2117_;
  wire _2118_;
  wire _2119_;
  wire _2120_;
  wire _2121_;
  wire _2122_;
  wire _2123_;
  wire _2124_;
  wire _2125_;
  wire _2126_;
  wire _2127_;
  wire _2128_;
  wire _2129_;
  wire _2130_;
  wire _2131_;
  wire _2132_;
  wire _2133_;
  wire _2134_;
  wire _2135_;
  wire _2136_;
  wire _2137_;
  wire _2138_;
  wire _2139_;
  wire _2140_;
  wire _2141_;
  wire _2142_;
  wire _2143_;
  wire _2144_;
  wire _2145_;
  wire _2146_;
  wire _2147_;
  wire _2148_;
  wire _2149_;
  wire _2150_;
  wire _2151_;
  wire _2152_;
  wire _2153_;
  wire _2154_;
  wire _2155_;
  wire _2156_;
  wire _2157_;
  wire _2158_;
  wire _2159_;
  wire _2160_;
  wire _2161_;
  wire _2162_;
  wire _2163_;
  wire _2164_;
  wire _2165_;
  wire _2166_;
  wire _2167_;
  wire _2168_;
  wire _2169_;
  wire _2170_;
  wire _2171_;
  wire _2172_;
  wire _2173_;
  wire _2174_;
  wire _2175_;
  wire _2176_;
  wire _2177_;
  wire _2178_;
  wire _2179_;
  wire _2180_;
  wire _2181_;
  wire _2182_;
  wire _2183_;
  wire _2184_;
  wire _2185_;
  wire _2186_;
  wire _2187_;
  wire _2188_;
  wire _2189_;
  wire _2190_;
  wire _2191_;
  wire _2192_;
  wire _2193_;
  wire _2194_;
  wire _2195_;
  wire _2196_;
  wire _2197_;
  wire _2198_;
  wire _2199_;
  wire _2200_;
  wire _2201_;
  wire _2202_;
  wire _2203_;
  wire _2204_;
  wire _2205_;
  wire _2206_;
  wire _2207_;
  wire _2208_;
  wire _2209_;
  wire _2210_;
  wire _2211_;
  wire _2212_;
  wire _2213_;
  wire _2214_;
  wire _2215_;
  wire _2216_;
  wire _2217_;
  wire _2218_;
  wire _2219_;
  wire _2220_;
  wire _2221_;
  wire _2222_;
  wire _2223_;
  wire _2224_;
  wire _2225_;
  wire _2226_;
  wire _2227_;
  wire _2228_;
  wire _2229_;
  wire _2230_;
  wire _2231_;
  wire _2232_;
  wire _2233_;
  wire _2234_;
  wire _2235_;
  wire _2236_;
  wire _2237_;
  wire _2238_;
  wire _2239_;
  wire _2240_;
  wire _2241_;
  wire _2242_;
  wire _2243_;
  wire _2244_;
  wire _2245_;
  wire _2246_;
  wire _2247_;
  wire _2248_;
  wire _2249_;
  wire _2250_;
  wire _2251_;
  wire _2252_;
  wire _2253_;
  wire _2254_;
  wire _2255_;
  wire _2256_;
  wire _2257_;
  wire _2258_;
  wire _2259_;
  wire _2260_;
  wire _2261_;
  wire _2262_;
  wire _2263_;
  wire _2264_;
  wire _2265_;
  wire _2266_;
  wire _2267_;
  wire _2268_;
  wire _2269_;
  wire _2270_;
  wire _2271_;
  wire _2272_;
  wire _2273_;
  wire _2274_;
  wire _2275_;
  wire _2276_;
  wire _2277_;
  wire _2278_;
  wire _2279_;
  wire _2280_;
  wire _2281_;
  wire _2282_;
  wire _2283_;
  wire _2284_;
  wire _2285_;
  wire _2286_;
  wire _2287_;
  wire _2288_;
  wire _2289_;
  wire _2290_;
  wire _2291_;
  wire _2292_;
  wire _2293_;
  wire _2294_;
  wire _2295_;
  wire _2296_;
  wire _2297_;
  wire _2298_;
  wire _2299_;
  wire _2300_;
  wire _2301_;
  wire _2302_;
  wire _2303_;
  wire _2304_;
  wire _2305_;
  wire _2306_;
  wire _2307_;
  wire _2308_;
  wire _2309_;
  wire _2310_;
  wire _2311_;
  wire _2312_;
  wire _2313_;
  wire _2314_;
  wire _2315_;
  wire _2316_;
  wire _2317_;
  wire _2318_;
  wire _2319_;
  wire _2320_;
  wire _2321_;
  wire _2322_;
  wire _2323_;
  wire _2324_;
  wire _2325_;
  wire _2326_;
  wire _2327_;
  wire _2328_;
  wire _2329_;
  wire _2330_;
  wire _2331_;
  wire _2332_;
  wire _2333_;
  wire _2334_;
  wire _2335_;
  wire _2336_;
  wire _2337_;
  wire _2338_;
  wire _2339_;
  wire _2340_;
  wire _2341_;
  wire _2342_;
  wire _2343_;
  wire _2344_;
  wire _2345_;
  wire _2346_;
  wire _2347_;
  wire _2348_;
  wire _2349_;
  wire _2350_;
  wire _2351_;
  wire _2352_;
  wire _2353_;
  wire _2354_;
  wire _2355_;
  wire _2356_;
  wire _2357_;
  wire _2358_;
  wire _2359_;
  wire _2360_;
  wire _2361_;
  wire _2362_;
  wire _2363_;
  wire _2364_;
  wire _2365_;
  wire _2366_;
  wire _2367_;
  wire _2368_;
  wire _2369_;
  wire _2370_;
  wire _2371_;
  wire _2372_;
  wire _2373_;
  wire _2374_;
  wire _2375_;
  wire _2376_;
  wire _2377_;
  wire _2378_;
  wire _2379_;
  wire _2380_;
  wire _2381_;
  wire _2382_;
  wire _2383_;
  wire _2384_;
  wire _2385_;
  wire _2386_;
  wire _2387_;
  wire _2388_;
  wire _2389_;
  wire _2390_;
  wire _2391_;
  wire _2392_;
  wire _2393_;
  wire _2394_;
  wire _2395_;
  wire _2396_;
  wire _2397_;
  wire _2398_;
  wire _2399_;
  wire _2400_;
  wire _2401_;
  wire _2402_;
  wire _2403_;
  wire _2404_;
  wire _2405_;
  wire _2406_;
  wire _2407_;
  wire _2408_;
  wire _2409_;
  wire _2410_;
  wire _2411_;
  wire _2412_;
  wire _2413_;
  wire _2414_;
  wire _2415_;
  wire _2416_;
  wire _2417_;
  wire _2418_;
  wire _2419_;
  wire _2420_;
  wire _2421_;
  wire _2422_;
  wire _2423_;
  wire _2424_;
  wire _2425_;
  wire _2426_;
  wire _2427_;
  wire _2428_;
  wire _2429_;
  wire _2430_;
  wire _2431_;
  wire _2432_;
  wire _2433_;
  wire _2434_;
  wire _2435_;
  wire _2436_;
  wire _2437_;
  wire _2438_;
  wire _2439_;
  wire _2440_;
  wire _2441_;
  wire _2442_;
  wire _2443_;
  wire _2444_;
  wire _2445_;
  wire _2446_;
  wire _2447_;
  wire _2448_;
  wire _2449_;
  wire _2450_;
  wire _2451_;
  wire _2452_;
  wire _2453_;
  wire _2454_;
  wire _2455_;
  wire _2456_;
  wire _2457_;
  wire _2458_;
  wire _2459_;
  wire _2460_;
  wire _2461_;
  wire _2462_;
  wire _2463_;
  wire _2464_;
  wire _2465_;
  wire _2466_;
  wire _2467_;
  wire _2468_;
  wire _2469_;
  wire _2470_;
  wire _2471_;
  wire _2472_;
  wire _2473_;
  wire _2474_;
  wire _2475_;
  wire _2476_;
  wire _2477_;
  wire _2478_;
  wire _2479_;
  wire _2480_;
  wire _2481_;
  wire _2482_;
  wire _2483_;
  wire _2484_;
  wire _2485_;
  wire _2486_;
  wire _2487_;
  wire _2488_;
  wire _2489_;
  wire _2490_;
  wire _2491_;
  wire _2492_;
  wire _2493_;
  wire _2494_;
  wire _2495_;
  wire _2496_;
  wire _2497_;
  wire _2498_;
  wire _2499_;
  wire _2500_;
  wire _2501_;
  wire _2502_;
  wire _2503_;
  wire _2504_;
  wire _2505_;
  wire _2506_;
  wire _2507_;
  wire _2508_;
  wire _2509_;
  wire _2510_;
  wire _2511_;
  wire _2512_;
  wire _2513_;
  wire _2514_;
  wire _2515_;
  wire _2516_;
  wire _2517_;
  wire _2518_;
  wire _2519_;
  wire _2520_;
  wire _2521_;
  wire _2522_;
  wire _2523_;
  wire _2524_;
  wire _2525_;
  wire _2526_;
  wire _2527_;
  wire _2528_;
  wire _2529_;
  wire _2530_;
  wire _2531_;
  wire _2532_;
  wire _2533_;
  wire _2534_;
  wire _2535_;
  wire _2536_;
  wire _2537_;
  wire _2538_;
  wire _2539_;
  wire _2540_;
  wire _2541_;
  wire _2542_;
  wire _2543_;
  wire _2544_;
  wire _2545_;
  wire _2546_;
  wire _2547_;
  wire _2548_;
  wire _2549_;
  wire _2550_;
  wire _2551_;
  wire _2552_;
  wire _2553_;
  wire _2554_;
  wire _2555_;
  wire _2556_;
  wire _2557_;
  wire _2558_;
  wire _2559_;
  wire _2560_;
  wire _2561_;
  wire _2562_;
  wire _2563_;
  wire _2564_;
  wire _2565_;
  wire _2566_;
  wire _2567_;
  wire _2568_;
  wire _2569_;
  wire _2570_;
  wire _2571_;
  wire _2572_;
  wire _2573_;
  wire _2574_;
  wire _2575_;
  wire _2576_;
  wire _2577_;
  wire _2578_;
  wire _2579_;
  wire _2580_;
  wire _2581_;
  wire _2582_;
  wire _2583_;
  wire _2584_;
  wire _2585_;
  wire _2586_;
  wire _2587_;
  wire _2588_;
  wire _2589_;
  wire _2590_;
  wire _2591_;
  wire _2592_;
  wire _2593_;
  wire _2594_;
  wire _2595_;
  wire _2596_;
  wire _2597_;
  wire _2598_;
  wire _2599_;
  wire _2600_;
  wire _2601_;
  wire _2602_;
  wire _2603_;
  wire _2604_;
  wire _2605_;
  wire _2606_;
  wire _2607_;
  wire _2608_;
  wire _2609_;
  wire _2610_;
  wire _2611_;
  wire _2612_;
  wire _2613_;
  wire _2614_;
  wire _2615_;
  wire _2616_;
  wire _2617_;
  wire _2618_;
  wire _2619_;
  wire _2620_;
  wire _2621_;
  wire _2622_;
  wire _2623_;
  wire _2624_;
  wire _2625_;
  wire _2626_;
  wire _2627_;
  wire _2628_;
  wire _2629_;
  wire _2630_;
  wire _2631_;
  wire _2632_;
  wire _2633_;
  wire _2634_;
  wire _2635_;
  wire _2636_;
  wire _2637_;
  wire _2638_;
  wire _2639_;
  wire _2640_;
  wire _2641_;
  wire _2642_;
  wire _2643_;
  wire _2644_;
  wire _2645_;
  wire _2646_;
  wire _2647_;
  wire _2648_;
  wire _2649_;
  wire _2650_;
  wire _2651_;
  wire _2652_;
  wire _2653_;
  wire _2654_;
  wire _2655_;
  wire _2656_;
  wire _2657_;
  wire _2658_;
  wire _2659_;
  wire _2660_;
  wire _2661_;
  wire _2662_;
  wire _2663_;
  wire _2664_;
  wire _2665_;
  wire _2666_;
  wire _2667_;
  wire _2668_;
  wire _2669_;
  wire _2670_;
  wire _2671_;
  wire _2672_;
  wire _2673_;
  wire _2674_;
  wire _2675_;
  wire _2676_;
  wire _2677_;
  wire _2678_;
  wire _2679_;
  wire _2680_;
  wire _2681_;
  wire _2682_;
  wire _2683_;
  wire _2684_;
  wire _2685_;
  wire _2686_;
  wire _2687_;
  wire _2688_;
  wire _2689_;
  wire _2690_;
  wire _2691_;
  wire _2692_;
  wire _2693_;
  wire _2694_;
  wire _2695_;
  wire _2696_;
  wire _2697_;
  wire _2698_;
  wire _2699_;
  wire _2700_;
  wire _2701_;
  wire _2702_;
  wire _2703_;
  wire _2704_;
  wire _2705_;
  wire _2706_;
  wire _2707_;
  wire _2708_;
  wire _2709_;
  wire _2710_;
  wire _2711_;
  wire _2712_;
  wire _2713_;
  wire _2714_;
  wire _2715_;
  wire _2716_;
  wire _2717_;
  wire _2718_;
  wire _2719_;
  wire _2720_;
  wire _2721_;
  wire _2722_;
  wire _2723_;
  wire _2724_;
  wire _2725_;
  wire _2726_;
  wire _2727_;
  wire _2728_;
  wire _2729_;
  wire _2730_;
  wire _2731_;
  wire _2732_;
  wire _2733_;
  wire _2734_;
  wire _2735_;
  wire _2736_;
  wire _2737_;
  wire _2738_;
  wire _2739_;
  wire _2740_;
  wire _2741_;
  wire _2742_;
  wire _2743_;
  wire _2744_;
  wire _2745_;
  wire _2746_;
  wire _2747_;
  wire _2748_;
  wire _2749_;
  wire _2750_;
  wire _2751_;
  wire _2752_;
  wire _2753_;
  wire _2754_;
  wire _2755_;
  wire _2756_;
  wire _2757_;
  wire _2758_;
  wire _2759_;
  wire _2760_;
  wire _2761_;
  wire _2762_;
  wire _2763_;
  wire _2764_;
  wire _2765_;
  wire _2766_;
  wire _2767_;
  wire _2768_;
  wire _2769_;
  wire _2770_;
  wire _2771_;
  wire _2772_;
  wire _2773_;
  wire _2774_;
  wire _2775_;
  wire _2776_;
  wire _2777_;
  wire _2778_;
  wire _2779_;
  wire _2780_;
  wire _2781_;
  wire _2782_;
  wire _2783_;
  wire _2784_;
  wire _2785_;
  wire _2786_;
  wire _2787_;
  wire _2788_;
  wire _2789_;
  wire _2790_;
  wire _2791_;
  wire _2792_;
  wire _2793_;
  wire _2794_;
  wire _2795_;
  wire _2796_;
  wire _2797_;
  wire _2798_;
  wire _2799_;
  wire _2800_;
  wire _2801_;
  wire _2802_;
  wire _2803_;
  wire _2804_;
  wire _2805_;
  wire _2806_;
  wire _2807_;
  wire _2808_;
  wire _2809_;
  wire _2810_;
  wire _2811_;
  wire _2812_;
  wire _2813_;
  wire _2814_;
  wire _2815_;
  wire _2816_;
  wire _2817_;
  wire _2818_;
  wire _2819_;
  wire _2820_;
  wire _2821_;
  wire _2822_;
  wire _2823_;
  wire _2824_;
  wire _2825_;
  wire _2826_;
  wire _2827_;
  wire _2828_;
  wire _2829_;
  wire _2830_;
  wire _2831_;
  wire _2832_;
  wire _2833_;
  wire _2834_;
  wire _2835_;
  wire _2836_;
  wire _2837_;
  wire _2838_;
  wire _2839_;
  wire _2840_;
  wire _2841_;
  wire _2842_;
  wire _2843_;
  wire _2844_;
  wire _2845_;
  wire _2846_;
  wire _2847_;
  wire _2848_;
  wire _2849_;
  wire _2850_;
  wire _2851_;
  wire _2852_;
  wire _2853_;
  wire _2854_;
  wire _2855_;
  wire _2856_;
  wire _2857_;
  wire _2858_;
  wire _2859_;
  wire _2860_;
  wire _2861_;
  wire _2862_;
  wire _2863_;
  wire _2864_;
  wire _2865_;
  wire _2866_;
  wire _2867_;
  wire _2868_;
  wire _2869_;
  wire _2870_;
  wire _2871_;
  wire _2872_;
  wire _2873_;
  wire _2874_;
  wire _2875_;
  wire _2876_;
  wire _2877_;
  wire _2878_;
  wire _2879_;
  wire _2880_;
  wire _2881_;
  wire _2882_;
  wire _2883_;
  wire _2884_;
  wire _2885_;
  wire _2886_;
  wire _2887_;
  wire _2888_;
  wire _2889_;
  wire _2890_;
  wire _2891_;
  wire _2892_;
  wire _2893_;
  wire _2894_;
  wire _2895_;
  wire _2896_;
  wire _2897_;
  wire _2898_;
  wire _2899_;
  wire _2900_;
  wire _2901_;
  wire _2902_;
  wire _2903_;
  wire _2904_;
  wire _2905_;
  wire _2906_;
  wire _2907_;
  wire _2908_;
  wire _2909_;
  wire _2910_;
  wire _2911_;
  wire _2912_;
  wire _2913_;
  wire _2914_;
  wire _2915_;
  wire _2916_;
  wire _2917_;
  wire _2918_;
  wire _2919_;
  wire _2920_;
  wire _2921_;
  wire _2922_;
  wire _2923_;
  wire _2924_;
  wire _2925_;
  wire _2926_;
  wire _2927_;
  wire _2928_;
  wire _2929_;
  wire _2930_;
  wire _2931_;
  wire _2932_;
  wire _2933_;
  wire _2934_;
  wire _2935_;
  wire _2936_;
  wire _2937_;
  wire _2938_;
  wire _2939_;
  wire _2940_;
  wire _2941_;
  wire _2942_;
  wire _2943_;
  wire _2944_;
  wire _2945_;
  wire _2946_;
  wire _2947_;
  wire _2948_;
  wire _2949_;
  wire _2950_;
  wire _2951_;
  wire _2952_;
  wire _2953_;
  wire _2954_;
  wire _2955_;
  wire _2956_;
  wire _2957_;
  wire _2958_;
  wire _2959_;
  wire _2960_;
  wire _2961_;
  wire _2962_;
  wire _2963_;
  wire _2964_;
  wire _2965_;
  wire _2966_;
  wire _2967_;
  wire _2968_;
  wire _2969_;
  wire _2970_;
  wire _2971_;
  wire _2972_;
  wire _2973_;
  wire _2974_;
  wire _2975_;
  wire _2976_;
  wire _2977_;
  wire _2978_;
  wire _2979_;
  wire _2980_;
  wire _2981_;
  wire _2982_;
  wire _2983_;
  wire _2984_;
  wire _2985_;
  wire _2986_;
  wire _2987_;
  wire _2988_;
  wire _2989_;
  wire _2990_;
  wire _2991_;
  wire _2992_;
  wire _2993_;
  wire _2994_;
  wire _2995_;
  wire _2996_;
  wire _2997_;
  wire _2998_;
  wire _2999_;
  wire _3000_;
  wire _3001_;
  wire _3002_;
  wire _3003_;
  wire _3004_;
  wire _3005_;
  wire _3006_;
  wire _3007_;
  wire _3008_;
  wire _3009_;
  wire _3010_;
  wire _3011_;
  wire _3012_;
  wire _3013_;
  wire _3014_;
  wire _3015_;
  wire _3016_;
  wire _3017_;
  wire _3018_;
  wire _3019_;
  wire _3020_;
  wire _3021_;
  wire _3022_;
  wire _3023_;
  wire _3024_;
  wire _3025_;
  wire _3026_;
  wire _3027_;
  wire _3028_;
  wire _3029_;
  wire _3030_;
  wire _3031_;
  wire _3032_;
  wire _3033_;
  wire _3034_;
  wire _3035_;
  wire _3036_;
  wire _3037_;
  wire _3038_;
  wire _3039_;
  wire _3040_;
  wire _3041_;
  wire _3042_;
  wire _3043_;
  wire _3044_;
  wire _3045_;
  wire _3046_;
  wire _3047_;
  wire _3048_;
  wire _3049_;
  wire _3050_;
  wire _3051_;
  wire _3052_;
  wire _3053_;
  wire _3054_;
  wire _3055_;
  wire _3056_;
  wire _3057_;
  wire _3058_;
  wire _3059_;
  wire _3060_;
  wire _3061_;
  wire _3062_;
  wire _3063_;
  wire _3064_;
  wire _3065_;
  wire _3066_;
  wire _3067_;
  wire _3068_;
  wire _3069_;
  wire _3070_;
  wire _3071_;
  wire _3072_;
  wire _3073_;
  wire _3074_;
  wire _3075_;
  wire _3076_;
  wire _3077_;
  wire _3078_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:400" *)
  wire _3079_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:401" *)
  wire _3080_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:402" *)
  wire _3081_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:236" *)
  wire [5:0] _3082_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:244" *)
  wire [31:0] _3083_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:370" *)
  wire [31:0] _3084_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:244" *)
  wire _3085_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:370" *)
  wire _3086_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:166" *)
  wire [9:0] _3087_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:244" *)
  wire [9:0] _3088_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:370" *)
  wire [9:0] _3089_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:166" *)
  wire [5:0] _3090_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:244" *)
  wire [5:0] _3091_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:370" *)
  wire [5:0] _3092_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:166" *)
  wire [31:0] _3093_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:244" *)
  wire [31:0] _3094_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:370" *)
  wire [31:0] _3095_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:166" *)
  wire [31:0] _3096_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:244" *)
  wire [31:0] _3097_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:370" *)
  wire [31:0] _3098_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:244" *)
  wire [31:0] _3099_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:370" *)
  wire [31:0] _3100_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:347" *)
  wire _3101_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:166" *)
  wire _3102_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:244" *)
  wire _3103_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:370" *)
  wire _3104_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:314" *)
  wire [31:0] _3105_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:185" *)
  wire _3106_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:185" *)
  wire _3107_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:186" *)
  wire _3108_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:186" *)
  wire _3109_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:187" *)
  wire _3110_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:188" *)
  wire _3111_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:189" *)
  wire _3112_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:190" *)
  wire _3113_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:191" *)
  wire _3114_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:332" *)
  wire _3115_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:422" *)
  (* unused_bits = "10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _3116_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *)
  wire _3117_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *)
  wire _3118_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:319" *)
  wire _3119_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:319" *)
  wire _3120_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:321" *)
  wire _3121_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:321" *)
  wire _3122_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:328" *)
  wire _3123_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:328" *)
  wire _3124_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:332" *)
  wire _3125_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:337" *)
  wire _3126_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:337" *)
  wire _3127_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:433" *)
  wire _3128_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:435" *)
  wire _3129_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:446" *)
  wire _3130_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:446" *)
  wire _3131_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *)
  wire _3132_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:263" *)
  wire _3133_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:319" *)
  wire _3134_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:337" *)
  wire _3135_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:433" *)
  wire _3136_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:138" *)
  wire _3137_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *)
  wire _3138_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:184" *)
  wire _3139_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:185" *)
  wire _3140_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:186" *)
  wire _3141_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:186" *)
  wire _3142_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:187" *)
  wire _3143_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:188" *)
  wire _3144_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:189" *)
  wire _3145_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:190" *)
  wire _3146_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:191" *)
  wire _3147_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:312" *)
  wire _3148_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:328" *)
  wire _3149_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:332" *)
  wire _3150_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:332" *)
  wire _3151_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:350" *)
  wire _3152_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:444" *)
  wire _3153_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:445" *)
  wire _3154_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:446" *)
  wire _3155_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:184" *)
  wire _3156_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:184" *)
  wire _3157_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:184" *)
  wire _3158_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:332" *)
  wire _3159_;
  wire [5:0] _3160_;
  wire [31:0] _3161_;
  wire [31:0] _3162_;
  wire [31:0] _3163_;
  wire [31:0] _3164_;
  wire [31:0] _3165_;
  wire [31:0] _3166_;
  wire _3167_;
  wire [9:0] _3168_;
  wire _3169_;
  wire [9:0] _3170_;
  wire _3171_;
  wire [5:0] _3172_;
  wire _3173_;
  wire _3174_;
  wire [31:0] _3175_;
  wire [5:0] _3176_;
  wire _3177_;
  wire [5:0] _3178_;
  wire [5:0] _3179_;
  wire [31:0] _3180_;
  wire [31:0] _3181_;
  wire [31:0] _3182_;
  wire _3183_;
  wire [9:0] _3184_;
  wire _3185_;
  wire _3186_;
  wire _3187_;
  wire [31:0] _3188_;
  wire [31:0] _3189_;
  wire [31:0] _3190_;
  wire _3191_;
  wire _3192_;
  wire _3193_;
  wire _3194_;
  wire _3195_;
  wire _3196_;
  wire _3197_;
  wire _3198_;
  wire _3199_;
  wire _3200_;
  wire [31:0] _3201_;
  wire [31:0] _3202_;
  wire _3203_;
  wire [5:0] _3204_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:200" *)
  wire _3205_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:201" *)
  wire [5:0] _3206_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:201" *)
  wire [5:0] _3207_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3208_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3209_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3210_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3211_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3212_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3213_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3214_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3215_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3216_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3217_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3218_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3219_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3220_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3221_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3222_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3223_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3224_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3225_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3226_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3227_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3228_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3229_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3230_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3231_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3232_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3233_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3234_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3235_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3236_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3237_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:164" *)
  wire [31:0] _3238_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:201" *)
  wire _3239_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:202" *)
  wire _3240_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:203" *)
  wire _3241_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:204" *)
  wire _3242_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:205" *)
  wire _3243_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:206" *)
  wire _3244_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:207" *)
  wire _3245_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:208" *)
  wire _3246_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:209" *)
  wire _3247_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:210" *)
  wire _3248_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:211" *)
  wire _3249_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:212" *)
  wire _3250_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:213" *)
  wire _3251_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:214" *)
  wire _3252_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:215" *)
  wire _3253_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:216" *)
  wire _3254_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:217" *)
  wire _3255_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:218" *)
  wire _3256_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:219" *)
  wire _3257_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:220" *)
  wire _3258_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:221" *)
  wire _3259_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:222" *)
  wire _3260_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:223" *)
  wire _3261_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:224" *)
  wire _3262_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:225" *)
  wire _3263_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:226" *)
  wire _3264_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:227" *)
  wire _3265_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:228" *)
  wire _3266_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:229" *)
  wire _3267_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:230" *)
  wire _3268_;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:231" *)
  wire _3269_;
  wire _3270_;
  wire _3271_;
  wire _3272_;
  wire _3273_;
  wire _3274_;
  wire _3275_;
  wire _3276_;
  wire _3277_;
  wire _3278_;
  wire _3279_;
  wire _3280_;
  wire _3281_;
  wire _3282_;
  wire _3283_;
  wire _3284_;
  wire _3285_;
  wire _3286_;
  wire _3287_;
  wire _3288_;
  wire _3289_;
  wire _3290_;
  wire _3291_;
  wire _3292_;
  wire _3293_;
  wire _3294_;
  wire _3295_;
  wire _3296_;
  wire _3297_;
  wire _3298_;
  wire _3299_;
  wire _3300_;
  wire _3301_;
  wire _3302_;
  wire _3303_;
  wire _3304_;
  wire _3305_;
  wire _3306_;
  wire _3307_;
  wire _3308_;
  wire _3309_;
  wire _3310_;
  wire _3311_;
  wire _3312_;
  wire _3313_;
  wire _3314_;
  wire _3315_;
  wire _3316_;
  wire _3317_;
  wire _3318_;
  wire _3319_;
  wire _3320_;
  wire _3321_;
  wire _3322_;
  wire _3323_;
  wire _3324_;
  wire _3325_;
  wire _3326_;
  wire _3327_;
  wire _3328_;
  wire _3329_;
  wire _3330_;
  wire _3331_;
  wire [31:0] _3332_;
  wire [31:0] _3333_;
  wire [31:0] _3334_;
  wire [31:0] _3335_;
  wire [31:0] _3336_;
  wire [31:0] _3337_;
  wire [31:0] _3338_;
  wire [31:0] _3339_;
  wire [31:0] _3340_;
  wire [31:0] _3341_;
  wire [31:0] _3342_;
  wire [31:0] _3343_;
  wire [31:0] _3344_;
  wire [31:0] _3345_;
  wire [31:0] _3346_;
  wire [31:0] _3347_;
  wire [31:0] _3348_;
  wire [31:0] _3349_;
  wire [31:0] _3350_;
  wire [31:0] _3351_;
  wire [31:0] _3352_;
  wire [31:0] _3353_;
  wire [31:0] _3354_;
  wire [31:0] _3355_;
  wire [31:0] _3356_;
  wire [31:0] _3357_;
  wire [31:0] _3358_;
  wire [31:0] _3359_;
  wire [31:0] _3360_;
  wire [31:0] _3361_;
  wire [31:0] _3362_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:261" *)
  wire [31:0] _3363_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:261" *)
  wire _3364_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:261" *)
  wire [31:0] _3365_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:261" *)
  wire _3366_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:261" *)
  wire _3367_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:261" *)
  wire _3368_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:261" *)
  wire _3369_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:261" *)
  wire _3370_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:261" *)
  wire _3371_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:139" *)
  wire _3372_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:261" *)
  wire [3:0] _3373_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:261" *)
  wire _3374_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:261" *)
  wire _3375_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:261" *)
  wire _3376_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:125" *)
  wire _3377_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:180" *)
  wire [31:0] _3378_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:180" *)
  wire [31:0] _3379_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:180" *)
  wire _3380_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:180" *)
  wire [3:0] _3381_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:374" *)
  wire [31:0] _3382_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:180" *)
  wire [31:0] _3383_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:180" *)
  wire [3:0] _3384_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:374" *)
  wire [31:0] _3385_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:180" *)
  wire [31:0] _3386_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:180" *)
  wire [3:0] _3387_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:374" *)
  wire [31:0] _3388_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:180" *)
  wire [31:0] _3389_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:180" *)
  wire [3:0] _3390_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:374" *)
  wire [31:0] _3391_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:374" *)
  wire [31:0] _3392_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:374" *)
  wire [31:0] _3393_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:374" *)
  wire [31:0] _3394_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:191" *)
  wire [31:0] _3395_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:193" *)
  wire [31:0] _3396_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:149" *)
  wire [31:0] _3397_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:150" *)
  wire [31:0] _3398_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:151" *)
  wire [31:0] _3399_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:152" *)
  wire [31:0] _3400_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:153" *)
  wire [31:0] _3401_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:154" *)
  wire [31:0] _3402_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:156" *)
  wire [31:0] _3403_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:157" *)
  wire [31:0] _3404_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:158" *)
  wire [31:0] _3405_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:164" *)
  wire [31:0] _3406_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:164" *)
  wire [31:0] _3407_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:165" *)
  wire [31:0] _3408_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:165" *)
  wire [31:0] _3409_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:167" *)
  wire [31:0] _3410_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:168" *)
  wire [31:0] _3411_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:171" *)
  wire [31:0] _3412_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:171" *)
  wire [31:0] _3413_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:171" *)
  wire [31:0] _3414_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:172" *)
  wire [31:0] _3415_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:172" *)
  wire [31:0] _3416_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:172" *)
  wire [31:0] _3417_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:188" *)
  wire [31:0] _3418_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *)
  wire [31:0] _3419_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:207" *)
  wire [31:0] _3420_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:222" *)
  wire [31:0] _3421_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:253" *)
  wire [31:0] _3422_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:254" *)
  wire [31:0] _3423_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:255" *)
  wire [31:0] _3424_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:320" *)
  wire _3425_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:321" *)
  wire _3426_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:322" *)
  wire _3427_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:149" *)
  wire _3428_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:150" *)
  wire _3429_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:151" *)
  wire _3430_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:152" *)
  wire _3431_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:153" *)
  wire _3432_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:154" *)
  wire _3433_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:156" *)
  wire _3434_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:157" *)
  wire _3435_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:158" *)
  wire _3436_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:164" *)
  wire _3437_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:164" *)
  wire _3438_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:165" *)
  wire _3439_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:165" *)
  wire _3440_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:171" *)
  wire _3441_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:171" *)
  wire _3442_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:171" *)
  wire _3443_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:172" *)
  wire _3444_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:172" *)
  wire _3445_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:172" *)
  wire _3446_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:188" *)
  wire _3447_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *)
  wire _3448_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:207" *)
  wire _3449_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:222" *)
  wire _3450_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:253" *)
  wire _3451_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:253" *)
  wire _3452_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:254" *)
  wire _3453_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:254" *)
  wire _3454_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:255" *)
  wire _3455_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:255" *)
  wire _3456_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:315" *)
  wire _3457_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:315" *)
  wire _3458_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:188" *)
  wire _3459_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:190" *)
  wire _3460_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:195" *)
  wire _3461_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:197" *)
  wire _3462_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:200" *)
  wire _3463_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *)
  wire _3464_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *)
  wire _3465_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:207" *)
  wire _3466_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:207" *)
  wire _3467_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:222" *)
  wire _3468_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *)
  wire _3469_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *)
  wire _3470_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:308" *)
  wire _3471_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:315" *)
  wire _3472_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:316" *)
  wire _3473_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:337" *)
  wire _3474_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:356" *)
  wire _3475_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:356" *)
  wire _3476_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:385" *)
  wire _3477_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:388" *)
  wire _3478_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:399" *)
  wire _3479_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:409" *)
  wire _3480_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:134" *)
  wire _3481_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:200" *)
  wire _3482_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *)
  wire _3483_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:207" *)
  wire _3484_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *)
  wire _3485_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *)
  wire _3486_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:337" *)
  wire _3487_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:121" *)
  wire _3488_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:121" *)
  wire _3489_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:121" *)
  wire _3490_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:121" *)
  wire _3491_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:130" *)
  wire _3492_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:150" *)
  wire _3493_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:151" *)
  wire _3494_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:152" *)
  wire _3495_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:153" *)
  wire _3496_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:157" *)
  wire _3497_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:171" *)
  wire _3498_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:172" *)
  wire _3499_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:279" *)
  wire _3500_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *)
  wire _3501_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *)
  wire _3502_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *)
  wire _3503_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *)
  wire _3504_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *)
  wire _3505_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *)
  wire _3506_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:316" *)
  wire _3507_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:316" *)
  wire _3508_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:316" *)
  wire _3509_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:337" *)
  wire _3510_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:337" *)
  wire _3511_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:337" *)
  wire _3512_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:337" *)
  wire _3513_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:337" *)
  wire _3514_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:356" *)
  wire _3515_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:356" *)
  wire _3516_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:356" *)
  wire _3517_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:356" *)
  wire _3518_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:385" *)
  wire _3519_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:196" *)
  wire _3520_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *)
  wire _3521_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:337" *)
  wire _3522_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:122" *)
  wire _3523_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:143" *)
  wire _3524_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:328" *)
  wire _3525_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:329" *)
  wire [3:0] _3526_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:356" *)
  wire _3527_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:421" *)
  wire _3528_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:423" *)
  wire _3529_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:309" *)
  wire _3530_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:310" *)
  wire _3531_;
  wire [31:0] _3532_;
  wire [31:0] _3533_;
  wire [31:0] _3534_;
  wire [31:0] _3535_;
  wire [31:0] _3536_;
  wire [31:0] _3537_;
  wire [31:0] _3538_;
  wire [31:0] _3539_;
  wire [31:0] _3540_;
  wire [31:0] _3541_;
  wire [31:0] _3542_;
  wire [31:0] _3543_;
  wire [31:0] _3544_;
  wire [31:0] _3545_;
  wire [31:0] _3546_;
  wire _3547_;
  wire _3548_;
  wire _3549_;
  wire _3550_;
  wire [31:0] _3551_;
  wire [31:0] _3552_;
  wire [31:0] _3553_;
  wire [31:0] _3554_;
  wire [31:0] _3555_;
  wire _3556_;
  wire _3557_;
  wire _3558_;
  wire _3559_;
  wire _3560_;
  wire _3561_;
  wire _3562_;
  wire _3563_;
  wire _3564_;
  wire _3565_;
  wire _3566_;
  wire _3567_;
  wire _3568_;
  wire _3569_;
  wire _3570_;
  wire _3571_;
  wire _3572_;
  wire _3573_;
  wire [3:0] _3574_;
  wire [3:0] _3575_;
  wire _3576_;
  wire _3577_;
  wire [31:0] _3578_;
  wire [31:0] _3579_;
  wire [31:0] _3580_;
  wire [31:0] _3581_;
  wire [3:0] _3582_;
  wire _3583_;
  wire _3584_;
  wire _3585_;
  wire _3586_;
  wire [3:0] _3587_;
  wire [3:0] _3588_;
  wire [31:0] _3589_;
  wire _3590_;
  wire _3591_;
  wire _3592_;
  wire _3593_;
  wire [31:0] _3594_;
  wire [31:0] _3595_;
  wire [3:0] _3596_;
  wire [3:0] _3597_;
  wire [31:0] _3598_;
  wire [31:0] _3599_;
  wire [3:0] _3600_;
  wire _3601_;
  wire [3:0] _3602_;
  wire [31:0] _3603_;
  wire _3604_;
  wire [31:0] _3605_;
  wire [3:0] _3606_;
  wire [31:0] _3607_;
  wire _3608_;
  wire [31:0] _3609_;
  wire _3610_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:121" *)
  wire _3611_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *)
  wire _3612_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:356" *)
  wire _3613_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:434" *)
  wire [5:0] _3614_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:434" *)
  wire [5:0] _3615_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:434" *)
  wire [5:0] _3616_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:434" *)
  wire [5:0] _3617_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:434" *)
  wire [5:0] _3618_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:482" *)
  wire [1:0] _3619_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:482" *)
  wire [35:0] _3620_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:482" *)
  wire [35:0] _3621_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:482" *)
  wire _3622_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:482" *)
  wire _3623_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:500" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _3624_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:505" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _3625_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:509" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _3626_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:497" *)
  wire _3627_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:504" *)
  wire _3628_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:508" *)
  wire _3629_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:508" *)
  wire _3630_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:508" *)
  wire _3631_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:511" *)
  wire _3632_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:511" *)
  wire _3633_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:511" *)
  wire _3634_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:508" *)
  wire _3635_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:511" *)
  wire _3636_;
  wire _3637_;
  wire [1:0] _3638_;
  wire [35:0] _3639_;
  wire [35:0] _3640_;
  wire _3641_;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:512" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _3642_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:117" *)
  wire _3643_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:117" *)
  wire [32:0] _3644_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:117" *)
  wire [32:0] _3645_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:146" *)
  wire [31:0] _3646_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:152" *)
  wire [31:0] _3647_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:95" *)
  wire [32:0] _3648_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:105" *)
  wire [32:0] _3649_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:107" *)
  wire [31:0] _3650_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:109" *)
  wire [31:0] _3651_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:130" *)
  wire [31:0] _3652_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:89" *)
  wire [31:0] _3653_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:90" *)
  wire [31:0] _3654_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:91" *)
  wire [31:0] _3655_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:92" *)
  wire [31:0] _3656_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:97" *)
  wire [31:0] _3657_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:99" *)
  wire [31:0] _3658_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:107" *)
  wire _3659_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:109" *)
  wire _3660_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:130" *)
  wire _3661_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:89" *)
  wire _3662_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:90" *)
  wire _3663_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:91" *)
  wire _3664_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:92" *)
  wire _3665_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:97" *)
  wire _3666_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:99" *)
  wire _3667_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:126" *)
  wire _3668_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:90" *)
  wire _3669_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:91" *)
  wire _3670_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:130" *)
  wire _3671_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:149" *)
  wire _3672_;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:155" *)
  wire _3673_;
  wire _3674_;
  wire [32:0] _3675_;
  wire [32:0] _3676_;
  wire [32:0] _3677_;
  wire [32:0] _3678_;
  (* src = "./riscv_core.v:124" *)
  reg [31:0] branch_csr_pc_w;
  (* src = "./riscv_core.v:104" *)
  reg branch_csr_request_w;
  (* src = "./riscv_core.v:195" *)
  wire [31:0] branch_d_exec_pc_w;
  (* src = "./riscv_core.v:143" *)
  wire branch_d_exec_request_w;
  (* src = "./riscv_core.v:135" *)
  wire [31:0] branch_pc_w;
  (* src = "./riscv_core.v:120" *)
  wire branch_request_w;
  (* src = "./riscv_core.v:62" *)
  input clk_i;
  (* src = "./riscv_core.v:75" *)
  input [31:0] cpu_id_i;
  (* src = "./riscv_core.v:113" *)
  wire csr_opcode_invalid_w;
  (* src = "./riscv_core.v:204" *)
  wire [31:0] csr_opcode_opcode_w;
  (* src = "./riscv_core.v:121" *)
  wire [31:0] csr_opcode_pc_w;
  (* src = "./riscv_core.v:170" *)
  wire [31:0] csr_opcode_ra_operand_w;
  (* src = "./riscv_core.v:101" *)
  wire [31:0] csr_opcode_rb_operand_w;
  (* src = "./riscv_core.v:103" *)
  wire csr_opcode_valid_w;
  (* src = "./riscv_core.v:123" *)
  reg [5:0] csr_result_e1_exception_w;
  (* src = "./riscv_core.v:194" *)
  reg [31:0] csr_result_e1_value_w;
  (* src = "./riscv_core.v:183" *)
  reg [31:0] csr_result_e1_wdata_w;
  (* src = "./riscv_core.v:203" *)
  reg csr_result_e1_write_w;
  (* src = "./riscv_core.v:117" *)
  reg [31:0] csr_writeback_exception_addr_w;
  (* src = "./riscv_core.v:219" *)
  reg [31:0] csr_writeback_exception_pc_w;
  (* src = "./riscv_core.v:114" *)
  reg [5:0] csr_writeback_exception_w;
  (* src = "./riscv_core.v:191" *)
  reg [31:0] csr_writeback_wdata_w;
  (* src = "./riscv_core.v:192" *)
  reg csr_writeback_write_w;
  (* src = "./riscv_core.v:160" *)
  wire div_opcode_valid_w;
  (* src = "./riscv_core.v:133" *)
  wire exec_hold_w;
  (* src = "./riscv_core.v:210" *)
  wire exec_opcode_valid_w;
  (* src = "./riscv_core.v:98" *)
  wire fetch_accept_w;
  (* src = "./riscv_core.v:146" *)
  wire fetch_dec_fault_fetch_w;
  (* src = "./riscv_core.v:131" *)
  wire fetch_dec_fault_page_w;
  (* src = "./riscv_core.v:202" *)
  wire [31:0] fetch_dec_instr_w;
  (* src = "./riscv_core.v:147" *)
  wire fetch_dec_valid_w;
  (* src = "./riscv_core.v:175" *)
  wire fetch_instr_branch_w;
  (* src = "./riscv_core.v:200" *)
  wire fetch_instr_csr_w;
  (* src = "./riscv_core.v:205" *)
  wire fetch_instr_div_w;
  (* src = "./riscv_core.v:134" *)
  wire fetch_instr_invalid_w;
  (* src = "./riscv_core.v:167" *)
  wire fetch_instr_lsu_w;
  (* src = "./riscv_core.v:115" *)
  wire fetch_instr_mul_w;
  (* src = "./riscv_core.v:208" *)
  wire fetch_instr_rd_valid_w;
  (* src = "./riscv_core.v:188" *)
  reg ifence_w;
  (* src = "./riscv_core.v:164" *)
  wire interrupt_inhibit_w;
  (* src = "./riscv_core.v:73" *)
  input intr_i;
  (* src = "./riscv_core.v:201" *)
  wire lsu_opcode_valid_w;
  (* src = "./riscv_core.v:138" *)
  wire lsu_stall_w;
  (* src = "./riscv_core.v:65" *)
  input mem_d_accept_i;
  (* src = "./riscv_core.v:66" *)
  input mem_d_ack_i;
  (* src = "./riscv_core.v:78" *)
  output [31:0] mem_d_addr_o;
  (* src = "./riscv_core.v:82" *)
  output mem_d_cacheable_o;
  reg mem_d_cacheable_o;
  (* src = "./riscv_core.v:64" *)
  input [31:0] mem_d_data_rd_i;
  (* src = "./riscv_core.v:79" *)
  output [31:0] mem_d_data_wr_o;
  reg [31:0] mem_d_data_wr_o;
  (* src = "./riscv_core.v:67" *)
  input mem_d_error_i;
  (* src = "./riscv_core.v:86" *)
  output mem_d_flush_o;
  reg mem_d_flush_o;
  (* src = "./riscv_core.v:84" *)
  output mem_d_invalidate_o;
  reg mem_d_invalidate_o;
  (* src = "./riscv_core.v:80" *)
  output mem_d_rd_o;
  (* src = "./riscv_core.v:83" *)
  output [10:0] mem_d_req_tag_o;
  (* src = "./riscv_core.v:68" *)
  input [10:0] mem_d_resp_tag_i;
  (* src = "./riscv_core.v:81" *)
  output [3:0] mem_d_wr_o;
  (* src = "./riscv_core.v:85" *)
  output mem_d_writeback_o;
  reg mem_d_writeback_o;
  (* src = "./riscv_core.v:69" *)
  input mem_i_accept_i;
  (* src = "./riscv_core.v:71" *)
  input mem_i_error_i;
  (* src = "./riscv_core.v:88" *)
  output mem_i_flush_o;
  (* src = "./riscv_core.v:72" *)
  input [31:0] mem_i_inst_i;
  (* src = "./riscv_core.v:89" *)
  output mem_i_invalidate_o;
  (* src = "./riscv_core.v:90" *)
  output [31:0] mem_i_pc_o;
  (* src = "./riscv_core.v:87" *)
  output mem_i_rd_o;
  (* src = "./riscv_core.v:70" *)
  input mem_i_valid_i;
  (* src = "./riscv_core.v:109" *)
  wire mul_opcode_valid_w;
  (* src = "./riscv_core.v:74" *)
  input [31:0] reset_vector_i;
  (* src = "./riscv_core.v:63" *)
  input rst_i;
  (* src = "./riscv_core.v:193" *)
  reg take_interrupt_w;
  (* src = "./riscv_core.v:406|./riscv_csr.v:127" *)
  wire \u_csr.clr_r ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:161" *)
  wire \u_csr.csr_branch_w ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:159" *)
  wire [31:0] \u_csr.csr_rdata_w ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:162" *)
  wire [31:0] \u_csr.csr_target_w ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:125" *)
  wire \u_csr.csr_write_r ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:110" *)
  wire \u_csr.csrrc_w ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:113" *)
  wire \u_csr.csrrci_w ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:109" *)
  wire \u_csr.csrrs_w ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:112" *)
  wire \u_csr.csrrsi_w ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:108" *)
  wire \u_csr.csrrw_w ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:111" *)
  wire \u_csr.csrrwi_w ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:122" *)
  reg [1:0] \u_csr.current_priv_w ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:130" *)
  wire [31:0] \u_csr.data_r ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:217" *)
  wire \u_csr.eret_fault_w ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:106" *)
  wire \u_csr.eret_w ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:117" *)
  wire \u_csr.ifence_w ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:164" *)
  wire [31:0] \u_csr.interrupt_w ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:319" *)
  reg \u_csr.reset_q ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:150" *)
  wire \u_csr.satp_update_w ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:126" *)
  wire \u_csr.set_r ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:116" *)
  wire \u_csr.sfence_w ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:165" *)
  reg [31:0] \u_csr.status_reg_w ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:172" *)
  wire \u_csr.u_csrfile.buffer_mip_w ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:97" *)
  reg [31:0] \u_csr.u_csrfile.csr_mcause_q ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:225" *)
  wire [31:0] \u_csr.u_csrfile.csr_mcause_r ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:104" *)
  reg [31:0] \u_csr.u_csrfile.csr_mcycle_h_q ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:103" *)
  reg [31:0] \u_csr.u_csrfile.csr_mcycle_q ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:232" *)
  wire [31:0] \u_csr.u_csrfile.csr_mcycle_r ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:96" *)
  reg [31:0] \u_csr.u_csrfile.csr_mepc_q ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:224" *)
  wire [31:0] \u_csr.u_csrfile.csr_mepc_r ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:110" *)
  (* unused_bits = "0 1 2 3 4 5 6 8 9 10 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  reg [31:0] \u_csr.u_csrfile.csr_mideleg_q ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:101" *)
  reg [31:0] \u_csr.u_csrfile.csr_mie_q ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:230" *)
  wire [31:0] \u_csr.u_csrfile.csr_mie_r ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:239" *)
  reg [31:0] \u_csr.u_csrfile.csr_mip_next_q ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:240" *)
  wire [31:0] \u_csr.u_csrfile.csr_mip_next_r ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:100" *)
  reg [31:0] \u_csr.u_csrfile.csr_mip_q ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:229" *)
  wire [31:0] \u_csr.u_csrfile.csr_mip_r ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:162" *)
  reg \u_csr.u_csrfile.csr_mip_upd_q ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:105" *)
  reg [31:0] \u_csr.u_csrfile.csr_mscratch_q ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:233" *)
  wire [31:0] \u_csr.u_csrfile.csr_mscratch_r ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:108" *)
  reg \u_csr.u_csrfile.csr_mtime_ie_q ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:235" *)
  wire \u_csr.u_csrfile.csr_mtime_ie_r ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:107" *)
  reg [31:0] \u_csr.u_csrfile.csr_mtimecmp_q ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:234" *)
  wire [31:0] \u_csr.u_csrfile.csr_mtimecmp_r ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:106" *)
  reg [31:0] \u_csr.u_csrfile.csr_mtval_q ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:226" *)
  wire [31:0] \u_csr.u_csrfile.csr_mtval_r ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:99" *)
  reg [31:0] \u_csr.u_csrfile.csr_mtvec_q ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:228" *)
  wire [31:0] \u_csr.u_csrfile.csr_mtvec_r ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:113" *)
  reg [31:0] \u_csr.u_csrfile.csr_sepc_q ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:227" *)
  wire [31:0] \u_csr.u_csrfile.csr_sr_r ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:114" *)
  reg [31:0] \u_csr.u_csrfile.csr_stvec_q ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:72" *)
  wire [11:0] \u_csr.u_csrfile.csr_waddr_i ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:123" *)
  wire [31:0] \u_csr.u_csrfile.irq_pending_r ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:152" *)
  reg [1:0] \u_csr.u_csrfile.irq_priv_q ;
  (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:250" *)
  wire \u_csr.u_csrfile.is_exception_w ;
  (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:46" *)
  wire \u_decode.u_dec.fetch_fault_i ;
  (* src = "./riscv_core.v:476|./riscv_divider.v:96" *)
  reg \u_div.div_busy_q ;
  (* src = "./riscv_core.v:476|./riscv_divider.v:100" *)
  wire \u_div.div_complete_w ;
  (* src = "./riscv_core.v:476|./riscv_divider.v:95" *)
  reg \u_div.div_inst_q ;
  (* src = "./riscv_core.v:476|./riscv_divider.v:89" *)
  wire \u_div.div_operation_w ;
  (* src = "./riscv_core.v:476|./riscv_divider.v:83" *)
  wire \u_div.div_rem_inst_w ;
  (* src = "./riscv_core.v:476|./riscv_divider.v:151" *)
  wire [31:0] \u_div.div_result_r ;
  (* src = "./riscv_core.v:476|./riscv_divider.v:99" *)
  wire \u_div.div_start_w ;
  (* src = "./riscv_core.v:476|./riscv_divider.v:91" *)
  reg [31:0] \u_div.dividend_q ;
  (* src = "./riscv_core.v:476|./riscv_divider.v:92" *)
  reg [62:0] \u_div.divisor_q ;
  (* src = "./riscv_core.v:476|./riscv_divider.v:97" *)
  reg \u_div.invert_res_q ;
  (* src = "./riscv_core.v:476|./riscv_divider.v:94" *)
  reg [31:0] \u_div.q_mask_q ;
  (* src = "./riscv_core.v:476|./riscv_divider.v:93" *)
  reg [31:0] \u_div.quotient_q ;
  (* src = "./riscv_core.v:476|./riscv_divider.v:88" *)
  wire \u_div.signed_operation_w ;
  (* src = "./riscv_core.v:476|./riscv_divider.v:72" *)
  reg \u_div.valid_q ;
  (* src = "./riscv_core.v:476|./riscv_divider.v:73" *)
  reg [31:0] \u_div.wb_result_q ;
  (* src = "./riscv_core.v:224|./riscv_exec.v:101" *)
  wire [3:0] \u_exec.alu_func_r ;
  (* src = "./riscv_core.v:224|./riscv_exec.v:102" *)
  wire [31:0] \u_exec.alu_input_a_r ;
  (* src = "./riscv_core.v:224|./riscv_exec.v:103" *)
  wire [31:0] \u_exec.alu_input_b_r ;
  (* src = "./riscv_core.v:224|./riscv_exec.v:247" *)
  wire [31:0] \u_exec.alu_p_w ;
  (* src = "./riscv_core.v:224|./riscv_exec.v:308" *)
  wire \u_exec.branch_r ;
  (* src = "./riscv_core.v:224|./riscv_exec.v:309" *)
  wire \u_exec.branch_taken_r ;
  (* src = "./riscv_core.v:224|./riscv_exec.v:260" *)
  reg [31:0] \u_exec.result_q ;
  (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:73" *)
  wire [31:0] \u_exec.u_alu.sub_res_w ;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:91" *)
  reg \u_fetch.active_q ;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:192" *)
  reg \u_fetch.branch_d_q ;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:100" *)
  reg [31:0] \u_fetch.branch_pc_q ;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:99" *)
  reg \u_fetch.branch_q ;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:179" *)
  wire \u_fetch.fetch_resp_drop_w ;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:93" *)
  wire \u_fetch.icache_busy_w ;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:151" *)
  reg \u_fetch.icache_fetch_q ;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:152" *)
  reg \u_fetch.icache_invalidate_q ;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:177" *)
  reg [31:0] \u_fetch.icache_pc_w ;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:175" *)
  reg [31:0] \u_fetch.pc_d_q ;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:236" *)
  reg [65:0] \u_fetch.skid_buffer_q ;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:237" *)
  reg \u_fetch.skid_valid_q ;
  (* src = "./riscv_core.v:606|./riscv_fetch.v:94" *)
  wire \u_fetch.stall_w ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:336" *)
  reg \u_issue.csr_pending_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:335" *)
  reg \u_issue.div_pending_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:235" *)
  wire [5:0] \u_issue.issue_fault_w ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:425" *)
  wire [31:0] \u_issue.issue_ra_value_w ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:426" *)
  wire [31:0] \u_issue.issue_rb_value_w ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:206" *)
  wire \u_issue.opcode_accept_r ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:178" *)
  wire \u_issue.opcode_valid_w ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:226" *)
  wire \u_issue.pipe_csr_wb_w ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:230" *)
  reg [31:0] \u_issue.pipe_opc_wb_w ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:216" *)
  reg [31:0] \u_issue.pipe_opcode_e1_w ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:215" *)
  reg [31:0] \u_issue.pipe_pc_e1_w ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:213" *)
  wire [4:0] \u_issue.pipe_rd_e1_w ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:222" *)
  wire [4:0] \u_issue.pipe_rd_e2_w ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:227" *)
  wire [4:0] \u_issue.pipe_rd_wb_w ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:223" *)
  wire [31:0] \u_issue.pipe_result_e2_w ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:203" *)
  wire \u_issue.pipe_squash_e1_e2_w ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:225" *)
  wire \u_issue.pipe_valid_wb_w ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:138" *)
  wire \u_issue.u_pipe_ctrl.branch_misaligned_w ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:235" *)
  reg [31:0] \u_issue.u_pipe_ctrl.csr_wdata_e2_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:234" *)
  reg \u_issue.u_pipe_ctrl.csr_wr_e2_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:158" *)
  reg [9:0] \u_issue.u_pipe_ctrl.ctrl_e1_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:233" *)
  reg [9:0] \u_issue.u_pipe_ctrl.ctrl_e2_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:359" *)
  reg [9:0] \u_issue.u_pipe_ctrl.ctrl_wb_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:164" *)
  reg [5:0] \u_issue.u_pipe_ctrl.exception_e1_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:242" *)
  reg [5:0] \u_issue.u_pipe_ctrl.exception_e2_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:334" *)
  wire [5:0] \u_issue.u_pipe_ctrl.exception_e2_r ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:97" *)
  wire \u_issue.u_pipe_ctrl.mem_complete_i ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:99" *)
  wire [5:0] \u_issue.u_pipe_ctrl.mem_exception_e2_i ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:98" *)
  wire [31:0] \u_issue.u_pipe_ctrl.mem_result_e2_i ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:100" *)
  wire [31:0] \u_issue.u_pipe_ctrl.mul_result_e2_i ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:239" *)
  reg [31:0] \u_issue.u_pipe_ctrl.opcode_e2_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:237" *)
  reg [31:0] \u_issue.u_pipe_ctrl.pc_e2_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:236" *)
  reg [31:0] \u_issue.u_pipe_ctrl.result_e2_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:345" *)
  reg \u_issue.u_pipe_ctrl.squash_e1_e2_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:137" *)
  wire \u_issue.u_pipe_ctrl.squash_e1_e2_w ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:157" *)
  reg \u_issue.u_pipe_ctrl.valid_e1_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:232" *)
  reg \u_issue.u_pipe_ctrl.valid_e2_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:312" *)
  wire \u_issue.u_pipe_ctrl.valid_e2_w ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:358" *)
  reg \u_issue.u_pipe_ctrl.valid_wb_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:102" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r10_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:103" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r11_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:104" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r12_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:105" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r13_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:106" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r14_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:107" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r15_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:108" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r16_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:109" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r17_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:110" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r18_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:111" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r19_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:93" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r1_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:112" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r20_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:113" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r21_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:114" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r22_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:115" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r23_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:116" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r24_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:117" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r25_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:118" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r26_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:119" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r27_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:120" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r28_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:121" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r29_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:94" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r2_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:122" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r30_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:123" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r31_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:95" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r3_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:96" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r4_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:97" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r5_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:98" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r6_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:99" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r7_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:100" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r8_q ;
  (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:101" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r9_q ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:123" *)
  wire \u_lsu.complete_err_e2_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:122" *)
  wire \u_lsu.complete_ok_e2_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:253" *)
  wire \u_lsu.dcache_flush_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:255" *)
  wire \u_lsu.dcache_invalidate_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:254" *)
  wire \u_lsu.dcache_writeback_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:134" *)
  wire \u_lsu.delay_lsu_e2_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:420" *)
  wire \u_lsu.fault_load_align_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:422" *)
  wire \u_lsu.fault_load_bus_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:424" *)
  wire \u_lsu.fault_load_page_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:421" *)
  wire \u_lsu.fault_store_align_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:423" *)
  wire \u_lsu.fault_store_bus_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:425" *)
  wire \u_lsu.fault_store_page_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:121" *)
  wire \u_lsu.issue_lsu_e1_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:149" *)
  wire \u_lsu.load_inst_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:156" *)
  wire \u_lsu.load_signed_inst_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:100" *)
  reg [31:0] \u_lsu.mem_addr_q ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:174" *)
  wire [31:0] \u_lsu.mem_addr_r ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:176" *)
  wire [31:0] \u_lsu.mem_data_r ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:111" *)
  reg \u_lsu.mem_load_q ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:114" *)
  reg \u_lsu.mem_ls_q ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:102" *)
  reg \u_lsu.mem_rd_q ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:177" *)
  wire \u_lsu.mem_rd_r ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:108" *)
  reg \u_lsu.mem_unaligned_e1_q ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:109" *)
  reg \u_lsu.mem_unaligned_e2_q ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:175" *)
  wire \u_lsu.mem_unaligned_r ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:103" *)
  reg [3:0] \u_lsu.mem_wr_q ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:178" *)
  wire [3:0] \u_lsu.mem_wr_r ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:112" *)
  reg \u_lsu.mem_xb_q ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:113" *)
  reg \u_lsu.mem_xh_q ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:119" *)
  reg \u_lsu.pending_lsu_e2_q ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:164" *)
  wire \u_lsu.req_lb_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:165" *)
  wire \u_lsu.req_lh_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:167" *)
  wire \u_lsu.req_sb_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:172" *)
  wire \u_lsu.req_sh_lh_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:168" *)
  wire \u_lsu.req_sh_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:171" *)
  wire \u_lsu.req_sw_lw_w ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:460" *)
  wire \u_lsu.u_lsu_request.accept_o ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:475" *)
  reg [1:0] \u_lsu.u_lsu_request.count_q ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:459" *)
  wire [35:0] \u_lsu.u_lsu_request.data_out_o ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:456" *)
  wire \u_lsu.u_lsu_request.pop_i ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:455" *)
  wire \u_lsu.u_lsu_request.push_i ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:438" *)
  reg [35:0] \u_lsu.u_lsu_request.ram_q[0] ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:438" *)
  reg [35:0] \u_lsu.u_lsu_request.ram_q[1] ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:473" *)
  reg \u_lsu.u_lsu_request.rd_ptr_q ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:461" *)
  wire \u_lsu.u_lsu_request.valid_o ;
  (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:474" *)
  reg \u_lsu.u_lsu_request.wr_ptr_q ;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:79" *)
  reg \u_mul.mulhi_sel_e1_q ;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:89" *)
  wire \u_mul.mult_inst_w ;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:84" *)
  (* unused_bits = "64" *)
  wire [64:0] \u_mul.mult_result_w ;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:77" *)
  reg [32:0] \u_mul.operand_a_e1_q ;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:86" *)
  wire [32:0] \u_mul.operand_a_r ;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:78" *)
  reg [32:0] \u_mul.operand_b_e1_q ;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:85" *)
  wire [32:0] \u_mul.operand_b_r ;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:74" *)
  reg [31:0] \u_mul.result_e2_q ;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:75" *)
  reg [31:0] \u_mul.result_e3_q ;
  (* src = "./riscv_core.v:454|./riscv_multiplier.v:87" *)
  wire [31:0] \u_mul.result_r ;
  assign _0008_ = 6'h18 + (* src = "./riscv_core.v:406|./riscv_csr.v:240" *) { 4'h0, \u_csr.current_priv_w  };
  assign _0009_ = 6'h30 + (* src = "./riscv_core.v:406|./riscv_csr.v:245" *) { 4'h0, csr_opcode_opcode_w[29:28] };
  assign _0010_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:406|./riscv_csr.v:106" *) 32'd3489660927;
  assign _0011_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:406|./riscv_csr.v:108" *) 32'd28799;
  assign _0012_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:406|./riscv_csr.v:109" *) 32'd28799;
  assign _0013_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:406|./riscv_csr.v:110" *) 32'd28799;
  assign _0014_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:406|./riscv_csr.v:111" *) 32'd28799;
  assign _0015_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:406|./riscv_csr.v:112" *) 32'd28799;
  assign _0016_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:406|./riscv_csr.v:113" *) 32'd28799;
  assign _0017_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:406|./riscv_csr.v:116" *) 32'd4261445631;
  assign _0018_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:406|./riscv_csr.v:117" *) 32'd28799;
  assign _0019_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:406|./riscv_csr.v:239" *) 32'd4294967295;
  assign _0020_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:406|./riscv_csr.v:244" *) 32'd3489660927;
  assign _0021_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:406|./riscv_csr.v:246" *) 32'd4294967295;
  assign _0022_ = \u_csr.csr_rdata_w  & (* src = "./riscv_core.v:406|./riscv_csr.v:262" *) _0050_;
  assign _0007_ = _0070_ & (* src = "./riscv_core.v:406|./riscv_csr.v:286" *) _0051_;
  assign _0023_ = _0010_ == (* src = "./riscv_core.v:406|./riscv_csr.v:106" *) 32'd2097267;
  assign _0024_ = _0011_ == (* src = "./riscv_core.v:406|./riscv_csr.v:108" *) 32'd4211;
  assign _0025_ = _0012_ == (* src = "./riscv_core.v:406|./riscv_csr.v:109" *) 32'd8307;
  assign _0026_ = _0013_ == (* src = "./riscv_core.v:406|./riscv_csr.v:110" *) 32'd12403;
  assign _0027_ = _0014_ == (* src = "./riscv_core.v:406|./riscv_csr.v:111" *) 32'd20595;
  assign _0028_ = _0015_ == (* src = "./riscv_core.v:406|./riscv_csr.v:112" *) 32'd24691;
  assign _0029_ = _0016_ == (* src = "./riscv_core.v:406|./riscv_csr.v:113" *) 32'd28787;
  assign _0030_ = _0017_ == (* src = "./riscv_core.v:406|./riscv_csr.v:116" *) 32'd301990003;
  assign _0031_ = _0018_ == (* src = "./riscv_core.v:406|./riscv_csr.v:117" *) 32'd4111;
  assign _0032_ = csr_opcode_opcode_w[31:20] == (* src = "./riscv_core.v:406|./riscv_csr.v:150" *) 12'h180;
  assign _0033_ = _0019_ == (* src = "./riscv_core.v:406|./riscv_csr.v:239" *) 32'd115;
  assign _0034_ = _0020_ == (* src = "./riscv_core.v:406|./riscv_csr.v:244" *) 32'd2097267;
  assign _0035_ = _0021_ == (* src = "./riscv_core.v:406|./riscv_csr.v:246" *) 32'd1048691;
  assign \u_csr.eret_w  = csr_opcode_valid_w && (* src = "./riscv_core.v:406|./riscv_csr.v:106" *) _0023_;
  assign \u_csr.csrrw_w  = csr_opcode_valid_w && (* src = "./riscv_core.v:406|./riscv_csr.v:108" *) _0024_;
  assign \u_csr.csrrs_w  = csr_opcode_valid_w && (* src = "./riscv_core.v:406|./riscv_csr.v:109" *) _0025_;
  assign \u_csr.csrrc_w  = csr_opcode_valid_w && (* src = "./riscv_core.v:406|./riscv_csr.v:110" *) _0026_;
  assign \u_csr.csrrwi_w  = csr_opcode_valid_w && (* src = "./riscv_core.v:406|./riscv_csr.v:111" *) _0027_;
  assign \u_csr.csrrsi_w  = csr_opcode_valid_w && (* src = "./riscv_core.v:406|./riscv_csr.v:112" *) _0028_;
  assign \u_csr.csrrci_w  = csr_opcode_valid_w && (* src = "./riscv_core.v:406|./riscv_csr.v:113" *) _0029_;
  assign \u_csr.sfence_w  = csr_opcode_valid_w && (* src = "./riscv_core.v:406|./riscv_csr.v:116" *) _0030_;
  assign \u_csr.ifence_w  = csr_opcode_valid_w && (* src = "./riscv_core.v:406|./riscv_csr.v:117" *) _0031_;
  assign _0036_ = csr_opcode_valid_w && (* src = "./riscv_core.v:406|./riscv_csr.v:150" *) _0040_;
  assign _0037_ = _0036_ && (* src = "./riscv_core.v:406|./riscv_csr.v:150" *) \u_csr.csr_write_r ;
  assign \u_csr.satp_update_w  = _0037_ && (* src = "./riscv_core.v:406|./riscv_csr.v:150" *) _0032_;
  assign \u_csr.eret_fault_w  = \u_csr.eret_w  && (* src = "./riscv_core.v:406|./riscv_csr.v:217" *) _0047_;
  assign _0038_ = _0041_ && (* src = "./riscv_core.v:406|./riscv_csr.v:229" *) _0049_;
  assign _0039_ = \u_csr.set_r  && (* src = "./riscv_core.v:406|./riscv_csr.v:257" *) \u_csr.clr_r ;
  assign _0040_ = \u_csr.set_r  || (* src = "./riscv_core.v:406|./riscv_csr.v:150" *) \u_csr.clr_r ;
  assign _0041_ = \u_csr.set_r  || (* src = "./riscv_core.v:406|./riscv_csr.v:229" *) \u_csr.clr_r ;
  assign _0042_ = csr_opcode_invalid_w || (* src = "./riscv_core.v:406|./riscv_csr.v:233" *) 1'h0;
  assign _0043_ = _0042_ || (* src = "./riscv_core.v:406|./riscv_csr.v:233" *) \u_csr.eret_fault_w ;
  assign _0044_ = csr_opcode_invalid_w || (* src = "./riscv_core.v:406|./riscv_csr.v:248" *) 1'h0;
  assign _0045_ = \u_csr.satp_update_w  || (* src = "./riscv_core.v:406|./riscv_csr.v:251" *) \u_csr.ifence_w ;
  assign _0046_ = _0045_ || (* src = "./riscv_core.v:406|./riscv_csr.v:251" *) \u_csr.sfence_w ;
  assign _0047_ = \u_csr.current_priv_w  < (* src = "./riscv_core.v:406|./riscv_csr.v:217" *) csr_opcode_opcode_w[29:28];
  assign _0048_ = csr_opcode_opcode_w[19:15] != (* src = "./riscv_core.v:406|./riscv_csr.v:139" *) 5'h00;
  assign _0049_ = ~ (* src = "./riscv_core.v:406|./riscv_csr.v:229" *) 1'h0;
  assign _0050_ = ~ (* src = "./riscv_core.v:406|./riscv_csr.v:262" *) \u_csr.data_r ;
  assign _0051_ = ~ (* src = "./riscv_core.v:406|./riscv_csr.v:286" *) interrupt_inhibit_w;
  assign _0052_ = \u_csr.csrrw_w  | (* src = "./riscv_core.v:406|./riscv_csr.v:134" *) \u_csr.csrrs_w ;
  assign _0053_ = _0052_ | (* src = "./riscv_core.v:406|./riscv_csr.v:134" *) \u_csr.csrrwi_w ;
  assign \u_csr.set_r  = _0053_ | (* src = "./riscv_core.v:406|./riscv_csr.v:134" *) \u_csr.csrrsi_w ;
  assign _0054_ = \u_csr.csrrw_w  | (* src = "./riscv_core.v:406|./riscv_csr.v:135" *) \u_csr.csrrc_w ;
  assign _0055_ = _0054_ | (* src = "./riscv_core.v:406|./riscv_csr.v:135" *) \u_csr.csrrwi_w ;
  assign \u_csr.clr_r  = _0055_ | (* src = "./riscv_core.v:406|./riscv_csr.v:135" *) \u_csr.csrrci_w ;
  assign _0056_ = _0048_ | (* src = "./riscv_core.v:406|./riscv_csr.v:139" *) \u_csr.csrrw_w ;
  assign \u_csr.csr_write_r  = _0056_ | (* src = "./riscv_core.v:406|./riscv_csr.v:139" *) \u_csr.csrrwi_w ;
  assign _0057_ = \u_csr.csrrwi_w  | (* src = "./riscv_core.v:406|./riscv_csr.v:142" *) \u_csr.csrrsi_w ;
  assign _0058_ = _0057_ | (* src = "./riscv_core.v:406|./riscv_csr.v:143" *) \u_csr.csrrci_w ;
  assign _0059_ = \u_csr.csr_rdata_w  | (* src = "./riscv_core.v:406|./riscv_csr.v:260" *) \u_csr.data_r ;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      branch_csr_request_w <= 1'h0;
    else
      branch_csr_request_w <= _0000_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      branch_csr_pc_w <= 32'd0;
    else
      branch_csr_pc_w <= _0001_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.reset_q  <= 1'h1;
    else
      \u_csr.reset_q  <= _0006_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      ifence_w <= 1'h0;
    else
      ifence_w <= \u_csr.ifence_w ;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      take_interrupt_w <= 1'h0;
    else
      take_interrupt_w <= _0007_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      csr_result_e1_write_w <= 1'h0;
    else
      csr_result_e1_write_w <= _0005_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      csr_result_e1_value_w <= 32'd0;
    else
      csr_result_e1_value_w <= _0004_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      csr_result_e1_wdata_w <= 32'd0;
    else
      csr_result_e1_wdata_w <= _0002_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      csr_result_e1_exception_w <= 6'h00;
    else
      csr_result_e1_exception_w <= _0003_;
  assign _0006_ = \u_csr.reset_q  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:328" *) 1'h0 : \u_csr.reset_q ;
  assign _0001_ = \u_csr.reset_q  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:328" *) reset_vector_i : \u_csr.csr_target_w ;
  assign _0000_ = \u_csr.reset_q  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:328" *) 1'h1 : \u_csr.csr_branch_w ;
  assign _0060_ = _0046_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:251" *) 6'h34 : 6'h00;
  assign _0061_ = _0044_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:248" *) 6'h12 : _0060_;
  assign _0062_ = _0035_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:246" *) 6'h13 : _0061_;
  assign _0063_ = _0034_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:244" *) _0009_ : _0062_;
  assign _0064_ = \u_csr.eret_fault_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:242" *) 6'h12 : _0063_;
  assign _0065_ = _0033_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:239" *) _0008_ : _0064_;
  assign _0003_ = csr_opcode_valid_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:227" *) _0065_ : 6'h00;
  assign _0066_ = \u_csr.clr_r  ? (* src = "./riscv_core.v:406|./riscv_csr.v:261" *) _0022_ : csr_result_e1_wdata_w;
  assign _0067_ = \u_csr.set_r  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:259" *) _0059_ : _0066_;
  assign _0068_ = _0039_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:257" *) \u_csr.data_r  : _0067_;
  assign _0002_ = csr_opcode_valid_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:227" *) _0068_ : 32'd0;
  assign _0069_ = _0043_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:233" *) csr_opcode_opcode_w : \u_csr.csr_rdata_w ;
  assign _0004_ = csr_opcode_valid_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:227" *) _0069_ : 32'd0;
  assign _0005_ = csr_opcode_valid_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:227" *) _0038_ : 1'h0;
  assign _0070_ = | (* src = "./riscv_core.v:406|./riscv_csr.v:286" *) \u_csr.interrupt_w ;
  assign \u_csr.data_r  = _0058_ ? (* src = "./riscv_core.v:406|./riscv_csr.v:144" *) { 27'h0000000, csr_opcode_opcode_w[19:15] } : csr_opcode_ra_operand_w;
  assign \u_csr.u_csrfile.csr_waddr_i  = csr_writeback_write_w ? (* src = "./riscv_core.v:406|./riscv_csr.v:192" *) \u_issue.pipe_opc_wb_w [31:20] : 12'h000;
  assign \u_csr.u_csrfile.csr_mcycle_r  = \u_csr.u_csrfile.csr_mcycle_q  + (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:266" *) 32'd1;
  assign _0150_ = \u_csr.u_csrfile.csr_mcycle_h_q  + (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:557" *) 32'd1;
  assign _0151_ = csr_writeback_exception_pc_w + (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:628" *) 32'd4;
  assign \u_csr.u_csrfile.irq_pending_r  = \u_csr.u_csrfile.csr_mip_q  & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:146" *) \u_csr.u_csrfile.csr_mie_q ;
  assign _0152_ = \u_csr.u_csrfile.csr_mscratch_q  & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:184" *) 32'd4294967295;
  assign _0153_ = \u_csr.u_csrfile.csr_mepc_q  & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:185" *) 32'd4294967295;
  assign _0154_ = \u_csr.u_csrfile.csr_mtvec_q  & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:186" *) 32'd4294967295;
  assign _0155_ = \u_csr.u_csrfile.csr_mcause_q  & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:187" *) 32'd2147483663;
  assign _0156_ = \u_csr.u_csrfile.csr_mtval_q  & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:188" *) 32'd4294967295;
  assign _0157_ = \u_csr.status_reg_w  & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:189" *) 32'd4294967295;
  assign _0158_ = \u_csr.u_csrfile.csr_mip_q  & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:190" *) 32'd2730;
  assign _0159_ = \u_csr.u_csrfile.csr_mie_q  & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:191" *) 32'd2730;
  assign _0160_ = csr_writeback_exception_w & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:250" *) 6'h30;
  assign _0161_ = csr_writeback_exception_w & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 6'h30;
  assign _0162_ = csr_writeback_wdata_w & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:436" *) 32'd4294967295;
  assign _0163_ = csr_writeback_wdata_w & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:437" *) 32'd4294967295;
  assign _0164_ = csr_writeback_wdata_w & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:438" *) 32'd4294967295;
  assign _0165_ = csr_writeback_wdata_w & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:439" *) 32'd2147483663;
  assign _0166_ = csr_writeback_wdata_w & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:440" *) 32'd4294967295;
  assign _0167_ = csr_writeback_wdata_w & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:441" *) 32'd4294967295;
  assign _0168_ = csr_writeback_wdata_w & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:442" *) 32'd2730;
  assign _0169_ = csr_writeback_wdata_w & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:443" *) 32'd2730;
  assign _0170_ = csr_writeback_wdata_w & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:449" *) 32'd4294967295;
  assign _0171_ = \u_csr.status_reg_w  & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:459" *) 32'd4294704844;
  assign _0172_ = csr_writeback_wdata_w & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:459" *) 32'd262451;
  assign _0173_ = \u_csr.u_csrfile.csr_mip_q  & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:460" *) 32'd4294966749;
  assign _0174_ = csr_writeback_wdata_w & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:460" *) 32'd546;
  assign _0175_ = \u_csr.u_csrfile.csr_mie_q  & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:461" *) 32'd4294966749;
  assign _0176_ = csr_writeback_wdata_w & (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:461" *) 32'd546;
  assign _0177_ = csr_opcode_opcode_w[31:20] == (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:167" *) 12'h344;
  assign _0178_ = csr_opcode_opcode_w[31:20] == (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:167" *) 12'h144;
  assign _0179_ = \u_csr.u_csrfile.csr_waddr_i  == (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:169" *) 12'h344;
  assign _0180_ = \u_csr.u_csrfile.csr_waddr_i  == (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:169" *) 12'h144;
  assign _0181_ = csr_opcode_opcode_w[31:20] == (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:172" *) 12'h344;
  assign _0182_ = csr_opcode_opcode_w[31:20] == (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:172" *) 12'h144;
  assign \u_csr.u_csrfile.is_exception_w  = _0160_ == (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:250" *) 6'h10;
  assign _0183_ = _0161_ == (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 6'h20;
  assign _0184_ = \u_csr.u_csrfile.irq_priv_q  == (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:284" *) 2'h3;
  assign _0185_ = \u_csr.current_priv_w  == (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:313" *) 2'h1;
  assign _0186_ = csr_writeback_exception_w[1:0] == (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:338" *) 2'h3;
  assign _0187_ = \u_csr.current_priv_w  == (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:369" *) 2'h1;
  assign _0188_ = \u_csr.u_csrfile.csr_mcycle_q  == (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:475" *) \u_csr.u_csrfile.csr_mtimecmp_q ;
  assign _0189_ = \u_csr.u_csrfile.csr_mcycle_q  == (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:556" *) 32'd4294967295;
  assign _0190_ = csr_writeback_exception_w == (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:591" *) 6'h20;
  assign _0191_ = \u_csr.u_csrfile.irq_priv_q  == (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:594" *) 2'h3;
  assign _0192_ = csr_writeback_exception_w[1:0] == (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:600" *) 2'h3;
  assign _0193_ = csr_writeback_exception_w == (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:625" *) 6'h34;
  assign _0194_ = csr_writeback_exception_w >= (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 6'h30;
  assign _0195_ = csr_writeback_exception_w >= (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:597" *) 6'h30;
  assign _0196_ = csr_writeback_exception_w <= (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 6'h33;
  assign _0197_ = csr_writeback_exception_w <= (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:597" *) 6'h33;
  assign _0198_ = csr_opcode_valid_w && (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:167" *) _0177_;
  assign _0199_ = csr_opcode_valid_w && (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:167" *) _0178_;
  assign _0200_ = csr_opcode_valid_w && (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:172" *) _0181_;
  assign _0201_ = csr_opcode_valid_w && (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:172" *) _0182_;
  assign _0202_ = _0194_ && (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) _0196_;
  assign _0203_ = \u_csr.u_csrfile.is_exception_w  && (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 1'h0;
  assign _0204_ = intr_i && (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:469" *) \u_csr.u_csrfile.csr_mideleg_q [11];
  assign _0205_ = intr_i && (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:470" *) _0214_;
  assign _0206_ = 1'h0 && (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:471" *) \u_csr.u_csrfile.csr_mideleg_q [7];
  assign _0207_ = 1'h0 && (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:472" *) _0215_;
  assign _0208_ = $signed(32'd1) && (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:475" *) _0188_;
  assign _0209_ = _0195_ && (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:597" *) _0197_;
  assign _0210_ = \u_csr.u_csrfile.is_exception_w  && (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:613" *) 1'h0;
  assign _0211_ = _0198_ || (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:167" *) _0199_;
  assign _0212_ = _0179_ || (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:169" *) _0180_;
  assign _0213_ = _0212_ || (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:169" *) _0455_;
  assign _0214_ = ~ (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:470" *) \u_csr.u_csrfile.csr_mideleg_q [11];
  assign _0215_ = ~ (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:472" *) \u_csr.u_csrfile.csr_mideleg_q [7];
  assign _0216_ = _0200_ | (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:172" *) _0201_;
  assign \u_csr.u_csrfile.buffer_mip_w  = _0216_ | (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:172" *) \u_csr.u_csrfile.csr_mip_upd_q ;
  assign _0217_ = _0171_ | (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:459" *) _0172_;
  assign _0218_ = _0173_ | (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:460" *) _0174_;
  assign _0219_ = _0175_ | (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:461" *) _0176_;
  assign \u_csr.u_csrfile.csr_mip_r  = _0083_ | (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:484" *) { \u_csr.u_csrfile.csr_mip_next_q [31:12], \u_csr.u_csrfile.csr_mip_next_r [11], \u_csr.u_csrfile.csr_mip_next_q [10], \u_csr.u_csrfile.csr_mip_next_r [9], \u_csr.u_csrfile.csr_mip_next_q [8], \u_csr.u_csrfile.csr_mip_next_r [7], \u_csr.u_csrfile.csr_mip_next_q [6], \u_csr.u_csrfile.csr_mip_next_r [5], \u_csr.u_csrfile.csr_mip_next_q [4:0] };
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.u_csrfile.csr_mepc_q  <= 32'd0;
    else
      \u_csr.u_csrfile.csr_mepc_q  <= \u_csr.u_csrfile.csr_mepc_r ;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.u_csrfile.csr_mcause_q  <= 32'd0;
    else
      \u_csr.u_csrfile.csr_mcause_q  <= \u_csr.u_csrfile.csr_mcause_r ;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.status_reg_w  <= 32'd0;
    else
      \u_csr.status_reg_w  <= \u_csr.u_csrfile.csr_sr_r ;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.u_csrfile.csr_mtvec_q  <= 32'd0;
    else
      \u_csr.u_csrfile.csr_mtvec_q  <= \u_csr.u_csrfile.csr_mtvec_r ;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.u_csrfile.csr_mip_q  <= 32'd0;
    else
      \u_csr.u_csrfile.csr_mip_q  <= \u_csr.u_csrfile.csr_mip_r ;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.u_csrfile.csr_mie_q  <= 32'd0;
    else
      \u_csr.u_csrfile.csr_mie_q  <= \u_csr.u_csrfile.csr_mie_r ;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.current_priv_w  <= 2'h3;
    else
      \u_csr.current_priv_w  <= 2'h3;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.u_csrfile.csr_mcycle_q  <= 32'd0;
    else
      \u_csr.u_csrfile.csr_mcycle_q  <= \u_csr.u_csrfile.csr_mcycle_r ;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.u_csrfile.csr_mcycle_h_q  <= 32'd0;
    else
      \u_csr.u_csrfile.csr_mcycle_h_q  <= _0071_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.u_csrfile.csr_mscratch_q  <= 32'd0;
    else
      \u_csr.u_csrfile.csr_mscratch_q  <= \u_csr.u_csrfile.csr_mscratch_r ;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.u_csrfile.csr_mtval_q  <= 32'd0;
    else
      \u_csr.u_csrfile.csr_mtval_q  <= \u_csr.u_csrfile.csr_mtval_r ;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.u_csrfile.csr_mtimecmp_q  <= 32'd0;
    else
      \u_csr.u_csrfile.csr_mtimecmp_q  <= _0075_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.u_csrfile.csr_mtime_ie_q  <= 1'h0;
    else
      \u_csr.u_csrfile.csr_mtime_ie_q  <= _0074_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.u_csrfile.csr_mideleg_q  <= 32'd0;
    else
      \u_csr.u_csrfile.csr_mideleg_q  <= 32'd0;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.u_csrfile.csr_sepc_q  <= 32'd0;
    else
      \u_csr.u_csrfile.csr_sepc_q  <= 32'd0;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.u_csrfile.csr_stvec_q  <= 32'd0;
    else
      \u_csr.u_csrfile.csr_stvec_q  <= 32'd0;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.u_csrfile.csr_mip_next_q  <= 32'd0;
    else
      \u_csr.u_csrfile.csr_mip_next_q  <= _0072_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.u_csrfile.csr_mip_upd_q  <= 1'h0;
    else
      \u_csr.u_csrfile.csr_mip_upd_q  <= _0073_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_csr.u_csrfile.irq_priv_q  <= 2'h3;
    else
      \u_csr.u_csrfile.irq_priv_q  <= _0076_;
  assign _0220_ = _0193_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:625" *) _0151_ : 32'd0;
  assign _0221_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:619" *) 32'hxxxxxxxx : _0220_;
  assign _0222_ = _0210_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:613" *) 32'hxxxxxxxx : _0221_;
  assign _0223_ = _0209_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:597" *) 32'hxxxxxxxx : _0222_;
  assign _0136_ = _0190_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:591" *) 32'hxxxxxxxx : _0223_;
  assign _0224_ = _0193_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:625" *) 1'h1 : 1'h0;
  assign _0225_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:619" *) 1'hx : _0224_;
  assign _0226_ = _0210_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:613" *) 1'hx : _0225_;
  assign _0227_ = _0209_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:597" *) 1'hx : _0226_;
  assign _0135_ = _0190_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:591" *) 1'hx : _0227_;
  assign _0228_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:619" *) \u_csr.u_csrfile.csr_mtvec_q  : _0136_;
  assign _0229_ = _0210_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:613" *) 32'hxxxxxxxx : _0228_;
  assign _0230_ = _0209_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:597" *) 32'hxxxxxxxx : _0229_;
  assign _0124_ = _0190_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:591" *) 32'hxxxxxxxx : _0230_;
  assign _0231_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:619" *) 1'h1 : _0135_;
  assign _0232_ = _0210_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:613" *) 1'hx : _0231_;
  assign _0233_ = _0209_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:597" *) 1'hx : _0232_;
  assign _0123_ = _0190_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:591" *) 1'hx : _0233_;
  assign _0234_ = _0210_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:613" *) \u_csr.u_csrfile.csr_stvec_q  : _0124_;
  assign _0235_ = _0209_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:597" *) 32'hxxxxxxxx : _0234_;
  assign _0111_ = _0190_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:591" *) 32'hxxxxxxxx : _0235_;
  assign _0236_ = _0210_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:613" *) 1'h1 : _0123_;
  assign _0237_ = _0209_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:597" *) 1'hx : _0236_;
  assign _0110_ = _0190_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:591" *) 1'hx : _0237_;
  assign _0238_ = _0192_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:600" *) \u_csr.u_csrfile.csr_mepc_q  : \u_csr.u_csrfile.csr_sepc_q ;
  assign _0239_ = _0209_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:597" *) _0238_ : 32'hxxxxxxxx;
  assign _0098_ = _0190_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:591" *) 32'hxxxxxxxx : _0239_;
  assign _0240_ = _0209_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:597" *) 1'h1 : 1'hx;
  assign _0097_ = _0190_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:591" *) 1'hx : _0240_;
  assign _0241_ = _0209_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:597" *) _0098_ : _0111_;
  assign _0086_ = _0190_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:591" *) 32'hxxxxxxxx : _0241_;
  assign _0242_ = _0209_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:597" *) _0097_ : _0110_;
  assign _0085_ = _0190_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:591" *) 1'hx : _0242_;
  assign \u_csr.csr_target_w  = _0190_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:591" *) _0457_ : _0086_;
  assign \u_csr.csr_branch_w  = _0190_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:591" *) 1'h1 : _0085_;
  assign _0071_ = _0189_ ? (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:556" *) _0150_ : \u_csr.u_csrfile.csr_mcycle_h_q ;
  assign _0243_ = \u_csr.u_csrfile.csr_mideleg_q [7] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:477" *) \u_csr.u_csrfile.csr_mtime_ie_q  : _0102_;
  assign _0142_ = _0208_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:475" *) _0243_ : 1'hx;
  assign _0244_ = \u_csr.u_csrfile.csr_mideleg_q [7] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:477" *) _0115_ : \u_csr.u_csrfile.csr_mtime_ie_q ;
  assign _0146_ = _0208_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:475" *) _0244_ : 1'hx;
  assign \u_csr.u_csrfile.csr_mtime_ie_r  = _0208_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:475" *) 1'h0 : _0084_;
  assign \u_csr.u_csrfile.csr_mip_next_r [7] = _0208_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:475" *) _0146_ : _0115_;
  assign \u_csr.u_csrfile.csr_mip_next_r [5] = _0208_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:475" *) _0142_ : _0102_;
  assign _0115_ = _0207_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:472" *) 1'h1 : \u_csr.u_csrfile.csr_mip_next_q [7];
  assign _0102_ = _0206_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:471" *) 1'h1 : \u_csr.u_csrfile.csr_mip_next_q [5];
  assign \u_csr.u_csrfile.csr_mip_next_r [11] = _0205_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:470" *) 1'h1 : \u_csr.u_csrfile.csr_mip_next_q [11];
  assign \u_csr.u_csrfile.csr_mip_next_r [9] = _0204_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:469" *) 1'h1 : \u_csr.u_csrfile.csr_mip_next_q [9];
  assign _0245_ = _0246_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:436" *) _0162_ : \u_csr.u_csrfile.csr_mscratch_q ;
  assign _0246_ = \u_csr.u_csrfile.csr_waddr_i  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:436" *) 12'h340;
  assign _0247_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) 32'hxxxxxxxx : _0245_;
  assign _0248_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 32'hxxxxxxxx : _0247_;
  assign _0249_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0248_;
  assign _0129_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0249_;
  assign _0250_ = _0251_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:447" *) 1'h1 : \u_csr.u_csrfile.csr_mtime_ie_q ;
  assign _0251_ = \u_csr.u_csrfile.csr_waddr_i  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:447" *) 12'h7c0;
  assign _0252_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) 1'hx : _0250_;
  assign _0253_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 1'hx : _0252_;
  assign _0254_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 1'hx : _0253_;
  assign _0130_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0254_;
  assign _0255_ = _0256_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:447" *) _0170_ : \u_csr.u_csrfile.csr_mtimecmp_q ;
  assign _0256_ = \u_csr.u_csrfile.csr_waddr_i  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:447" *) 12'h7c0;
  assign _0257_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) 32'hxxxxxxxx : _0255_;
  assign _0258_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 32'hxxxxxxxx : _0257_;
  assign _0259_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0258_;
  assign _0131_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0259_;
  function [31:0] _3934_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:461" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _3934_ = b[31:0];
      2'b1?:
        _3934_ = b[63:32];
      default:
        _3934_ = a;
    endcase
  endfunction
  assign _0260_ = _3934_(\u_csr.u_csrfile.csr_mie_q , { _0169_, _0219_ }, { _0262_, _0261_ });
  assign _0261_ = \u_csr.u_csrfile.csr_waddr_i  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:461" *) 12'h104;
  assign _0262_ = \u_csr.u_csrfile.csr_waddr_i  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:443" *) 12'h304;
  assign _0263_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) 32'hxxxxxxxx : _0260_;
  assign _0264_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 32'hxxxxxxxx : _0263_;
  assign _0265_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0264_;
  assign _0127_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0265_;
  function [31:0] _3941_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:460" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _3941_ = b[31:0];
      2'b1?:
        _3941_ = b[63:32];
      default:
        _3941_ = a;
    endcase
  endfunction
  assign _0266_ = _3941_(\u_csr.u_csrfile.csr_mip_q , { _0168_, _0218_ }, { _0268_, _0267_ });
  assign _0267_ = \u_csr.u_csrfile.csr_waddr_i  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:460" *) 12'h144;
  assign _0268_ = \u_csr.u_csrfile.csr_waddr_i  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:442" *) 12'h344;
  assign _0269_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) 32'hxxxxxxxx : _0266_;
  assign _0270_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 32'hxxxxxxxx : _0269_;
  assign _0271_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0270_;
  assign _0128_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0271_;
  assign _0272_ = _0273_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:438" *) _0164_ : \u_csr.u_csrfile.csr_mtvec_q ;
  assign _0273_ = \u_csr.u_csrfile.csr_waddr_i  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:438" *) 12'h305;
  assign _0274_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) 32'hxxxxxxxx : _0272_;
  assign _0275_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 32'hxxxxxxxx : _0274_;
  assign _0276_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0275_;
  assign _0133_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0276_;
  function [31:0] _3954_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:459" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _3954_ = b[31:0];
      2'b1?:
        _3954_ = b[63:32];
      default:
        _3954_ = a;
    endcase
  endfunction
  assign _0277_ = _3954_(\u_csr.status_reg_w , { _0167_, _0217_ }, { _0279_, _0278_ });
  assign _0278_ = \u_csr.u_csrfile.csr_waddr_i  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:459" *) 12'h100;
  assign _0279_ = \u_csr.u_csrfile.csr_waddr_i  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:441" *) 12'h300;
  assign _0280_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) 32'hxxxxxxxx : _0277_;
  assign _0281_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 32'hxxxxxxxx : _0280_;
  assign _0282_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0281_;
  assign _0082_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0282_;
  assign _0283_ = _0284_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:440" *) _0166_ : \u_csr.u_csrfile.csr_mtval_q ;
  assign _0284_ = \u_csr.u_csrfile.csr_waddr_i  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:440" *) 12'h343;
  assign _0285_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) 32'hxxxxxxxx : _0283_;
  assign _0286_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 32'hxxxxxxxx : _0285_;
  assign _0287_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0286_;
  assign _0143_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0287_;
  assign _0288_ = _0289_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:439" *) _0165_ : \u_csr.u_csrfile.csr_mcause_q ;
  assign _0289_ = \u_csr.u_csrfile.csr_waddr_i  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:439" *) 12'h342;
  assign _0290_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) 32'hxxxxxxxx : _0288_;
  assign _0291_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 32'hxxxxxxxx : _0290_;
  assign _0292_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0291_;
  assign _0148_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0292_;
  assign _0293_ = _0294_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:437" *) _0163_ : \u_csr.u_csrfile.csr_mepc_q ;
  assign _0294_ = \u_csr.u_csrfile.csr_waddr_i  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:434|./riscv_csr_regfile.v:437" *) 12'h341;
  assign _0295_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) 32'hxxxxxxxx : _0293_;
  assign _0296_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 32'hxxxxxxxx : _0295_;
  assign _0297_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0296_;
  assign _0138_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0297_;
  assign _0298_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) \u_csr.status_reg_w [31:13] : _0082_[31:13];
  assign _0299_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 19'hxxxxx : _0298_;
  assign _0300_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 19'hxxxxx : _0299_;
  assign _0081_[31:13] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 19'hxxxxx : _0300_;
  assign _0301_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) \u_csr.status_reg_w [10:8] : _0082_[10:8];
  assign _0302_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 3'hx : _0301_;
  assign _0303_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 3'hx : _0302_;
  assign _0081_[10:8] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 3'hx : _0303_;
  assign _0304_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) \u_csr.status_reg_w [6:4] : _0082_[6:4];
  assign _0305_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 3'hx : _0304_;
  assign _0306_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 3'hx : _0305_;
  assign _0081_[6:4] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 3'hx : _0306_;
  assign _0307_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) \u_csr.status_reg_w [2:0] : _0082_[2:0];
  assign _0308_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 3'hx : _0307_;
  assign _0309_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 3'hx : _0308_;
  assign _0081_[2:0] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 3'hx : _0309_;
  assign _0310_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) { 28'h0000000, csr_writeback_exception_w[3:0] } : _0148_;
  assign _0311_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 32'hxxxxxxxx : _0310_;
  assign _0312_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0311_;
  assign _0145_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0312_;
  assign _0313_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) _0139_ : _0143_;
  assign _0314_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 32'hxxxxxxxx : _0313_;
  assign _0315_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0314_;
  assign _0132_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0315_;
  assign _0316_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) csr_writeback_exception_pc_w : _0138_;
  assign _0317_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 32'hxxxxxxxx : _0316_;
  assign _0318_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0317_;
  assign _0126_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0318_;
  assign _0319_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) 1'h0 : _0082_[3];
  assign _0320_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 1'hx : _0319_;
  assign _0321_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 1'hx : _0320_;
  assign _0081_[3] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0321_;
  assign _0322_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) \u_csr.current_priv_w  : _0082_[12:11];
  assign _0323_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 2'hx : _0322_;
  assign _0324_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 2'hx : _0323_;
  assign _0081_[12:11] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 2'hx : _0324_;
  assign _0325_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) \u_csr.status_reg_w [3] : _0082_[7];
  assign _0326_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 1'hx : _0325_;
  assign _0327_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 1'hx : _0326_;
  assign _0081_[7] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0327_;
  assign _0328_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) \u_csr.u_csrfile.csr_mtime_ie_q  : _0130_;
  assign _0329_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 1'hx : _0328_;
  assign _0330_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 1'hx : _0329_;
  assign _0118_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0330_;
  assign _0331_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) \u_csr.u_csrfile.csr_mtimecmp_q  : _0131_;
  assign _0332_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 32'hxxxxxxxx : _0331_;
  assign _0333_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0332_;
  assign _0119_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0333_;
  assign _0334_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) \u_csr.u_csrfile.csr_mscratch_q  : _0129_;
  assign _0335_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 32'hxxxxxxxx : _0334_;
  assign _0336_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0335_;
  assign _0117_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0336_;
  assign _0337_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) \u_csr.u_csrfile.csr_mie_q  : _0127_;
  assign _0338_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 32'hxxxxxxxx : _0337_;
  assign _0339_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0338_;
  assign _0114_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0339_;
  assign _0340_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) \u_csr.u_csrfile.csr_mip_q  : _0128_;
  assign _0341_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 32'hxxxxxxxx : _0340_;
  assign _0342_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0341_;
  assign _0116_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0342_;
  assign _0343_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) \u_csr.u_csrfile.csr_mtvec_q  : _0133_;
  assign _0344_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 32'hxxxxxxxx : _0343_;
  assign _0345_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0344_;
  assign _0121_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0345_;
  function [31:0] _4043_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:415|./riscv_csr_regfile.v:419" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _4043_ = b[31:0];
      2'b1?:
        _4043_ = b[63:32];
      default:
        _4043_ = a;
    endcase
  endfunction
  assign _0346_ = _4043_(32'd0, { csr_writeback_exception_pc_w, csr_writeback_exception_addr_w }, { _0350_, _0348_ });
  assign _0348_ = | (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:415|./riscv_csr_regfile.v:419" *) _0347_;
  assign _0347_[0] = csr_writeback_exception_w == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:415|./riscv_csr_regfile.v:419" *) 6'h12;
  assign _0347_[1] = csr_writeback_exception_w == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:415|./riscv_csr_regfile.v:419" *) 6'h14;
  assign _0347_[2] = csr_writeback_exception_w == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:415|./riscv_csr_regfile.v:419" *) 6'h15;
  assign _0347_[3] = csr_writeback_exception_w == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:415|./riscv_csr_regfile.v:419" *) 6'h16;
  assign _0347_[4] = csr_writeback_exception_w == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:415|./riscv_csr_regfile.v:419" *) 6'h17;
  assign _0347_[5] = csr_writeback_exception_w == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:415|./riscv_csr_regfile.v:419" *) 6'h1d;
  assign _0347_[6] = csr_writeback_exception_w == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:415|./riscv_csr_regfile.v:419" *) 6'h1f;
  assign _0350_ = | (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:415|./riscv_csr_regfile.v:416" *) _0349_;
  assign _0349_[0] = csr_writeback_exception_w == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:415|./riscv_csr_regfile.v:416" *) 6'h10;
  assign _0349_[1] = csr_writeback_exception_w == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:415|./riscv_csr_regfile.v:416" *) 6'h11;
  assign _0349_[2] = csr_writeback_exception_w == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:415|./riscv_csr_regfile.v:416" *) 6'h1c;
  assign _0351_ = \u_csr.u_csrfile.is_exception_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:399" *) _0346_ : 32'hxxxxxxxx;
  assign _0352_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 32'hxxxxxxxx : _0351_;
  assign _0353_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0352_;
  assign _0139_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0353_;
  assign _0354_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) \u_csr.status_reg_w [31:9] : _0081_[31:9];
  assign _0355_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 23'hxxxxxx : _0354_;
  assign _0080_[31:9] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 23'hxxxxxx : _0355_;
  assign _0356_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) \u_csr.status_reg_w [7:6] : _0081_[7:6];
  assign _0357_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 2'hx : _0356_;
  assign _0080_[7:6] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 2'hx : _0357_;
  assign _0358_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) \u_csr.status_reg_w [4:2] : _0081_[4:2];
  assign _0359_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 3'hx : _0358_;
  assign _0080_[4:2] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 3'hx : _0359_;
  assign _0360_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) \u_csr.status_reg_w [0] : _0081_[0];
  assign _0361_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 1'hx : _0360_;
  assign _0080_[0] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0361_;
  assign _0362_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) 1'h0 : _0081_[1];
  assign _0363_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 1'hx : _0362_;
  assign _0080_[1] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0363_;
  assign _0364_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) _0187_ : _0081_[8];
  assign _0365_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 1'hx : _0364_;
  assign _0080_[8] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0365_;
  assign _0366_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) \u_csr.status_reg_w [1] : _0081_[5];
  assign _0367_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 1'hx : _0366_;
  assign _0080_[5] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0367_;
  assign _0368_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) \u_csr.u_csrfile.csr_mtime_ie_q  : _0118_;
  assign _0369_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 1'hx : _0368_;
  assign _0105_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0369_;
  assign _0370_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) \u_csr.u_csrfile.csr_mtimecmp_q  : _0119_;
  assign _0371_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0370_;
  assign _0106_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0371_;
  assign _0372_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) \u_csr.u_csrfile.csr_mscratch_q  : _0117_;
  assign _0373_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0372_;
  assign _0104_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0373_;
  assign _0374_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) \u_csr.u_csrfile.csr_mie_q  : _0114_;
  assign _0375_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0374_;
  assign _0101_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0375_;
  assign _0376_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) \u_csr.u_csrfile.csr_mip_q  : _0116_;
  assign _0377_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0376_;
  assign _0103_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0377_;
  assign _0378_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) \u_csr.u_csrfile.csr_mtvec_q  : _0121_;
  assign _0379_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0378_;
  assign _0108_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0379_;
  assign _0380_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) \u_csr.u_csrfile.csr_mtval_q  : _0132_;
  assign _0381_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0380_;
  assign _0120_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0381_;
  assign _0382_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) \u_csr.u_csrfile.csr_mcause_q  : _0145_;
  assign _0383_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0382_;
  assign _0141_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0383_;
  assign _0384_ = _0203_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:365" *) \u_csr.u_csrfile.csr_mepc_q  : _0126_;
  assign _0385_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) 32'hxxxxxxxx : _0384_;
  assign _0113_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0385_;
  assign _0386_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) \u_csr.status_reg_w [31:13] : _0080_[31:13];
  assign _0144_[31:13] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 19'hxxxxx : _0386_;
  assign _0387_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) \u_csr.status_reg_w [10:9] : _0080_[10:9];
  assign _0144_[10:9] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 2'hx : _0387_;
  assign _0388_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) \u_csr.status_reg_w [6] : _0080_[6];
  assign _0144_[6] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0388_;
  assign _0389_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) \u_csr.status_reg_w [4] : _0080_[4];
  assign _0144_[4] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0389_;
  assign _0390_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) \u_csr.status_reg_w [2] : _0080_[2];
  assign _0144_[2] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0390_;
  assign _0391_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) \u_csr.status_reg_w [0] : _0080_[0];
  assign _0144_[0] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0391_;
  assign _0392_ = _0186_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:338" *) 1'h1 : \u_csr.status_reg_w [7];
  assign _0393_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) _0392_ : 1'hx;
  assign _0078_[0] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0393_;
  assign _0394_ = _0186_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:338" *) \u_csr.status_reg_w [7] : \u_csr.status_reg_w [3];
  assign _0395_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) _0394_ : 1'hx;
  assign _0149_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0395_;
  assign _0396_ = _0186_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:338" *) \u_csr.status_reg_w [8] : 1'h0;
  assign _0397_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) _0396_ : 1'hx;
  assign _0078_[1] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0397_;
  assign _0398_ = _0186_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:338" *) \u_csr.status_reg_w [5] : 1'h1;
  assign _0399_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) _0398_ : 1'hx;
  assign _0077_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0399_;
  assign _0400_ = _0186_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:338" *) \u_csr.status_reg_w [1] : \u_csr.status_reg_w [5];
  assign _0401_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) _0400_ : 1'hx;
  assign _0147_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0401_;
  assign _0402_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) _0079_ : _0080_[12:11];
  assign _0144_[12:11] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 2'hx : _0402_;
  assign _0403_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) _0078_ : _0080_[8:7];
  assign _0144_[8:7] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 2'hx : _0403_;
  assign _0404_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) _0077_ : _0080_[5];
  assign _0144_[5] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0404_;
  assign _0405_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) _0149_ : _0080_[3];
  assign _0144_[3] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0405_;
  assign _0406_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) _0147_ : _0080_[1];
  assign _0144_[1] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0406_;
  assign _0407_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) \u_csr.u_csrfile.csr_mtime_ie_q  : _0105_;
  assign _0092_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 1'hx : _0407_;
  assign _0408_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) \u_csr.u_csrfile.csr_mtimecmp_q  : _0106_;
  assign _0093_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0408_;
  assign _0409_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) \u_csr.u_csrfile.csr_mscratch_q  : _0104_;
  assign _0091_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0409_;
  assign _0410_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) \u_csr.u_csrfile.csr_mie_q  : _0101_;
  assign _0089_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0410_;
  assign _0411_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) \u_csr.u_csrfile.csr_mip_q  : _0103_;
  assign _0090_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0411_;
  assign _0412_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) \u_csr.u_csrfile.csr_mtvec_q  : _0108_;
  assign _0095_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0412_;
  assign _0413_ = _0186_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:338" *) 2'h0 : \u_csr.status_reg_w [12:11];
  assign _0414_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) _0413_ : 2'hx;
  assign _0079_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 2'hx : _0414_;
  assign _0415_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) \u_csr.u_csrfile.csr_mtval_q  : _0120_;
  assign _0107_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0415_;
  assign _0416_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) \u_csr.u_csrfile.csr_mcause_q  : _0141_;
  assign _0137_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0416_;
  assign _0417_ = _0202_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:335" *) \u_csr.u_csrfile.csr_mepc_q  : _0113_;
  assign _0100_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) 32'hxxxxxxxx : _0417_;
  assign \u_csr.u_csrfile.csr_sr_r [31:13] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) \u_csr.status_reg_w [31:13] : _0144_[31:13];
  assign \u_csr.u_csrfile.csr_sr_r [10:9] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) \u_csr.status_reg_w [10:9] : _0144_[10:9];
  assign \u_csr.u_csrfile.csr_sr_r [6] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) \u_csr.status_reg_w [6] : _0144_[6];
  assign \u_csr.u_csrfile.csr_sr_r [4] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) \u_csr.status_reg_w [4] : _0144_[4];
  assign \u_csr.u_csrfile.csr_sr_r [2] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) \u_csr.status_reg_w [2] : _0144_[2];
  assign \u_csr.u_csrfile.csr_sr_r [0] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) \u_csr.status_reg_w [0] : _0144_[0];
  assign _0418_ = \u_csr.interrupt_w [11] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:305" *) 32'd2147483659 : \u_csr.u_csrfile.csr_mcause_q ;
  assign _0419_ = \u_csr.interrupt_w [7] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:303" *) 32'hxxxxxxxx : _0418_;
  assign _0420_ = \u_csr.interrupt_w [3] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:301" *) 32'hxxxxxxxx : _0419_;
  assign _0421_ = _0184_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:284" *) _0420_ : 32'hxxxxxxxx;
  assign _0125_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0421_ : 32'hxxxxxxxx;
  assign _0422_ = \u_csr.interrupt_w [7] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:303" *) 32'd2147483655 : _0125_;
  assign _0423_ = \u_csr.interrupt_w [3] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:301" *) 32'hxxxxxxxx : _0422_;
  assign _0424_ = _0184_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:284" *) _0423_ : 32'hxxxxxxxx;
  assign _0112_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0424_ : 32'hxxxxxxxx;
  assign _0425_ = \u_csr.interrupt_w [3] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:301" *) 32'd2147483651 : _0112_;
  assign _0426_ = _0184_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:284" *) _0425_ : 32'hxxxxxxxx;
  assign _0099_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0426_ : 32'hxxxxxxxx;
  assign _0427_ = _0184_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:284" *) _0099_ : \u_csr.u_csrfile.csr_mcause_q ;
  assign _0087_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0427_ : 32'hxxxxxxxx;
  assign _0428_ = _0184_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:284" *) 32'd0 : \u_csr.u_csrfile.csr_mtval_q ;
  assign _0094_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0428_ : 32'hxxxxxxxx;
  assign _0429_ = _0184_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:284" *) csr_writeback_exception_pc_w : \u_csr.u_csrfile.csr_mepc_q ;
  assign _0088_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0429_ : 32'hxxxxxxxx;
  assign _0430_ = _0184_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:284" *) 1'h0 : \u_csr.status_reg_w [3];
  assign _0109_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0430_ : 1'hx;
  assign _0431_ = _0184_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:284" *) \u_csr.current_priv_w  : \u_csr.status_reg_w [12:11];
  assign _0140_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0431_ : 2'hx;
  assign _0432_ = _0184_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:284" *) \u_csr.status_reg_w [3] : \u_csr.status_reg_w [7];
  assign _0134_[0] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0432_ : 1'hx;
  assign _0433_ = _0184_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:284" *) \u_csr.status_reg_w [8] : _0185_;
  assign _0134_[1] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0433_ : 1'hx;
  assign _0434_ = _0184_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:284" *) \u_csr.status_reg_w [5] : \u_csr.status_reg_w [1];
  assign _0122_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0434_ : 1'hx;
  assign _0435_ = _0184_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:284" *) \u_csr.status_reg_w [1] : 1'h0;
  assign _0096_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0435_ : 1'hx;
  assign \u_csr.u_csrfile.csr_sr_r [12:11] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0140_ : _0144_[12:11];
  assign \u_csr.u_csrfile.csr_sr_r [8:7] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0134_ : _0144_[8:7];
  assign \u_csr.u_csrfile.csr_sr_r [5] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0122_ : _0144_[5];
  assign \u_csr.u_csrfile.csr_sr_r [3] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0109_ : _0144_[3];
  assign \u_csr.u_csrfile.csr_sr_r [1] = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0096_ : _0144_[1];
  assign \u_csr.u_csrfile.csr_mtval_r  = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0094_ : _0107_;
  assign \u_csr.u_csrfile.csr_mcause_r  = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0087_ : _0137_;
  assign \u_csr.u_csrfile.csr_mepc_r  = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) _0088_ : _0100_;
  assign _0084_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) \u_csr.u_csrfile.csr_mtime_ie_q  : _0092_;
  assign \u_csr.u_csrfile.csr_mtimecmp_r  = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) \u_csr.u_csrfile.csr_mtimecmp_q  : _0093_;
  assign \u_csr.u_csrfile.csr_mscratch_r  = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) \u_csr.u_csrfile.csr_mscratch_q  : _0091_;
  assign \u_csr.u_csrfile.csr_mie_r  = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) \u_csr.u_csrfile.csr_mie_q  : _0089_;
  assign _0083_ = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) \u_csr.u_csrfile.csr_mip_q  : _0090_;
  assign \u_csr.u_csrfile.csr_mtvec_r  = _0183_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:281" *) \u_csr.u_csrfile.csr_mtvec_q  : _0095_;
  function [31:0] _4216_;
    input [31:0] a;
    input [415:0] b;
    input [12:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:182|./riscv_csr_regfile.v:200" *)
    (* parallel_case *)
    casez (s)
      13'b????????????1:
        _4216_ = b[31:0];
      13'b???????????1?:
        _4216_ = b[63:32];
      13'b??????????1??:
        _4216_ = b[95:64];
      13'b?????????1???:
        _4216_ = b[127:96];
      13'b????????1????:
        _4216_ = b[159:128];
      13'b???????1?????:
        _4216_ = b[191:160];
      13'b??????1??????:
        _4216_ = b[223:192];
      13'b?????1???????:
        _4216_ = b[255:224];
      13'b????1????????:
        _4216_ = b[287:256];
      13'b???1?????????:
        _4216_ = b[319:288];
      13'b??1??????????:
        _4216_ = b[351:320];
      13'b?1???????????:
        _4216_ = b[383:352];
      13'b1????????????:
        _4216_ = b[415:384];
      default:
        _4216_ = a;
    endcase
  endfunction
  assign \u_csr.csr_rdata_w  = _4216_(32'd0, { _0152_, _0153_, _0154_, _0155_, _0156_, _0157_, _0158_, _0159_, \u_csr.u_csrfile.csr_mcycle_q , \u_csr.u_csrfile.csr_mcycle_h_q , cpu_id_i, 32'h40001100, _0456_ }, { _0449_, _0448_, _0447_, _0446_, _0445_, _0444_, _0443_, _0442_, _0441_, _0439_, _0438_, _0437_, _0436_ });
  assign _0436_ = csr_opcode_opcode_w[31:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:182|./riscv_csr_regfile.v:200" *) 12'h7c0;
  assign _0437_ = csr_opcode_opcode_w[31:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:182|./riscv_csr_regfile.v:196" *) 12'h301;
  assign _0438_ = csr_opcode_opcode_w[31:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:182|./riscv_csr_regfile.v:195" *) 12'hf14;
  assign _0439_ = csr_opcode_opcode_w[31:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:182|./riscv_csr_regfile.v:194" *) 12'hc81;
  assign _0441_ = | (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:182|./riscv_csr_regfile.v:192" *) _0440_;
  assign _0440_[0] = csr_opcode_opcode_w[31:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:182|./riscv_csr_regfile.v:192" *) 12'hc00;
  assign _0440_[1] = csr_opcode_opcode_w[31:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:182|./riscv_csr_regfile.v:192" *) 12'hc01;
  assign _0442_ = csr_opcode_opcode_w[31:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:182|./riscv_csr_regfile.v:191" *) 12'h304;
  assign _0443_ = csr_opcode_opcode_w[31:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:182|./riscv_csr_regfile.v:190" *) 12'h344;
  assign _0444_ = csr_opcode_opcode_w[31:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:182|./riscv_csr_regfile.v:189" *) 12'h300;
  assign _0445_ = csr_opcode_opcode_w[31:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:182|./riscv_csr_regfile.v:188" *) 12'h343;
  assign _0446_ = csr_opcode_opcode_w[31:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:182|./riscv_csr_regfile.v:187" *) 12'h342;
  assign _0447_ = csr_opcode_opcode_w[31:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:182|./riscv_csr_regfile.v:186" *) 12'h305;
  assign _0448_ = csr_opcode_opcode_w[31:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:182|./riscv_csr_regfile.v:185" *) 12'h341;
  assign _0449_ = csr_opcode_opcode_w[31:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:182|./riscv_csr_regfile.v:184" *) 12'h340;
  assign _0450_ = _0213_ ? (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:169" *) 1'h0 : \u_csr.u_csrfile.csr_mip_upd_q ;
  assign _0073_ = _0211_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:167" *) 1'h1 : _0450_;
  assign _0076_ = _0451_ ? (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:156" *) 2'h3 : \u_csr.u_csrfile.irq_priv_q ;
  assign _0452_ = | (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:200" *) $signed(32'd1);
  assign _0453_ = | (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:540" *) $signed(32'd1);
  assign _0454_ = | (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:541" *) $signed(32'd1);
  assign _0451_ = | (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:156" *) \u_csr.interrupt_w ;
  assign _0455_ = | (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:169" *) csr_writeback_exception_w;
  assign \u_csr.interrupt_w  = \u_csr.status_reg_w [3] ? (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:147" *) \u_csr.u_csrfile.irq_pending_r  : 32'd0;
  assign _0456_ = _0452_ ? (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:200" *) \u_csr.u_csrfile.csr_mtimecmp_q  : 32'd0;
  assign _0075_ = _0453_ ? (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:540" *) \u_csr.u_csrfile.csr_mtimecmp_r  : 32'd0;
  assign _0074_ = _0454_ ? (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:541" *) \u_csr.u_csrfile.csr_mtime_ie_r  : 1'h0;
  assign _0072_ = \u_csr.u_csrfile.buffer_mip_w  ? (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:553" *) { \u_csr.u_csrfile.csr_mip_next_q [31:12], \u_csr.u_csrfile.csr_mip_next_r [11], \u_csr.u_csrfile.csr_mip_next_q [10], \u_csr.u_csrfile.csr_mip_next_r [9], \u_csr.u_csrfile.csr_mip_next_q [8], \u_csr.u_csrfile.csr_mip_next_r [7], \u_csr.u_csrfile.csr_mip_next_q [6], \u_csr.u_csrfile.csr_mip_next_r [5], \u_csr.u_csrfile.csr_mip_next_q [4:0] } : 32'd0;
  assign _0457_ = _0191_ ? (* src = "./riscv_core.v:406|./riscv_csr.v:168|./riscv_csr_regfile.v:594" *) \u_csr.u_csrfile.csr_mtvec_q  : \u_csr.u_csrfile.csr_stvec_q ;
  assign _0458_ = fetch_dec_fault_page_w | (* src = "./riscv_core.v:257|./riscv_decode.v:134" *) fetch_dec_fault_fetch_w;
  assign \u_decode.u_dec.fetch_fault_i  = fetch_dec_fault_fetch_w | (* src = "./riscv_core.v:257|./riscv_decode.v:140" *) fetch_dec_fault_page_w;
  assign csr_opcode_opcode_w = _0458_ ? (* src = "./riscv_core.v:257|./riscv_decode.v:134" *) 32'd0 : fetch_dec_instr_w;
  assign _0459_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:100" *) 32'd4294967295;
  assign _0460_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:101" *) 32'd4294967295;
  assign _0461_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:102" *) 32'd3489660927;
  assign _0462_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:103" *) 32'd28799;
  assign _0463_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:104" *) 32'd28799;
  assign _0464_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:105" *) 32'd28799;
  assign _0465_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:106" *) 32'd28799;
  assign _0466_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:107" *) 32'd28799;
  assign _0467_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:108" *) 32'd28799;
  assign _0468_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:109" *) 32'd4294938623;
  assign _0469_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:110" *) 32'd28799;
  assign _0470_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:111" *) 32'd28799;
  assign _0471_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:112" *) 32'd4261445631;
  assign _0472_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:113" *) 32'd4261441663;
  assign _0473_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:114" *) 32'd4261441663;
  assign _0474_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:115" *) 32'd4261441663;
  assign _0475_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:116" *) 32'd4261441663;
  assign _0476_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:117" *) 32'd4261441663;
  assign _0477_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:118" *) 32'd4261441663;
  assign _0478_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:119" *) 32'd4261441663;
  assign _0479_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:120" *) 32'd4261441663;
  assign _0480_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:124" *) 32'd28799;
  assign _0481_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:125" *) 32'd127;
  assign _0482_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:126" *) 32'd127;
  assign _0483_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:127" *) 32'd127;
  assign _0484_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:128" *) 32'd28799;
  assign _0485_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:129" *) 32'd4227887231;
  assign _0486_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:130" *) 32'd28799;
  assign _0487_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:131" *) 32'd28799;
  assign _0488_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:132" *) 32'd28799;
  assign _0489_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:133" *) 32'd4227887231;
  assign _0490_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:134" *) 32'd4227887231;
  assign _0491_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:135" *) 32'd28799;
  assign _0492_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:136" *) 32'd28799;
  assign _0493_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:137" *) 32'd4261441663;
  assign _0494_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:138" *) 32'd4261441663;
  assign _0495_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:139" *) 32'd4261441663;
  assign _0496_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:140" *) 32'd4261441663;
  assign _0497_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:141" *) 32'd4261441663;
  assign _0498_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:142" *) 32'd4261441663;
  assign _0499_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:143" *) 32'd4261441663;
  assign _0500_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:144" *) 32'd4261441663;
  assign _0501_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:145" *) 32'd4261441663;
  assign _0502_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:146" *) 32'd4261441663;
  assign _0503_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:147" *) 32'd28799;
  assign _0504_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:148" *) 32'd28799;
  assign _0505_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:149" *) 32'd28799;
  assign _0506_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:150" *) 32'd28799;
  assign _0507_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:151" *) 32'd28799;
  assign _0508_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:152" *) 32'd28799;
  assign _0509_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:153" *) 32'd4261441663;
  assign _0510_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:154" *) 32'd4261441663;
  assign _0511_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:155" *) 32'd4261441663;
  assign _0512_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:156" *) 32'd4261441663;
  assign _0513_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:157" *) 32'd4261441663;
  assign _0514_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:158" *) 32'd4261441663;
  assign _0515_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:159" *) 32'd4261441663;
  assign _0516_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:160" *) 32'd4261441663;
  assign _0517_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:161" *) 32'd28799;
  assign _0518_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:162" *) 32'd28799;
  assign _0519_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:163" *) 32'd28799;
  assign _0520_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:164" *) 32'd28799;
  assign _0521_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:165" *) 32'd28799;
  assign _0522_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:166" *) 32'd28799;
  assign _0523_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:190" *) 32'd28799;
  assign _0524_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:191" *) 32'd28799;
  assign _0525_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:192" *) 32'd28799;
  assign _0526_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:193" *) 32'd28799;
  assign _0527_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:194" *) 32'd28799;
  assign _0528_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:195" *) 32'd28799;
  assign _0529_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:196" *) 32'd28799;
  assign _0530_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:197" *) 32'd28799;
  assign _0531_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:198" *) 32'd28799;
  assign _0532_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:200" *) 32'd127;
  assign _0533_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:201" *) 32'd28799;
  assign _0534_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:202" *) 32'd28799;
  assign _0535_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:203" *) 32'd28799;
  assign _0536_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:204" *) 32'd28799;
  assign _0537_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:205" *) 32'd28799;
  assign _0538_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:206" *) 32'd28799;
  assign _0539_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:207" *) 32'd28799;
  assign _0540_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:210" *) 32'd4261441663;
  assign _0541_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:211" *) 32'd4261441663;
  assign _0542_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:212" *) 32'd4261441663;
  assign _0543_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:213" *) 32'd4261441663;
  assign _0544_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:216" *) 32'd4261441663;
  assign _0545_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:217" *) 32'd4261441663;
  assign _0546_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:218" *) 32'd4261441663;
  assign _0547_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:219" *) 32'd4261441663;
  assign _0548_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:221" *) 32'd4294967295;
  assign _0549_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:222" *) 32'd4294967295;
  assign _0550_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:223" *) 32'd3489660927;
  assign _0551_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:224" *) 32'd28799;
  assign _0552_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:225" *) 32'd28799;
  assign _0553_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:226" *) 32'd28799;
  assign _0554_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:227" *) 32'd28799;
  assign _0555_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:228" *) 32'd28799;
  assign _0556_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:229" *) 32'd28799;
  assign _0557_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:230" *) 32'd4294938623;
  assign _0558_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:231" *) 32'd28799;
  assign _0559_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:232" *) 32'd28799;
  assign _0560_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:233" *) 32'd4261445631;
  assign _0561_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:62" *) 32'd28799;
  assign _0562_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:63" *) 32'd28799;
  assign _0563_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:64" *) 32'd28799;
  assign _0564_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:65" *) 32'd28799;
  assign _0565_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:66" *) 32'd28799;
  assign _0566_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:67" *) 32'd28799;
  assign _0567_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:68" *) 32'd4227887231;
  assign _0568_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:69" *) 32'd4227887231;
  assign _0569_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:70" *) 32'd4227887231;
  assign _0570_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:71" *) 32'd127;
  assign _0571_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:72" *) 32'd127;
  assign _0572_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:73" *) 32'd4261441663;
  assign _0573_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:74" *) 32'd4261441663;
  assign _0574_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:75" *) 32'd4261441663;
  assign _0575_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:76" *) 32'd4261441663;
  assign _0576_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:77" *) 32'd4261441663;
  assign _0577_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:78" *) 32'd4261441663;
  assign _0578_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:79" *) 32'd4261441663;
  assign _0579_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:80" *) 32'd4261441663;
  assign _0580_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:81" *) 32'd4261441663;
  assign _0581_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:82" *) 32'd4261441663;
  assign _0582_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:83" *) 32'd127;
  assign _0583_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:84" *) 32'd28799;
  assign _0584_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:85" *) 32'd28799;
  assign _0585_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:86" *) 32'd28799;
  assign _0586_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:87" *) 32'd28799;
  assign _0587_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:88" *) 32'd28799;
  assign _0588_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:89" *) 32'd28799;
  assign _0589_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:90" *) 32'd28799;
  assign _0590_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:91" *) 32'd28799;
  assign _0591_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:92" *) 32'd28799;
  assign _0592_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:93" *) 32'd28799;
  assign _0593_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:94" *) 32'd28799;
  assign _0594_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:95" *) 32'd28799;
  assign _0595_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:96" *) 32'd28799;
  assign _0596_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:97" *) 32'd28799;
  assign _0597_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:98" *) 32'd28799;
  assign _0598_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:99" *) 32'd28799;
  assign _0599_ = _0459_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:100" *) 32'd115;
  assign _0600_ = _0460_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:101" *) 32'd1048691;
  assign _0601_ = _0461_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:102" *) 32'd2097267;
  assign _0602_ = _0462_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:103" *) 32'd4211;
  assign _0603_ = _0463_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:104" *) 32'd8307;
  assign _0604_ = _0464_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:105" *) 32'd12403;
  assign _0605_ = _0465_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:106" *) 32'd20595;
  assign _0606_ = _0466_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:107" *) 32'd24691;
  assign _0607_ = _0467_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:108" *) 32'd28787;
  assign _0608_ = _0468_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:109" *) 32'd273678451;
  assign _0609_ = _0469_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:110" *) 32'd15;
  assign _0610_ = _0470_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:111" *) 32'd4111;
  assign _0611_ = _0471_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:112" *) 32'd301990003;
  assign _0612_ = _0472_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:113" *) 32'd33554483;
  assign _0613_ = _0473_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:114" *) 32'd33558579;
  assign _0614_ = _0474_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:115" *) 32'd33562675;
  assign _0615_ = _0475_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:116" *) 32'd33566771;
  assign _0616_ = _0476_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:117" *) 32'd33570867;
  assign _0617_ = _0477_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:118" *) 32'd33574963;
  assign _0618_ = _0478_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:119" *) 32'd33579059;
  assign _0619_ = _0479_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:120" *) 32'd33583155;
  assign _0620_ = _0480_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:124" *) 32'd103;
  assign _0621_ = _0481_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:125" *) 32'd111;
  assign _0622_ = _0482_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:126" *) 32'd55;
  assign _0623_ = _0483_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:127" *) 32'd23;
  assign _0624_ = _0484_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:128" *) 32'd19;
  assign _0625_ = _0485_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:129" *) 32'd4115;
  assign _0626_ = _0486_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:130" *) 32'd8211;
  assign _0627_ = _0487_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:131" *) 32'd12307;
  assign _0628_ = _0488_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:132" *) 32'd16403;
  assign _0629_ = _0489_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:133" *) 32'd20499;
  assign _0630_ = _0490_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:134" *) 32'd1073762323;
  assign _0631_ = _0491_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:135" *) 32'd24595;
  assign _0632_ = _0492_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:136" *) 32'd28691;
  assign _0633_ = _0493_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:137" *) 32'd51;
  assign _0634_ = _0494_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:138" *) 32'd1073741875;
  assign _0635_ = _0495_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:139" *) 32'd4147;
  assign _0636_ = _0496_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:140" *) 32'd8243;
  assign _0637_ = _0497_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:141" *) 32'd12339;
  assign _0638_ = _0498_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:142" *) 32'd16435;
  assign _0639_ = _0499_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:143" *) 32'd20531;
  assign _0640_ = _0500_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:144" *) 32'd1073762355;
  assign _0641_ = _0501_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:145" *) 32'd24627;
  assign _0642_ = _0502_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:146" *) 32'd28723;
  assign _0643_ = _0503_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:147" *) 32'd3;
  assign _0644_ = _0504_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:148" *) 32'd4099;
  assign _0645_ = _0505_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:149" *) 32'd8195;
  assign _0646_ = _0506_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:150" *) 32'd16387;
  assign _0647_ = _0507_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:151" *) 32'd20483;
  assign _0648_ = _0508_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:152" *) 32'd24579;
  assign _0649_ = _0509_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:153" *) 32'd33554483;
  assign _0650_ = _0510_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:154" *) 32'd33558579;
  assign _0651_ = _0511_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:155" *) 32'd33562675;
  assign _0652_ = _0512_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:156" *) 32'd33566771;
  assign _0653_ = _0513_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:157" *) 32'd33570867;
  assign _0654_ = _0514_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:158" *) 32'd33574963;
  assign _0655_ = _0515_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:159" *) 32'd33579059;
  assign _0656_ = _0516_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:160" *) 32'd33583155;
  assign _0657_ = _0517_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:161" *) 32'd4211;
  assign _0658_ = _0518_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:162" *) 32'd8307;
  assign _0659_ = _0519_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:163" *) 32'd12403;
  assign _0660_ = _0520_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:164" *) 32'd20595;
  assign _0661_ = _0521_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:165" *) 32'd24691;
  assign _0662_ = _0522_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:166" *) 32'd28787;
  assign _0663_ = _0523_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:190" *) 32'd3;
  assign _0664_ = _0524_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:191" *) 32'd4099;
  assign _0665_ = _0525_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:192" *) 32'd8195;
  assign _0666_ = _0526_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:193" *) 32'd16387;
  assign _0667_ = _0527_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:194" *) 32'd20483;
  assign _0668_ = _0528_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:195" *) 32'd24579;
  assign _0669_ = _0529_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:196" *) 32'd35;
  assign _0670_ = _0530_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:197" *) 32'd4131;
  assign _0671_ = _0531_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:198" *) 32'd8227;
  assign _0672_ = _0532_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:200" *) 32'd111;
  assign _0673_ = _0533_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:201" *) 32'd103;
  assign _0674_ = _0534_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:202" *) 32'd99;
  assign _0675_ = _0535_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:203" *) 32'd4195;
  assign _0676_ = _0536_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:204" *) 32'd16483;
  assign _0677_ = _0537_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:205" *) 32'd20579;
  assign _0678_ = _0538_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:206" *) 32'd24675;
  assign _0679_ = _0539_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:207" *) 32'd28771;
  assign _0680_ = _0540_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:210" *) 32'd33554483;
  assign _0681_ = _0541_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:211" *) 32'd33558579;
  assign _0682_ = _0542_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:212" *) 32'd33562675;
  assign _0683_ = _0543_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:213" *) 32'd33566771;
  assign _0684_ = _0544_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:216" *) 32'd33570867;
  assign _0685_ = _0545_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:217" *) 32'd33574963;
  assign _0686_ = _0546_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:218" *) 32'd33579059;
  assign _0687_ = _0547_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:219" *) 32'd33583155;
  assign _0688_ = _0548_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:221" *) 32'd115;
  assign _0689_ = _0549_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:222" *) 32'd1048691;
  assign _0690_ = _0550_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:223" *) 32'd2097267;
  assign _0691_ = _0551_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:224" *) 32'd4211;
  assign _0692_ = _0552_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:225" *) 32'd8307;
  assign _0693_ = _0553_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:226" *) 32'd12403;
  assign _0694_ = _0554_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:227" *) 32'd20595;
  assign _0695_ = _0555_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:228" *) 32'd24691;
  assign _0696_ = _0556_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:229" *) 32'd28787;
  assign _0697_ = _0557_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:230" *) 32'd273678451;
  assign _0698_ = _0558_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:231" *) 32'd15;
  assign _0699_ = _0559_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:232" *) 32'd4111;
  assign _0700_ = _0560_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:233" *) 32'd301990003;
  assign _0701_ = _0561_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:62" *) 32'd28691;
  assign _0702_ = _0562_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:63" *) 32'd19;
  assign _0703_ = _0563_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:64" *) 32'd8211;
  assign _0704_ = _0564_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:65" *) 32'd12307;
  assign _0705_ = _0565_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:66" *) 32'd24595;
  assign _0706_ = _0566_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:67" *) 32'd16403;
  assign _0707_ = _0567_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:68" *) 32'd4115;
  assign _0708_ = _0568_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:69" *) 32'd20499;
  assign _0709_ = _0569_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:70" *) 32'd1073762323;
  assign _0710_ = _0570_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:71" *) 32'd55;
  assign _0711_ = _0571_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:72" *) 32'd23;
  assign _0712_ = _0572_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:73" *) 32'd51;
  assign _0713_ = _0573_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:74" *) 32'd1073741875;
  assign _0714_ = _0574_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:75" *) 32'd8243;
  assign _0715_ = _0575_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:76" *) 32'd12339;
  assign _0716_ = _0576_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:77" *) 32'd16435;
  assign _0717_ = _0577_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:78" *) 32'd24627;
  assign _0718_ = _0578_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:79" *) 32'd28723;
  assign _0719_ = _0579_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:80" *) 32'd4147;
  assign _0720_ = _0580_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:81" *) 32'd20531;
  assign _0721_ = _0581_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:82" *) 32'd1073762355;
  assign _0722_ = _0582_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:83" *) 32'd111;
  assign _0723_ = _0583_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:84" *) 32'd103;
  assign _0724_ = _0584_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:85" *) 32'd99;
  assign _0725_ = _0585_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:86" *) 32'd4195;
  assign _0726_ = _0586_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:87" *) 32'd16483;
  assign _0727_ = _0587_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:88" *) 32'd20579;
  assign _0728_ = _0588_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:89" *) 32'd24675;
  assign _0729_ = _0589_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:90" *) 32'd28771;
  assign _0730_ = _0590_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:91" *) 32'd3;
  assign _0731_ = _0591_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:92" *) 32'd4099;
  assign _0732_ = _0592_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:93" *) 32'd8195;
  assign _0733_ = _0593_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:94" *) 32'd16387;
  assign _0734_ = _0594_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:95" *) 32'd20483;
  assign _0735_ = _0595_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:96" *) 32'd24579;
  assign _0736_ = _0596_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:97" *) 32'd35;
  assign _0737_ = _0597_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:98" *) 32'd4131;
  assign _0738_ = _0598_ == (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:99" *) 32'd8227;
  assign _0739_ = 1'h1 && (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:113" *) _0612_;
  assign _0740_ = 1'h1 && (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:114" *) _0613_;
  assign _0741_ = 1'h1 && (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:115" *) _0614_;
  assign _0742_ = 1'h1 && (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:116" *) _0615_;
  assign _0743_ = 1'h1 && (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:117" *) _0616_;
  assign _0744_ = 1'h1 && (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:118" *) _0617_;
  assign _0745_ = 1'h1 && (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:119" *) _0618_;
  assign _0746_ = 1'h1 && (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:120" *) _0619_;
  assign fetch_instr_invalid_w = fetch_dec_valid_w && (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:120" *) _0878_;
  assign fetch_instr_mul_w = 1'h1 && (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:213" *) _0824_;
  assign fetch_instr_div_w = 1'h1 && (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:219" *) _0827_;
  assign _0747_ = _0877_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:100" *) _0599_;
  assign _0748_ = _0747_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:101" *) _0600_;
  assign _0749_ = _0748_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:102" *) _0601_;
  assign _0750_ = _0749_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:103" *) _0602_;
  assign _0751_ = _0750_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:104" *) _0603_;
  assign _0752_ = _0751_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:105" *) _0604_;
  assign _0753_ = _0752_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:106" *) _0605_;
  assign _0754_ = _0753_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:107" *) _0606_;
  assign _0755_ = _0754_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:108" *) _0607_;
  assign _0756_ = _0755_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:109" *) _0608_;
  assign _0757_ = _0756_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:110" *) _0609_;
  assign _0758_ = _0757_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:111" *) _0610_;
  assign _0759_ = _0758_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:112" *) _0611_;
  assign _0760_ = _0759_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:113" *) _0739_;
  assign _0761_ = _0760_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:114" *) _0740_;
  assign _0762_ = _0761_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:115" *) _0741_;
  assign _0763_ = _0762_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:116" *) _0742_;
  assign _0764_ = _0763_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:117" *) _0743_;
  assign _0765_ = _0764_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:118" *) _0744_;
  assign _0766_ = _0765_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:119" *) _0745_;
  assign _0767_ = _0766_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:120" *) _0746_;
  assign _0768_ = _0620_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:125" *) _0621_;
  assign _0769_ = _0768_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:126" *) _0622_;
  assign _0770_ = _0769_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:127" *) _0623_;
  assign _0771_ = _0770_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:128" *) _0624_;
  assign _0772_ = _0771_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:129" *) _0625_;
  assign _0773_ = _0772_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:130" *) _0626_;
  assign _0774_ = _0773_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:131" *) _0627_;
  assign _0775_ = _0774_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:132" *) _0628_;
  assign _0776_ = _0775_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:133" *) _0629_;
  assign _0777_ = _0776_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:134" *) _0630_;
  assign _0778_ = _0777_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:135" *) _0631_;
  assign _0779_ = _0778_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:136" *) _0632_;
  assign _0780_ = _0779_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:137" *) _0633_;
  assign _0781_ = _0780_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:138" *) _0634_;
  assign _0782_ = _0781_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:139" *) _0635_;
  assign _0783_ = _0782_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:140" *) _0636_;
  assign _0784_ = _0783_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:141" *) _0637_;
  assign _0785_ = _0784_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:142" *) _0638_;
  assign _0786_ = _0785_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:143" *) _0639_;
  assign _0787_ = _0786_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:144" *) _0640_;
  assign _0788_ = _0787_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:145" *) _0641_;
  assign _0789_ = _0788_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:146" *) _0642_;
  assign _0790_ = _0789_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:147" *) _0643_;
  assign _0791_ = _0790_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:148" *) _0644_;
  assign _0792_ = _0791_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:149" *) _0645_;
  assign _0793_ = _0792_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:150" *) _0646_;
  assign _0794_ = _0793_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:151" *) _0647_;
  assign _0795_ = _0794_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:152" *) _0648_;
  assign _0796_ = _0795_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:153" *) _0649_;
  assign _0797_ = _0796_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:154" *) _0650_;
  assign _0798_ = _0797_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:155" *) _0651_;
  assign _0799_ = _0798_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:156" *) _0652_;
  assign _0800_ = _0799_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:157" *) _0653_;
  assign _0801_ = _0800_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:158" *) _0654_;
  assign _0802_ = _0801_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:159" *) _0655_;
  assign _0803_ = _0802_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:160" *) _0656_;
  assign _0804_ = _0803_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:161" *) _0657_;
  assign _0805_ = _0804_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:162" *) _0658_;
  assign _0806_ = _0805_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:163" *) _0659_;
  assign _0807_ = _0806_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:164" *) _0660_;
  assign _0808_ = _0807_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:165" *) _0661_;
  assign fetch_instr_rd_valid_w = _0808_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:166" *) _0662_;
  assign _0809_ = _0663_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:191" *) _0664_;
  assign _0810_ = _0809_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:192" *) _0665_;
  assign _0811_ = _0810_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:193" *) _0666_;
  assign _0812_ = _0811_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:194" *) _0667_;
  assign _0813_ = _0812_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:195" *) _0668_;
  assign _0814_ = _0813_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:196" *) _0669_;
  assign _0815_ = _0814_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:197" *) _0670_;
  assign fetch_instr_lsu_w = _0815_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:198" *) _0671_;
  assign _0816_ = _0672_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:201" *) _0673_;
  assign _0817_ = _0816_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:202" *) _0674_;
  assign _0818_ = _0817_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:203" *) _0675_;
  assign _0819_ = _0818_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:204" *) _0676_;
  assign _0820_ = _0819_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:205" *) _0677_;
  assign _0821_ = _0820_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:206" *) _0678_;
  assign fetch_instr_branch_w = _0821_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:207" *) _0679_;
  assign _0822_ = _0680_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:211" *) _0681_;
  assign _0823_ = _0822_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:212" *) _0682_;
  assign _0824_ = _0823_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:213" *) _0683_;
  assign _0825_ = _0684_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:217" *) _0685_;
  assign _0826_ = _0825_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:218" *) _0686_;
  assign _0827_ = _0826_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:219" *) _0687_;
  assign _0828_ = _0688_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:222" *) _0689_;
  assign _0829_ = _0828_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:223" *) _0690_;
  assign _0830_ = _0829_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:224" *) _0691_;
  assign _0831_ = _0830_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:225" *) _0692_;
  assign _0832_ = _0831_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:226" *) _0693_;
  assign _0833_ = _0832_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:227" *) _0694_;
  assign _0834_ = _0833_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:228" *) _0695_;
  assign _0835_ = _0834_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:229" *) _0696_;
  assign _0836_ = _0835_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:230" *) _0697_;
  assign _0837_ = _0836_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:231" *) _0698_;
  assign _0838_ = _0837_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:232" *) _0699_;
  assign _0839_ = _0838_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:233" *) _0700_;
  assign _0840_ = _0839_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:234" *) fetch_instr_invalid_w;
  assign fetch_instr_csr_w = _0840_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:234" *) \u_decode.u_dec.fetch_fault_i ;
  assign _0841_ = _0701_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:63" *) _0702_;
  assign _0842_ = _0841_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:64" *) _0703_;
  assign _0843_ = _0842_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:65" *) _0704_;
  assign _0844_ = _0843_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:66" *) _0705_;
  assign _0845_ = _0844_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:67" *) _0706_;
  assign _0846_ = _0845_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:68" *) _0707_;
  assign _0847_ = _0846_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:69" *) _0708_;
  assign _0848_ = _0847_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:70" *) _0709_;
  assign _0849_ = _0848_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:71" *) _0710_;
  assign _0850_ = _0849_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:72" *) _0711_;
  assign _0851_ = _0850_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:73" *) _0712_;
  assign _0852_ = _0851_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:74" *) _0713_;
  assign _0853_ = _0852_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:75" *) _0714_;
  assign _0854_ = _0853_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:76" *) _0715_;
  assign _0855_ = _0854_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:77" *) _0716_;
  assign _0856_ = _0855_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:78" *) _0717_;
  assign _0857_ = _0856_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:79" *) _0718_;
  assign _0858_ = _0857_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:80" *) _0719_;
  assign _0859_ = _0858_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:81" *) _0720_;
  assign _0860_ = _0859_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:82" *) _0721_;
  assign _0861_ = _0860_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:83" *) _0722_;
  assign _0862_ = _0861_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:84" *) _0723_;
  assign _0863_ = _0862_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:85" *) _0724_;
  assign _0864_ = _0863_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:86" *) _0725_;
  assign _0865_ = _0864_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:87" *) _0726_;
  assign _0866_ = _0865_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:88" *) _0727_;
  assign _0867_ = _0866_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:89" *) _0728_;
  assign _0868_ = _0867_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:90" *) _0729_;
  assign _0869_ = _0868_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:91" *) _0730_;
  assign _0870_ = _0869_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:92" *) _0731_;
  assign _0871_ = _0870_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:93" *) _0732_;
  assign _0872_ = _0871_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:94" *) _0733_;
  assign _0873_ = _0872_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:95" *) _0734_;
  assign _0874_ = _0873_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:96" *) _0735_;
  assign _0875_ = _0874_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:97" *) _0736_;
  assign _0876_ = _0875_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:98" *) _0737_;
  assign _0877_ = _0876_ || (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:99" *) _0738_;
  assign _0878_ = ~ (* src = "./riscv_core.v:257|./riscv_decode.v:136|./riscv_decoder.v:120" *) _0767_;
  assign \u_div.div_complete_w  = _0913_ & (* src = "./riscv_core.v:476|./riscv_divider.v:100" *) \u_div.div_busy_q ;
  assign _0887_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:476|./riscv_divider.v:129" *) 32'd4261441663;
  assign _0888_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:476|./riscv_divider.v:130" *) 32'd4261441663;
  assign _0889_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:476|./riscv_divider.v:83" *) 32'd4261441663;
  assign _0890_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:476|./riscv_divider.v:84" *) 32'd4261441663;
  assign _0891_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:476|./riscv_divider.v:85" *) 32'd4261441663;
  assign _0892_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:476|./riscv_divider.v:86" *) 32'd4261441663;
  assign _0893_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:476|./riscv_divider.v:88" *) 32'd4261441663;
  assign _0894_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:476|./riscv_divider.v:88" *) 32'd4261441663;
  assign _0895_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:476|./riscv_divider.v:89" *) 32'd4261441663;
  assign _0896_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:476|./riscv_divider.v:89" *) 32'd4261441663;
  assign \u_div.div_start_w  = div_opcode_valid_w & (* src = "./riscv_core.v:476|./riscv_divider.v:99" *) \u_div.div_rem_inst_w ;
  assign _0897_ = _0887_ == (* src = "./riscv_core.v:476|./riscv_divider.v:129" *) 32'd33570867;
  assign _0898_ = _0888_ == (* src = "./riscv_core.v:476|./riscv_divider.v:130" *) 32'd33579059;
  assign _0899_ = _0889_ == (* src = "./riscv_core.v:476|./riscv_divider.v:83" *) 32'd33570867;
  assign _0900_ = _0890_ == (* src = "./riscv_core.v:476|./riscv_divider.v:84" *) 32'd33574963;
  assign _0901_ = _0891_ == (* src = "./riscv_core.v:476|./riscv_divider.v:85" *) 32'd33579059;
  assign _0902_ = _0892_ == (* src = "./riscv_core.v:476|./riscv_divider.v:86" *) 32'd33583155;
  assign _0903_ = _0893_ == (* src = "./riscv_core.v:476|./riscv_divider.v:88" *) 32'd33570867;
  assign _0904_ = _0894_ == (* src = "./riscv_core.v:476|./riscv_divider.v:88" *) 32'd33579059;
  assign _0905_ = _0895_ == (* src = "./riscv_core.v:476|./riscv_divider.v:89" *) 32'd33570867;
  assign _0906_ = _0896_ == (* src = "./riscv_core.v:476|./riscv_divider.v:89" *) 32'd33574963;
  assign _0907_ = \u_div.divisor_q  <= (* src = "./riscv_core.v:476|./riscv_divider.v:141" *) { 31'h00000000, \u_div.dividend_q  };
  assign _0908_ = \u_div.signed_operation_w  && (* src = "./riscv_core.v:476|./riscv_divider.v:119" *) csr_opcode_ra_operand_w[31];
  assign _0909_ = \u_div.signed_operation_w  && (* src = "./riscv_core.v:476|./riscv_divider.v:124" *) csr_opcode_rb_operand_w[31];
  assign _0910_ = _0897_ && (* src = "./riscv_core.v:476|./riscv_divider.v:129" *) _0917_;
  assign _0911_ = _0910_ && (* src = "./riscv_core.v:476|./riscv_divider.v:129" *) _0937_;
  assign _0912_ = _0898_ && (* src = "./riscv_core.v:476|./riscv_divider.v:130" *) csr_opcode_ra_operand_w[31];
  assign _0913_ = ! (* src = "./riscv_core.v:476|./riscv_divider.v:100" *) _0936_;
  assign _0914_ = _0911_ || (* src = "./riscv_core.v:476|./riscv_divider.v:130" *) _0912_;
  assign _0915_ = _0899_ || (* src = "./riscv_core.v:476|./riscv_divider.v:84" *) _0900_;
  assign _0916_ = _0915_ || (* src = "./riscv_core.v:476|./riscv_divider.v:85" *) _0901_;
  assign \u_div.div_rem_inst_w  = _0916_ || (* src = "./riscv_core.v:476|./riscv_divider.v:86" *) _0902_;
  assign \u_div.signed_operation_w  = _0903_ || (* src = "./riscv_core.v:476|./riscv_divider.v:88" *) _0904_;
  assign \u_div.div_operation_w  = _0905_ || (* src = "./riscv_core.v:476|./riscv_divider.v:89" *) _0906_;
  assign _0917_ = csr_opcode_ra_operand_w[31] != (* src = "./riscv_core.v:476|./riscv_divider.v:129" *) csr_opcode_rb_operand_w[31];
  assign _0918_ = - (* src = "./riscv_core.v:476|./riscv_divider.v:120" *) csr_opcode_ra_operand_w;
  assign _0919_ = - (* src = "./riscv_core.v:476|./riscv_divider.v:125" *) csr_opcode_rb_operand_w;
  assign _0920_ = - (* src = "./riscv_core.v:476|./riscv_divider.v:157" *) \u_div.quotient_q ;
  assign _0921_ = - (* src = "./riscv_core.v:476|./riscv_divider.v:159" *) \u_div.dividend_q ;
  assign _0922_ = \u_div.quotient_q  | (* src = "./riscv_core.v:476|./riscv_divider.v:144" *) \u_div.q_mask_q ;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_div.wb_result_q  <= 32'd0;
    else
      \u_div.wb_result_q  <= _0886_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_div.valid_q  <= 1'h0;
    else
      \u_div.valid_q  <= \u_div.div_complete_w ;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_div.dividend_q  <= 32'd0;
    else
      \u_div.dividend_q  <= _0881_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_div.divisor_q  <= 63'h0000000000000000;
    else
      \u_div.divisor_q  <= _0882_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_div.quotient_q  <= 32'd0;
    else
      \u_div.quotient_q  <= _0885_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_div.q_mask_q  <= 32'd0;
    else
      \u_div.q_mask_q  <= _0884_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_div.div_inst_q  <= 1'h0;
    else
      \u_div.div_inst_q  <= _0880_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_div.div_busy_q  <= 1'h0;
    else
      \u_div.div_busy_q  <= _0879_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_div.invert_res_q  <= 1'h0;
    else
      \u_div.invert_res_q  <= _0883_;
  assign _0886_ = \u_div.div_complete_w  ? (* src = "./riscv_core.v:476|./riscv_divider.v:171" *) \u_div.div_result_r  : \u_div.wb_result_q ;
  assign \u_div.div_result_r  = \u_div.div_inst_q  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:476|./riscv_divider.v:156" *) _0939_ : _0940_;
  assign _0883_ = \u_div.div_start_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:476|./riscv_divider.v:113" *) _0914_ : \u_div.invert_res_q ;
  assign _0923_ = \u_div.div_complete_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:476|./riscv_divider.v:135" *) 1'h0 : \u_div.div_busy_q ;
  assign _0879_ = \u_div.div_start_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:476|./riscv_divider.v:113" *) 1'h1 : _0923_;
  assign _0880_ = \u_div.div_start_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:476|./riscv_divider.v:113" *) \u_div.div_operation_w  : \u_div.div_inst_q ;
  assign _0924_ = \u_div.div_busy_q  ? (* src = "./riscv_core.v:476|./riscv_divider.v:139" *) { 1'h0, \u_div.q_mask_q [31:1] } : \u_div.q_mask_q ;
  assign _0925_ = \u_div.div_complete_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:476|./riscv_divider.v:135" *) \u_div.q_mask_q  : _0924_;
  assign _0884_ = \u_div.div_start_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:476|./riscv_divider.v:113" *) 32'd2147483648 : _0925_;
  assign _0926_ = _0907_ ? (* src = "./riscv_core.v:476|./riscv_divider.v:141" *) _0922_ : \u_div.quotient_q ;
  assign _0927_ = \u_div.div_busy_q  ? (* src = "./riscv_core.v:476|./riscv_divider.v:139" *) _0926_ : \u_div.quotient_q ;
  assign _0928_ = \u_div.div_complete_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:476|./riscv_divider.v:135" *) \u_div.quotient_q  : _0927_;
  assign _0885_ = \u_div.div_start_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:476|./riscv_divider.v:113" *) 32'd0 : _0928_;
  assign _0929_ = \u_div.div_busy_q  ? (* src = "./riscv_core.v:476|./riscv_divider.v:139" *) { 1'h0, \u_div.divisor_q [62:1] } : \u_div.divisor_q ;
  assign _0930_ = \u_div.div_complete_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:476|./riscv_divider.v:135" *) \u_div.divisor_q  : _0929_;
  assign _0931_ = _0909_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:476|./riscv_divider.v:124" *) { _0919_, 31'h00000000 } : { csr_opcode_rb_operand_w, 31'h00000000 };
  assign _0882_ = \u_div.div_start_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:476|./riscv_divider.v:113" *) _0931_ : _0930_;
  assign _0932_ = _0907_ ? (* src = "./riscv_core.v:476|./riscv_divider.v:141" *) _0938_ : \u_div.dividend_q ;
  assign _0933_ = \u_div.div_busy_q  ? (* src = "./riscv_core.v:476|./riscv_divider.v:139" *) _0932_ : \u_div.dividend_q ;
  assign _0934_ = \u_div.div_complete_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:476|./riscv_divider.v:135" *) \u_div.dividend_q  : _0933_;
  assign _0935_ = _0908_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:476|./riscv_divider.v:119" *) _0918_ : csr_opcode_ra_operand_w;
  assign _0881_ = \u_div.div_start_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:476|./riscv_divider.v:113" *) _0935_ : _0934_;
  assign _0936_ = | (* src = "./riscv_core.v:476|./riscv_divider.v:100" *) \u_div.q_mask_q ;
  assign _0937_ = | (* src = "./riscv_core.v:476|./riscv_divider.v:129" *) csr_opcode_rb_operand_w;
  assign _0938_ = \u_div.dividend_q  - (* src = "./riscv_core.v:476|./riscv_divider.v:143" *) \u_div.divisor_q [31:0];
  assign _0939_ = \u_div.invert_res_q  ? (* src = "./riscv_core.v:476|./riscv_divider.v:157" *) _0920_ : \u_div.quotient_q ;
  assign _0940_ = \u_div.invert_res_q  ? (* src = "./riscv_core.v:476|./riscv_divider.v:159" *) _0921_ : \u_div.dividend_q ;
  assign _1022_ = csr_opcode_pc_w + (* src = "./riscv_core.v:224|./riscv_exec.v:324" *) { csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[7], csr_opcode_opcode_w[30:25], csr_opcode_opcode_w[11:8], 1'h0 };
  assign _1023_ = csr_opcode_pc_w + (* src = "./riscv_core.v:224|./riscv_exec.v:330" *) { csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[19:12], csr_opcode_opcode_w[20], csr_opcode_opcode_w[30:21], 1'h0 };
  assign _1024_ = csr_opcode_ra_operand_w + (* src = "./riscv_core.v:224|./riscv_exec.v:338" *) { csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31:20] };
  assign _1025_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'd4261441663;
  assign _1026_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'd4261441663;
  assign _1027_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'd4261441663;
  assign _1028_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'd4261441663;
  assign _1029_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'd4261441663;
  assign _1030_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'd4261441663;
  assign _1031_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'd4261441663;
  assign _1032_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'd4261441663;
  assign _1033_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'd4261441663;
  assign _1034_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'd4261441663;
  assign _1035_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'd28799;
  assign _1036_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'd28799;
  assign _1037_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'd28799;
  assign _1038_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 32'd28799;
  assign _1039_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 32'd28799;
  assign _1040_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 32'd28799;
  assign _1041_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) 32'd4227887231;
  assign _1042_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:213" *) 32'd4227887231;
  assign _1043_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:219" *) 32'd4227887231;
  assign _1044_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:225" *) 32'd127;
  assign _1045_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:229" *) 32'd127;
  assign _1046_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:235" *) 32'd127;
  assign _1047_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:235" *) 32'd28799;
  assign _1048_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 32'd127;
  assign _1049_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) 32'd28799;
  assign _1050_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:344" *) 32'd28799;
  assign _1051_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:349" *) 32'd28799;
  assign _1052_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:354" *) 32'd28799;
  assign _1053_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:359" *) 32'd28799;
  assign _1054_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:364" *) 32'd28799;
  assign _1055_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:224|./riscv_exec.v:369" *) 32'd28799;
  assign _1056_ = _1025_ == (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'd51;
  assign _1057_ = _1026_ == (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'd28723;
  assign _1058_ = _1027_ == (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'd24627;
  assign _1059_ = _1028_ == (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'd4147;
  assign _1060_ = _1029_ == (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'd1073762355;
  assign _1061_ = _1030_ == (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'd20531;
  assign _1062_ = _1031_ == (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'd1073741875;
  assign _1063_ = _1032_ == (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'd16435;
  assign _1064_ = _1033_ == (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'd8243;
  assign _1065_ = _1034_ == (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'd12339;
  assign _1066_ = _1035_ == (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'd19;
  assign _1067_ = _1036_ == (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'd28691;
  assign _1068_ = _1037_ == (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'd8211;
  assign _1069_ = _1038_ == (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 32'd12307;
  assign _1070_ = _1039_ == (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 32'd24595;
  assign _1071_ = _1040_ == (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 32'd16403;
  assign _1072_ = _1041_ == (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) 32'd4115;
  assign _1073_ = _1042_ == (* src = "./riscv_core.v:224|./riscv_exec.v:213" *) 32'd20499;
  assign _1074_ = _1043_ == (* src = "./riscv_core.v:224|./riscv_exec.v:219" *) 32'd1073762323;
  assign _1075_ = _1044_ == (* src = "./riscv_core.v:224|./riscv_exec.v:225" *) 32'd55;
  assign _1076_ = _1045_ == (* src = "./riscv_core.v:224|./riscv_exec.v:229" *) 32'd23;
  assign _1077_ = _1046_ == (* src = "./riscv_core.v:224|./riscv_exec.v:235" *) 32'd111;
  assign _1078_ = _1047_ == (* src = "./riscv_core.v:224|./riscv_exec.v:235" *) 32'd103;
  assign _1079_ = _1048_ == (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 32'd111;
  assign _1080_ = _1049_ == (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) 32'd103;
  assign _1081_ = _1050_ == (* src = "./riscv_core.v:224|./riscv_exec.v:344" *) 32'd99;
  assign _1082_ = csr_opcode_ra_operand_w == (* src = "./riscv_core.v:224|./riscv_exec.v:347" *) csr_opcode_rb_operand_w;
  assign _1083_ = _1051_ == (* src = "./riscv_core.v:224|./riscv_exec.v:349" *) 32'd4195;
  assign _1084_ = _1052_ == (* src = "./riscv_core.v:224|./riscv_exec.v:354" *) 32'd16483;
  assign _1085_ = _1053_ == (* src = "./riscv_core.v:224|./riscv_exec.v:359" *) 32'd20579;
  assign _1086_ = csr_opcode_ra_operand_w == (* src = "./riscv_core.v:224|./riscv_exec.v:362" *) csr_opcode_rb_operand_w;
  assign _1087_ = _1054_ == (* src = "./riscv_core.v:224|./riscv_exec.v:364" *) 32'd24675;
  assign _1088_ = _1055_ == (* src = "./riscv_core.v:224|./riscv_exec.v:369" *) 32'd28771;
  assign _1089_ = csr_opcode_ra_operand_w >= (* src = "./riscv_core.v:224|./riscv_exec.v:372" *) csr_opcode_rb_operand_w;
  assign _1090_ = \u_exec.branch_r  && (* src = "./riscv_core.v:224|./riscv_exec.v:415" *) exec_opcode_valid_w;
  assign branch_d_exec_request_w = _1090_ && (* src = "./riscv_core.v:224|./riscv_exec.v:415" *) \u_exec.branch_taken_r ;
  assign _1091_ = _1077_ || (* src = "./riscv_core.v:224|./riscv_exec.v:235" *) _1078_;
  assign _1092_ = csr_opcode_ra_operand_w < (* src = "./riscv_core.v:224|./riscv_exec.v:367" *) csr_opcode_rb_operand_w;
  assign _1093_ = csr_opcode_ra_operand_w[31] != (* src = "./riscv_core.v:224|./riscv_exec.v:280" *) csr_opcode_rb_operand_w[31];
  assign _1094_ = csr_opcode_ra_operand_w[31] != (* src = "./riscv_core.v:224|./riscv_exec.v:298" *) csr_opcode_rb_operand_w[31];
  assign _1095_ = csr_opcode_ra_operand_w != (* src = "./riscv_core.v:224|./riscv_exec.v:352" *) csr_opcode_rb_operand_w;
  assign _1096_ = ~ (* src = "./riscv_core.v:224|./riscv_exec.v:264" *) exec_hold_w;
  assign _1097_ = _1008_ | (* src = "./riscv_core.v:224|./riscv_exec.v:362" *) _1086_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_exec.result_q  <= 32'd0;
    else
      \u_exec.result_q  <= _0941_;
  assign _1098_ = _1088_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:369" *) _1089_ : 1'h0;
  assign _1099_ = _1087_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:364" *) 1'hx : _1098_;
  assign _1100_ = _1085_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:359" *) 1'hx : _1099_;
  assign _1101_ = _1084_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:354" *) 1'hx : _1100_;
  assign _1102_ = _1083_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:349" *) 1'hx : _1101_;
  assign _1103_ = _1081_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:344" *) 1'hx : _1102_;
  assign _1104_ = _1080_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) 1'hx : _1103_;
  assign _1018_ = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 1'hx : _1104_;
  assign _1105_ = _1088_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:369" *) 1'h1 : 1'h0;
  assign _1106_ = _1087_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:364" *) 1'hx : _1105_;
  assign _1107_ = _1085_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:359" *) 1'hx : _1106_;
  assign _1108_ = _1084_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:354" *) 1'hx : _1107_;
  assign _1109_ = _1083_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:349" *) 1'hx : _1108_;
  assign _1110_ = _1081_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:344" *) 1'hx : _1109_;
  assign _1111_ = _1080_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) 1'hx : _1110_;
  assign _1017_ = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 1'hx : _1111_;
  assign _1112_ = _1087_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:364" *) _1092_ : _1018_;
  assign _1113_ = _1085_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:359" *) 1'hx : _1112_;
  assign _1114_ = _1084_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:354" *) 1'hx : _1113_;
  assign _1115_ = _1083_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:349" *) 1'hx : _1114_;
  assign _1116_ = _1081_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:344" *) 1'hx : _1115_;
  assign _1117_ = _1080_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) 1'hx : _1116_;
  assign _1013_ = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 1'hx : _1117_;
  assign _1118_ = _1087_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:364" *) 1'h1 : _1017_;
  assign _1119_ = _1085_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:359" *) 1'hx : _1118_;
  assign _1120_ = _1084_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:354" *) 1'hx : _1119_;
  assign _1121_ = _1083_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:349" *) 1'hx : _1120_;
  assign _1122_ = _1081_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:344" *) 1'hx : _1121_;
  assign _1123_ = _1080_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) 1'hx : _1122_;
  assign _1012_ = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 1'hx : _1123_;
  assign _1124_ = _1094_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:298" *) csr_opcode_rb_operand_w[31] : _1861_[31];
  assign _1125_ = _1085_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:359" *) _1124_ : 1'hx;
  assign _1126_ = _1084_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:354" *) 1'hx : _1125_;
  assign _1127_ = _1083_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:349" *) 1'hx : _1126_;
  assign _1128_ = _1081_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:344" *) 1'hx : _1127_;
  assign _1129_ = _1080_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) 1'hx : _1128_;
  assign _1008_ = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 1'hx : _1129_;
  assign _1130_ = _1085_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:359" *) _1097_ : _1013_;
  assign _1131_ = _1084_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:354" *) 1'hx : _1130_;
  assign _1132_ = _1083_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:349" *) 1'hx : _1131_;
  assign _1133_ = _1081_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:344" *) 1'hx : _1132_;
  assign _1134_ = _1080_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) 1'hx : _1133_;
  assign _1007_ = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 1'hx : _1134_;
  assign _1135_ = _1085_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:359" *) 1'h1 : _1012_;
  assign _1136_ = _1084_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:354" *) 1'hx : _1135_;
  assign _1137_ = _1083_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:349" *) 1'hx : _1136_;
  assign _1138_ = _1081_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:344" *) 1'hx : _1137_;
  assign _1139_ = _1080_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) 1'hx : _1138_;
  assign _1006_ = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 1'hx : _1139_;
  assign _1140_ = _1093_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:280" *) csr_opcode_ra_operand_w[31] : _1860_[31];
  assign _1141_ = _1084_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:354" *) _1140_ : 1'hx;
  assign _1142_ = _1083_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:349" *) 1'hx : _1141_;
  assign _1143_ = _1081_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:344" *) 1'hx : _1142_;
  assign _1144_ = _1080_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) 1'hx : _1143_;
  assign _1002_ = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 1'hx : _1144_;
  assign _1145_ = _1084_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:354" *) _1002_ : _1007_;
  assign _1146_ = _1083_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:349" *) 1'hx : _1145_;
  assign _1147_ = _1081_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:344" *) 1'hx : _1146_;
  assign _1148_ = _1080_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) 1'hx : _1147_;
  assign _1001_ = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 1'hx : _1148_;
  assign _1149_ = _1084_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:354" *) 1'h1 : _1006_;
  assign _1150_ = _1083_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:349" *) 1'hx : _1149_;
  assign _1151_ = _1081_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:344" *) 1'hx : _1150_;
  assign _1152_ = _1080_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) 1'hx : _1151_;
  assign _1000_ = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 1'hx : _1152_;
  assign _1153_ = _1083_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:349" *) _1095_ : _1001_;
  assign _1154_ = _1081_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:344" *) 1'hx : _1153_;
  assign _1155_ = _1080_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) 1'hx : _1154_;
  assign _0996_ = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 1'hx : _1155_;
  assign _1156_ = _1083_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:349" *) 1'h1 : _1000_;
  assign _1157_ = _1081_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:344" *) 1'hx : _1156_;
  assign _1158_ = _1080_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) 1'hx : _1157_;
  assign _0995_ = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 1'hx : _1158_;
  assign _1159_ = _1081_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:344" *) _1082_ : _0996_;
  assign _1160_ = _1080_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) 1'hx : _1159_;
  assign _0991_ = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 1'hx : _1160_;
  assign _1161_ = _1081_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:344" *) 1'h1 : _0995_;
  assign _1162_ = _1080_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) 1'hx : _1161_;
  assign _0990_ = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 1'hx : _1162_;
  assign _1163_ = _1080_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) _1024_[31:1] : _1022_[31:1];
  assign _0986_[31:1] = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 31'hxxxxxxxx : _1163_;
  assign _1164_ = _1080_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) 1'h0 : _1022_[0];
  assign _0986_[0] = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 1'hx : _1164_;
  assign _1165_ = _1080_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) 1'h1 : _0991_;
  assign _0985_ = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 1'hx : _1165_;
  assign _1166_ = _1080_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:334" *) 1'h1 : _0990_;
  assign _0984_ = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 1'hx : _1166_;
  assign branch_d_exec_pc_w = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) _1023_ : _0986_;
  assign \u_exec.branch_taken_r  = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 1'h1 : _0985_;
  assign \u_exec.branch_r  = _1079_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:326" *) 1'h1 : _0984_;
  assign _0941_ = _1096_ ? (* src = "./riscv_core.v:224|./riscv_exec.v:264" *) \u_exec.alu_p_w  : \u_exec.result_q ;
  assign _1167_ = _1091_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:235" *) 32'd4 : 32'd0;
  assign _1168_ = _1076_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:229" *) 32'hxxxxxxxx : _1167_;
  assign _1169_ = _1075_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:225" *) 32'hxxxxxxxx : _1168_;
  assign _1170_ = _1074_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:219" *) 32'hxxxxxxxx : _1169_;
  assign _1171_ = _1073_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:213" *) 32'hxxxxxxxx : _1170_;
  assign _1172_ = _1072_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) 32'hxxxxxxxx : _1171_;
  assign _1173_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 32'hxxxxxxxx : _1172_;
  assign _1174_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 32'hxxxxxxxx : _1173_;
  assign _1175_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 32'hxxxxxxxx : _1174_;
  assign _1176_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'hxxxxxxxx : _1175_;
  assign _1177_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1176_;
  assign _1178_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1177_;
  assign _1179_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1178_;
  assign _1180_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1179_;
  assign _1181_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1180_;
  assign _1182_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1181_;
  assign _1183_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1182_;
  assign _1184_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1183_;
  assign _1185_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1184_;
  assign _1186_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1185_;
  assign _1187_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1186_;
  assign _0980_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1187_;
  assign _1188_ = _1091_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:235" *) csr_opcode_pc_w : 32'd0;
  assign _1189_ = _1076_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:229" *) 32'hxxxxxxxx : _1188_;
  assign _1190_ = _1075_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:225" *) 32'hxxxxxxxx : _1189_;
  assign _1191_ = _1074_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:219" *) 32'hxxxxxxxx : _1190_;
  assign _1192_ = _1073_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:213" *) 32'hxxxxxxxx : _1191_;
  assign _1193_ = _1072_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) 32'hxxxxxxxx : _1192_;
  assign _1194_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 32'hxxxxxxxx : _1193_;
  assign _1195_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 32'hxxxxxxxx : _1194_;
  assign _1196_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 32'hxxxxxxxx : _1195_;
  assign _1197_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'hxxxxxxxx : _1196_;
  assign _1198_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1197_;
  assign _1199_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1198_;
  assign _1200_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1199_;
  assign _1201_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1200_;
  assign _1202_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1201_;
  assign _1203_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1202_;
  assign _1204_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1203_;
  assign _1205_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1204_;
  assign _1206_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1205_;
  assign _1207_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1206_;
  assign _1208_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1207_;
  assign _0979_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1208_;
  assign _1209_ = _1091_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:235" *) 4'h4 : 4'h0;
  assign _1210_ = _1076_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:229" *) 4'hx : _1209_;
  assign _1211_ = _1075_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:225" *) 4'hx : _1210_;
  assign _1212_ = _1074_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:219" *) 4'hx : _1211_;
  assign _1213_ = _1073_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:213" *) 4'hx : _1212_;
  assign _1214_ = _1072_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) 4'hx : _1213_;
  assign _1215_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 4'hx : _1214_;
  assign _1216_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 4'hx : _1215_;
  assign _1217_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 4'hx : _1216_;
  assign _1218_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 4'hx : _1217_;
  assign _1219_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 4'hx : _1218_;
  assign _1220_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 4'hx : _1219_;
  assign _1221_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 4'hx : _1220_;
  assign _1222_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 4'hx : _1221_;
  assign _1223_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 4'hx : _1222_;
  assign _1224_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 4'hx : _1223_;
  assign _1225_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 4'hx : _1224_;
  assign _1226_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 4'hx : _1225_;
  assign _1227_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 4'hx : _1226_;
  assign _1228_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'hx : _1227_;
  assign _1229_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1228_;
  assign _0978_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1229_;
  assign _1230_ = _1076_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:229" *) { csr_opcode_opcode_w[31:12], 12'h000 } : _0980_;
  assign _1231_ = _1075_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:225" *) 32'hxxxxxxxx : _1230_;
  assign _1232_ = _1074_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:219" *) 32'hxxxxxxxx : _1231_;
  assign _1233_ = _1073_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:213" *) 32'hxxxxxxxx : _1232_;
  assign _1234_ = _1072_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) 32'hxxxxxxxx : _1233_;
  assign _1235_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 32'hxxxxxxxx : _1234_;
  assign _1236_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 32'hxxxxxxxx : _1235_;
  assign _1237_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 32'hxxxxxxxx : _1236_;
  assign _1238_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'hxxxxxxxx : _1237_;
  assign _1239_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1238_;
  assign _1240_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1239_;
  assign _1241_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1240_;
  assign _1242_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1241_;
  assign _1243_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1242_;
  assign _1244_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1243_;
  assign _1245_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1244_;
  assign _1246_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1245_;
  assign _1247_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1246_;
  assign _1248_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1247_;
  assign _1249_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1248_;
  assign _0977_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1249_;
  assign _1250_ = _1076_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:229" *) csr_opcode_pc_w : _0979_;
  assign _1251_ = _1075_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:225" *) 32'hxxxxxxxx : _1250_;
  assign _1252_ = _1074_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:219" *) 32'hxxxxxxxx : _1251_;
  assign _1253_ = _1073_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:213" *) 32'hxxxxxxxx : _1252_;
  assign _1254_ = _1072_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) 32'hxxxxxxxx : _1253_;
  assign _1255_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 32'hxxxxxxxx : _1254_;
  assign _1256_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 32'hxxxxxxxx : _1255_;
  assign _1257_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 32'hxxxxxxxx : _1256_;
  assign _1258_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'hxxxxxxxx : _1257_;
  assign _1259_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1258_;
  assign _1260_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1259_;
  assign _1261_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1260_;
  assign _1262_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1261_;
  assign _1263_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1262_;
  assign _1264_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1263_;
  assign _1265_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1264_;
  assign _1266_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1265_;
  assign _1267_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1266_;
  assign _1268_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1267_;
  assign _1269_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1268_;
  assign _0976_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1269_;
  assign _1270_ = _1076_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:229" *) 4'h4 : _0978_;
  assign _1271_ = _1075_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:225" *) 4'hx : _1270_;
  assign _1272_ = _1074_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:219" *) 4'hx : _1271_;
  assign _1273_ = _1073_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:213" *) 4'hx : _1272_;
  assign _1274_ = _1072_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) 4'hx : _1273_;
  assign _1275_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 4'hx : _1274_;
  assign _1276_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 4'hx : _1275_;
  assign _1277_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 4'hx : _1276_;
  assign _1278_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 4'hx : _1277_;
  assign _1279_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 4'hx : _1278_;
  assign _1280_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 4'hx : _1279_;
  assign _1281_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 4'hx : _1280_;
  assign _1282_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 4'hx : _1281_;
  assign _1283_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 4'hx : _1282_;
  assign _1284_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 4'hx : _1283_;
  assign _1285_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 4'hx : _1284_;
  assign _1286_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 4'hx : _1285_;
  assign _1287_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 4'hx : _1286_;
  assign _1288_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'hx : _1287_;
  assign _1289_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1288_;
  assign _0975_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1289_;
  assign _1290_ = _1075_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:225" *) { csr_opcode_opcode_w[31:12], 12'h000 } : _0976_;
  assign _1291_ = _1074_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:219" *) 32'hxxxxxxxx : _1290_;
  assign _1292_ = _1073_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:213" *) 32'hxxxxxxxx : _1291_;
  assign _1293_ = _1072_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) 32'hxxxxxxxx : _1292_;
  assign _1294_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 32'hxxxxxxxx : _1293_;
  assign _1295_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 32'hxxxxxxxx : _1294_;
  assign _1296_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 32'hxxxxxxxx : _1295_;
  assign _1297_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'hxxxxxxxx : _1296_;
  assign _1298_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1297_;
  assign _1299_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1298_;
  assign _1300_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1299_;
  assign _1301_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1300_;
  assign _1302_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1301_;
  assign _1303_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1302_;
  assign _1304_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1303_;
  assign _1305_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1304_;
  assign _1306_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1305_;
  assign _1307_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1306_;
  assign _1308_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1307_;
  assign _0973_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1308_;
  assign _1309_ = _1075_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:225" *) 4'h0 : _0975_;
  assign _1310_ = _1074_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:219" *) 4'hx : _1309_;
  assign _1311_ = _1073_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:213" *) 4'hx : _1310_;
  assign _1312_ = _1072_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) 4'hx : _1311_;
  assign _1313_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 4'hx : _1312_;
  assign _1314_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 4'hx : _1313_;
  assign _1315_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 4'hx : _1314_;
  assign _1316_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 4'hx : _1315_;
  assign _1317_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 4'hx : _1316_;
  assign _1318_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 4'hx : _1317_;
  assign _1319_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 4'hx : _1318_;
  assign _1320_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 4'hx : _1319_;
  assign _1321_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 4'hx : _1320_;
  assign _1322_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 4'hx : _1321_;
  assign _1323_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 4'hx : _1322_;
  assign _1324_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 4'hx : _1323_;
  assign _1325_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 4'hx : _1324_;
  assign _1326_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'hx : _1325_;
  assign _1327_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1326_;
  assign _0972_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1327_;
  assign _1328_ = _1075_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:225" *) 32'd0 : _0977_;
  assign _1329_ = _1074_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:219" *) 32'hxxxxxxxx : _1328_;
  assign _1330_ = _1073_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:213" *) 32'hxxxxxxxx : _1329_;
  assign _1331_ = _1072_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) 32'hxxxxxxxx : _1330_;
  assign _1332_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 32'hxxxxxxxx : _1331_;
  assign _1333_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 32'hxxxxxxxx : _1332_;
  assign _1334_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 32'hxxxxxxxx : _1333_;
  assign _1335_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'hxxxxxxxx : _1334_;
  assign _1336_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1335_;
  assign _1337_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1336_;
  assign _1338_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1337_;
  assign _1339_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1338_;
  assign _1340_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1339_;
  assign _1341_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1340_;
  assign _1342_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1341_;
  assign _1343_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1342_;
  assign _1344_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1343_;
  assign _1345_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1344_;
  assign _1346_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1345_;
  assign _0974_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1346_;
  assign _1347_ = _1074_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:219" *) { 27'h0000000, csr_opcode_opcode_w[24:20] } : _0974_;
  assign _1348_ = _1073_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:213" *) 32'hxxxxxxxx : _1347_;
  assign _1349_ = _1072_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) 32'hxxxxxxxx : _1348_;
  assign _1350_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 32'hxxxxxxxx : _1349_;
  assign _1351_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 32'hxxxxxxxx : _1350_;
  assign _1352_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 32'hxxxxxxxx : _1351_;
  assign _1353_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'hxxxxxxxx : _1352_;
  assign _1354_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1353_;
  assign _1355_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1354_;
  assign _1356_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1355_;
  assign _1357_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1356_;
  assign _1358_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1357_;
  assign _1359_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1358_;
  assign _1360_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1359_;
  assign _1361_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1360_;
  assign _1362_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1361_;
  assign _1363_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1362_;
  assign _1364_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1363_;
  assign _0971_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1364_;
  assign _1365_ = _1074_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:219" *) csr_opcode_ra_operand_w : _0973_;
  assign _1366_ = _1073_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:213" *) 32'hxxxxxxxx : _1365_;
  assign _1367_ = _1072_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) 32'hxxxxxxxx : _1366_;
  assign _1368_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 32'hxxxxxxxx : _1367_;
  assign _1369_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 32'hxxxxxxxx : _1368_;
  assign _1370_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 32'hxxxxxxxx : _1369_;
  assign _1371_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'hxxxxxxxx : _1370_;
  assign _1372_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1371_;
  assign _1373_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1372_;
  assign _1374_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1373_;
  assign _1375_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1374_;
  assign _1376_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1375_;
  assign _1377_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1376_;
  assign _1378_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1377_;
  assign _1379_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1378_;
  assign _1380_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1379_;
  assign _1381_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1380_;
  assign _1382_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1381_;
  assign _0970_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1382_;
  assign _1383_ = _1074_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:219" *) 4'h3 : _0972_;
  assign _1384_ = _1073_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:213" *) 4'hx : _1383_;
  assign _1385_ = _1072_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) 4'hx : _1384_;
  assign _1386_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 4'hx : _1385_;
  assign _1387_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 4'hx : _1386_;
  assign _1388_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 4'hx : _1387_;
  assign _1389_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 4'hx : _1388_;
  assign _1390_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 4'hx : _1389_;
  assign _1391_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 4'hx : _1390_;
  assign _1392_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 4'hx : _1391_;
  assign _1393_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 4'hx : _1392_;
  assign _1394_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 4'hx : _1393_;
  assign _1395_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 4'hx : _1394_;
  assign _1396_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 4'hx : _1395_;
  assign _1397_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 4'hx : _1396_;
  assign _1398_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 4'hx : _1397_;
  assign _1399_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'hx : _1398_;
  assign _1400_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1399_;
  assign _0969_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1400_;
  assign _1401_ = _1073_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:213" *) { 27'h0000000, csr_opcode_opcode_w[24:20] } : _0971_;
  assign _1402_ = _1072_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) 32'hxxxxxxxx : _1401_;
  assign _1403_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 32'hxxxxxxxx : _1402_;
  assign _1404_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 32'hxxxxxxxx : _1403_;
  assign _1405_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 32'hxxxxxxxx : _1404_;
  assign _1406_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'hxxxxxxxx : _1405_;
  assign _1407_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1406_;
  assign _1408_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1407_;
  assign _1409_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1408_;
  assign _1410_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1409_;
  assign _1411_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1410_;
  assign _1412_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1411_;
  assign _1413_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1412_;
  assign _1414_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1413_;
  assign _1415_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1414_;
  assign _1416_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1415_;
  assign _1417_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1416_;
  assign _0968_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1417_;
  assign _1418_ = _1073_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:213" *) csr_opcode_ra_operand_w : _0970_;
  assign _1419_ = _1072_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) 32'hxxxxxxxx : _1418_;
  assign _1420_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 32'hxxxxxxxx : _1419_;
  assign _1421_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 32'hxxxxxxxx : _1420_;
  assign _1422_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 32'hxxxxxxxx : _1421_;
  assign _1423_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'hxxxxxxxx : _1422_;
  assign _1424_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1423_;
  assign _1425_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1424_;
  assign _1426_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1425_;
  assign _1427_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1426_;
  assign _1428_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1427_;
  assign _1429_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1428_;
  assign _1430_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1429_;
  assign _1431_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1430_;
  assign _1432_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1431_;
  assign _1433_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1432_;
  assign _1434_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1433_;
  assign _0967_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1434_;
  assign _1435_ = _1073_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:213" *) 4'h2 : _0969_;
  assign _1436_ = _1072_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) 4'hx : _1435_;
  assign _1437_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 4'hx : _1436_;
  assign _1438_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 4'hx : _1437_;
  assign _1439_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 4'hx : _1438_;
  assign _1440_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 4'hx : _1439_;
  assign _1441_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 4'hx : _1440_;
  assign _1442_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 4'hx : _1441_;
  assign _1443_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 4'hx : _1442_;
  assign _1444_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 4'hx : _1443_;
  assign _1445_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 4'hx : _1444_;
  assign _1446_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 4'hx : _1445_;
  assign _1447_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 4'hx : _1446_;
  assign _1448_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 4'hx : _1447_;
  assign _1449_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 4'hx : _1448_;
  assign _1450_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'hx : _1449_;
  assign _1451_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1450_;
  assign _0966_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1451_;
  assign _1452_ = _1072_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) { 27'h0000000, csr_opcode_opcode_w[24:20] } : _0968_;
  assign _1453_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 32'hxxxxxxxx : _1452_;
  assign _1454_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 32'hxxxxxxxx : _1453_;
  assign _1455_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 32'hxxxxxxxx : _1454_;
  assign _1456_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'hxxxxxxxx : _1455_;
  assign _1457_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1456_;
  assign _1458_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1457_;
  assign _1459_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1458_;
  assign _1460_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1459_;
  assign _1461_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1460_;
  assign _1462_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1461_;
  assign _1463_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1462_;
  assign _1464_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1463_;
  assign _1465_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1464_;
  assign _1466_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1465_;
  assign _1467_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1466_;
  assign _0965_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1467_;
  assign _1468_ = _1072_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) csr_opcode_ra_operand_w : _0967_;
  assign _1469_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 32'hxxxxxxxx : _1468_;
  assign _1470_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 32'hxxxxxxxx : _1469_;
  assign _1471_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 32'hxxxxxxxx : _1470_;
  assign _1472_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'hxxxxxxxx : _1471_;
  assign _1473_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1472_;
  assign _1474_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1473_;
  assign _1475_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1474_;
  assign _1476_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1475_;
  assign _1477_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1476_;
  assign _1478_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1477_;
  assign _1479_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1478_;
  assign _1480_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1479_;
  assign _1481_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1480_;
  assign _1482_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1481_;
  assign _1483_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1482_;
  assign _0964_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1483_;
  assign _1484_ = _1072_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:207" *) 4'h1 : _0966_;
  assign _1485_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 4'hx : _1484_;
  assign _1486_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 4'hx : _1485_;
  assign _1487_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 4'hx : _1486_;
  assign _1488_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 4'hx : _1487_;
  assign _1489_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 4'hx : _1488_;
  assign _1490_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 4'hx : _1489_;
  assign _1491_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 4'hx : _1490_;
  assign _1492_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 4'hx : _1491_;
  assign _1493_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 4'hx : _1492_;
  assign _1494_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 4'hx : _1493_;
  assign _1495_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 4'hx : _1494_;
  assign _1496_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 4'hx : _1495_;
  assign _1497_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 4'hx : _1496_;
  assign _1498_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'hx : _1497_;
  assign _1499_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1498_;
  assign _0963_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1499_;
  assign _1500_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) { csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31:20] } : _0965_;
  assign _1501_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 32'hxxxxxxxx : _1500_;
  assign _1502_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 32'hxxxxxxxx : _1501_;
  assign _1503_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'hxxxxxxxx : _1502_;
  assign _1504_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1503_;
  assign _1505_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1504_;
  assign _1506_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1505_;
  assign _1507_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1506_;
  assign _1508_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1507_;
  assign _1509_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1508_;
  assign _1510_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1509_;
  assign _1511_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1510_;
  assign _1512_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1511_;
  assign _1513_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1512_;
  assign _1514_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1513_;
  assign _0962_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1514_;
  assign _1515_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) csr_opcode_ra_operand_w : _0964_;
  assign _1516_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 32'hxxxxxxxx : _1515_;
  assign _1517_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 32'hxxxxxxxx : _1516_;
  assign _1518_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'hxxxxxxxx : _1517_;
  assign _1519_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1518_;
  assign _1520_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1519_;
  assign _1521_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1520_;
  assign _1522_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1521_;
  assign _1523_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1522_;
  assign _1524_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1523_;
  assign _1525_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1524_;
  assign _1526_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1525_;
  assign _1527_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1526_;
  assign _1528_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1527_;
  assign _1529_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1528_;
  assign _0961_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1529_;
  assign _1530_ = _1071_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:201" *) 4'h9 : _0963_;
  assign _1531_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 4'hx : _1530_;
  assign _1532_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 4'hx : _1531_;
  assign _1533_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 4'hx : _1532_;
  assign _1534_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 4'hx : _1533_;
  assign _1535_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 4'hx : _1534_;
  assign _1536_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 4'hx : _1535_;
  assign _1537_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 4'hx : _1536_;
  assign _1538_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 4'hx : _1537_;
  assign _1539_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 4'hx : _1538_;
  assign _1540_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 4'hx : _1539_;
  assign _1541_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 4'hx : _1540_;
  assign _1542_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 4'hx : _1541_;
  assign _1543_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'hx : _1542_;
  assign _1544_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1543_;
  assign _0960_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1544_;
  assign _1545_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) { csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31:20] } : _0962_;
  assign _1546_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 32'hxxxxxxxx : _1545_;
  assign _1547_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'hxxxxxxxx : _1546_;
  assign _1548_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1547_;
  assign _1549_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1548_;
  assign _1550_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1549_;
  assign _1551_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1550_;
  assign _1552_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1551_;
  assign _1553_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1552_;
  assign _1554_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1553_;
  assign _1555_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1554_;
  assign _1556_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1555_;
  assign _1557_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1556_;
  assign _1558_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1557_;
  assign _0959_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1558_;
  assign _1559_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) csr_opcode_ra_operand_w : _0961_;
  assign _1560_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 32'hxxxxxxxx : _1559_;
  assign _1561_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'hxxxxxxxx : _1560_;
  assign _1562_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1561_;
  assign _1563_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1562_;
  assign _1564_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1563_;
  assign _1565_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1564_;
  assign _1566_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1565_;
  assign _1567_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1566_;
  assign _1568_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1567_;
  assign _1569_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1568_;
  assign _1570_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1569_;
  assign _1571_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1570_;
  assign _1572_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1571_;
  assign _0958_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1572_;
  assign _1573_ = _1070_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:195" *) 4'h8 : _0960_;
  assign _1574_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 4'hx : _1573_;
  assign _1575_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 4'hx : _1574_;
  assign _1576_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 4'hx : _1575_;
  assign _1577_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 4'hx : _1576_;
  assign _1578_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 4'hx : _1577_;
  assign _1579_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 4'hx : _1578_;
  assign _1580_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 4'hx : _1579_;
  assign _1581_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 4'hx : _1580_;
  assign _1582_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 4'hx : _1581_;
  assign _1583_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 4'hx : _1582_;
  assign _1584_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 4'hx : _1583_;
  assign _1585_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'hx : _1584_;
  assign _1586_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1585_;
  assign _0957_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1586_;
  assign _1587_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) { csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31:20] } : _0959_;
  assign _1588_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'hxxxxxxxx : _1587_;
  assign _1589_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1588_;
  assign _1590_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1589_;
  assign _1591_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1590_;
  assign _1592_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1591_;
  assign _1593_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1592_;
  assign _1594_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1593_;
  assign _1595_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1594_;
  assign _1596_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1595_;
  assign _1597_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1596_;
  assign _1598_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1597_;
  assign _1599_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1598_;
  assign _0956_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1599_;
  assign _1600_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) csr_opcode_ra_operand_w : _0958_;
  assign _1601_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 32'hxxxxxxxx : _1600_;
  assign _1602_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1601_;
  assign _1603_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1602_;
  assign _1604_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1603_;
  assign _1605_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1604_;
  assign _1606_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1605_;
  assign _1607_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1606_;
  assign _1608_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1607_;
  assign _1609_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1608_;
  assign _1610_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1609_;
  assign _1611_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1610_;
  assign _1612_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1611_;
  assign _0955_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1612_;
  assign _1613_ = _1069_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:189" *) 4'ha : _0957_;
  assign _1614_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 4'hx : _1613_;
  assign _1615_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 4'hx : _1614_;
  assign _1616_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 4'hx : _1615_;
  assign _1617_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 4'hx : _1616_;
  assign _1618_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 4'hx : _1617_;
  assign _1619_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 4'hx : _1618_;
  assign _1620_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 4'hx : _1619_;
  assign _1621_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 4'hx : _1620_;
  assign _1622_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 4'hx : _1621_;
  assign _1623_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 4'hx : _1622_;
  assign _1624_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'hx : _1623_;
  assign _1625_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1624_;
  assign _0954_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1625_;
  assign _1626_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) { csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31:20] } : _0956_;
  assign _1627_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1626_;
  assign _1628_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1627_;
  assign _1629_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1628_;
  assign _1630_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1629_;
  assign _1631_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1630_;
  assign _1632_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1631_;
  assign _1633_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1632_;
  assign _1634_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1633_;
  assign _1635_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1634_;
  assign _1636_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1635_;
  assign _1637_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1636_;
  assign _0953_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1637_;
  assign _1638_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) csr_opcode_ra_operand_w : _0955_;
  assign _1639_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 32'hxxxxxxxx : _1638_;
  assign _1640_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1639_;
  assign _1641_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1640_;
  assign _1642_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1641_;
  assign _1643_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1642_;
  assign _1644_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1643_;
  assign _1645_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1644_;
  assign _1646_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1645_;
  assign _1647_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1646_;
  assign _1648_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1647_;
  assign _1649_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1648_;
  assign _0952_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1649_;
  assign _1650_ = _1068_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:183" *) 4'hb : _0954_;
  assign _1651_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 4'hx : _1650_;
  assign _1652_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 4'hx : _1651_;
  assign _1653_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 4'hx : _1652_;
  assign _1654_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 4'hx : _1653_;
  assign _1655_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 4'hx : _1654_;
  assign _1656_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 4'hx : _1655_;
  assign _1657_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 4'hx : _1656_;
  assign _1658_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 4'hx : _1657_;
  assign _1659_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 4'hx : _1658_;
  assign _1660_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'hx : _1659_;
  assign _1661_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1660_;
  assign _0951_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1661_;
  assign _1662_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) { csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31:20] } : _0953_;
  assign _1663_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1662_;
  assign _1664_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1663_;
  assign _1665_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1664_;
  assign _1666_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1665_;
  assign _1667_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1666_;
  assign _1668_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1667_;
  assign _1669_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1668_;
  assign _1670_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1669_;
  assign _1671_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1670_;
  assign _1672_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1671_;
  assign _0950_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1672_;
  assign _1673_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) csr_opcode_ra_operand_w : _0952_;
  assign _1674_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 32'hxxxxxxxx : _1673_;
  assign _1675_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1674_;
  assign _1676_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1675_;
  assign _1677_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1676_;
  assign _1678_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1677_;
  assign _1679_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1678_;
  assign _1680_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1679_;
  assign _1681_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1680_;
  assign _1682_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1681_;
  assign _1683_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1682_;
  assign _0949_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1683_;
  assign _1684_ = _1067_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:177" *) 4'h7 : _0951_;
  assign _1685_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 4'hx : _1684_;
  assign _1686_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 4'hx : _1685_;
  assign _1687_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 4'hx : _1686_;
  assign _1688_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 4'hx : _1687_;
  assign _1689_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 4'hx : _1688_;
  assign _1690_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 4'hx : _1689_;
  assign _1691_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 4'hx : _1690_;
  assign _1692_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 4'hx : _1691_;
  assign _1693_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'hx : _1692_;
  assign _1694_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1693_;
  assign _0948_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1694_;
  assign _1695_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) { csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31:20] } : _0950_;
  assign _1696_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1695_;
  assign _1697_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1696_;
  assign _1698_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1697_;
  assign _1699_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1698_;
  assign _1700_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1699_;
  assign _1701_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1700_;
  assign _1702_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1701_;
  assign _1703_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1702_;
  assign _1704_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1703_;
  assign _0947_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1704_;
  assign _1705_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) csr_opcode_ra_operand_w : _0949_;
  assign _1706_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 32'hxxxxxxxx : _1705_;
  assign _1707_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1706_;
  assign _1708_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1707_;
  assign _1709_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1708_;
  assign _1710_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1709_;
  assign _1711_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1710_;
  assign _1712_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1711_;
  assign _1713_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1712_;
  assign _1714_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1713_;
  assign _0946_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1714_;
  assign _1715_ = _1066_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:171" *) 4'h4 : _0948_;
  assign _1716_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 4'hx : _1715_;
  assign _1717_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 4'hx : _1716_;
  assign _1718_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 4'hx : _1717_;
  assign _1719_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 4'hx : _1718_;
  assign _1720_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 4'hx : _1719_;
  assign _1721_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 4'hx : _1720_;
  assign _1722_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 4'hx : _1721_;
  assign _1723_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'hx : _1722_;
  assign _1724_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1723_;
  assign _0945_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1724_;
  assign _1725_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) csr_opcode_rb_operand_w : _0947_;
  assign _1726_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1725_;
  assign _1727_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1726_;
  assign _1728_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1727_;
  assign _1729_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1728_;
  assign _1730_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1729_;
  assign _1731_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1730_;
  assign _1732_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1731_;
  assign _1733_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1732_;
  assign _0944_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1733_;
  assign _1734_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) csr_opcode_ra_operand_w : _0946_;
  assign _1735_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 32'hxxxxxxxx : _1734_;
  assign _1736_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1735_;
  assign _1737_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1736_;
  assign _1738_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1737_;
  assign _1739_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1738_;
  assign _1740_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1739_;
  assign _1741_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1740_;
  assign _1742_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1741_;
  assign _0943_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1742_;
  assign _1743_ = _1065_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:165" *) 4'ha : _0945_;
  assign _1744_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 4'hx : _1743_;
  assign _1745_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 4'hx : _1744_;
  assign _1746_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 4'hx : _1745_;
  assign _1747_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 4'hx : _1746_;
  assign _1748_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 4'hx : _1747_;
  assign _1749_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 4'hx : _1748_;
  assign _1750_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'hx : _1749_;
  assign _1751_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1750_;
  assign _0942_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1751_;
  assign _1752_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) csr_opcode_rb_operand_w : _0944_;
  assign _1753_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1752_;
  assign _1754_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1753_;
  assign _1755_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1754_;
  assign _1756_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1755_;
  assign _1757_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1756_;
  assign _1758_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1757_;
  assign _1759_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1758_;
  assign _1021_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1759_;
  assign _1760_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) csr_opcode_ra_operand_w : _0943_;
  assign _1761_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 32'hxxxxxxxx : _1760_;
  assign _1762_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1761_;
  assign _1763_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1762_;
  assign _1764_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1763_;
  assign _1765_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1764_;
  assign _1766_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1765_;
  assign _1767_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1766_;
  assign _1020_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1767_;
  assign _1768_ = _1064_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:159" *) 4'hb : _0942_;
  assign _1769_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 4'hx : _1768_;
  assign _1770_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 4'hx : _1769_;
  assign _1771_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 4'hx : _1770_;
  assign _1772_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 4'hx : _1771_;
  assign _1773_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 4'hx : _1772_;
  assign _1774_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'hx : _1773_;
  assign _1775_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1774_;
  assign _1019_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1775_;
  assign _1776_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) csr_opcode_rb_operand_w : _1021_;
  assign _1777_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1776_;
  assign _1778_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1777_;
  assign _1779_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1778_;
  assign _1780_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1779_;
  assign _1781_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1780_;
  assign _1782_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1781_;
  assign _1016_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1782_;
  assign _1783_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) csr_opcode_ra_operand_w : _1020_;
  assign _1784_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 32'hxxxxxxxx : _1783_;
  assign _1785_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1784_;
  assign _1786_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1785_;
  assign _1787_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1786_;
  assign _1788_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1787_;
  assign _1789_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1788_;
  assign _1015_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1789_;
  assign _1790_ = _1063_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:153" *) 4'h9 : _1019_;
  assign _1791_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 4'hx : _1790_;
  assign _1792_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 4'hx : _1791_;
  assign _1793_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 4'hx : _1792_;
  assign _1794_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 4'hx : _1793_;
  assign _1795_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'hx : _1794_;
  assign _1796_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1795_;
  assign _1014_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1796_;
  assign _1797_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) csr_opcode_rb_operand_w : _1016_;
  assign _1798_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1797_;
  assign _1799_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1798_;
  assign _1800_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1799_;
  assign _1801_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1800_;
  assign _1802_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1801_;
  assign _1011_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1802_;
  assign _1803_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) csr_opcode_ra_operand_w : _1015_;
  assign _1804_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 32'hxxxxxxxx : _1803_;
  assign _1805_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1804_;
  assign _1806_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1805_;
  assign _1807_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1806_;
  assign _1808_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1807_;
  assign _1010_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1808_;
  assign _1809_ = _1062_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:147" *) 4'h6 : _1014_;
  assign _1810_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 4'hx : _1809_;
  assign _1811_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 4'hx : _1810_;
  assign _1812_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 4'hx : _1811_;
  assign _1813_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'hx : _1812_;
  assign _1814_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1813_;
  assign _1009_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1814_;
  assign _1815_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) csr_opcode_rb_operand_w : _1011_;
  assign _1816_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1815_;
  assign _1817_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1816_;
  assign _1818_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1817_;
  assign _1819_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1818_;
  assign _1005_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1819_;
  assign _1820_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) csr_opcode_ra_operand_w : _1010_;
  assign _1821_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 32'hxxxxxxxx : _1820_;
  assign _1822_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1821_;
  assign _1823_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1822_;
  assign _1824_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1823_;
  assign _1004_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1824_;
  assign _1825_ = _1061_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:141" *) 4'h2 : _1009_;
  assign _1826_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 4'hx : _1825_;
  assign _1827_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 4'hx : _1826_;
  assign _1828_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'hx : _1827_;
  assign _1829_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1828_;
  assign _1003_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1829_;
  assign _1830_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) csr_opcode_rb_operand_w : _1005_;
  assign _1831_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1830_;
  assign _1832_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1831_;
  assign _1833_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1832_;
  assign _0999_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1833_;
  assign _1834_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) csr_opcode_ra_operand_w : _1004_;
  assign _1835_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 32'hxxxxxxxx : _1834_;
  assign _1836_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1835_;
  assign _1837_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1836_;
  assign _0998_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1837_;
  assign _1838_ = _1060_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:135" *) 4'h3 : _1003_;
  assign _1839_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 4'hx : _1838_;
  assign _1840_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'hx : _1839_;
  assign _1841_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1840_;
  assign _0997_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1841_;
  assign _1842_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) csr_opcode_rb_operand_w : _0999_;
  assign _1843_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1842_;
  assign _1844_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1843_;
  assign _0994_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1844_;
  assign _1845_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) csr_opcode_ra_operand_w : _0998_;
  assign _1846_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 32'hxxxxxxxx : _1845_;
  assign _1847_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1846_;
  assign _0993_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1847_;
  assign _1848_ = _1059_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:129" *) 4'h1 : _0997_;
  assign _1849_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'hx : _1848_;
  assign _1850_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1849_;
  assign _0992_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1850_;
  assign _1851_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) csr_opcode_rb_operand_w : _0994_;
  assign _1852_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1851_;
  assign _0989_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1852_;
  assign _1853_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) csr_opcode_ra_operand_w : _0993_;
  assign _1854_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 32'hxxxxxxxx : _1853_;
  assign _0988_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1854_;
  assign _1855_ = _1058_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:123" *) 4'h8 : _0992_;
  assign _1856_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'hx : _1855_;
  assign _0987_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1856_;
  assign _1857_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) csr_opcode_rb_operand_w : _0989_;
  assign _0983_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1857_;
  assign _1858_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) csr_opcode_ra_operand_w : _0988_;
  assign _0982_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 32'hxxxxxxxx : _1858_;
  assign _1859_ = _1057_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:117" *) 4'h7 : _0987_;
  assign _0981_ = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'hx : _1859_;
  assign \u_exec.alu_input_b_r  = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) csr_opcode_rb_operand_w : _0983_;
  assign \u_exec.alu_input_a_r  = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) csr_opcode_ra_operand_w : _0982_;
  assign \u_exec.alu_func_r  = _1056_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:111" *) 4'h4 : _0981_;
  assign _1860_ = csr_opcode_ra_operand_w - (* src = "./riscv_core.v:224|./riscv_exec.v:279" *) csr_opcode_rb_operand_w;
  assign _1861_ = csr_opcode_rb_operand_w - (* src = "./riscv_core.v:224|./riscv_exec.v:297" *) csr_opcode_ra_operand_w;
  assign _1874_ = \u_exec.alu_input_a_r  + (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:163" *) \u_exec.alu_input_b_r ;
  assign _1875_ = \u_exec.alu_input_a_r  & (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:174" *) \u_exec.alu_input_b_r ;
  assign _1876_ = \u_exec.alu_input_b_r [1] == (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:102" *) 1'h1;
  assign _1877_ = \u_exec.alu_input_b_r [2] == (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:107" *) 1'h1;
  assign _1878_ = \u_exec.alu_input_b_r [3] == (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:112" *) 1'h1;
  assign _1879_ = \u_exec.alu_input_b_r [4] == (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:117" *) 1'h1;
  assign _1880_ = \u_exec.alu_input_a_r [31] == (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:128" *) 1'h1;
  assign _1881_ = \u_exec.alu_func_r  == (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:128" *) 4'h3;
  assign _1882_ = \u_exec.alu_input_b_r [0] == (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:133" *) 1'h1;
  assign _1883_ = \u_exec.alu_input_b_r [1] == (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:138" *) 1'h1;
  assign _1884_ = \u_exec.alu_input_b_r [2] == (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:143" *) 1'h1;
  assign _1885_ = \u_exec.alu_input_b_r [3] == (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:148" *) 1'h1;
  assign _1886_ = \u_exec.alu_input_b_r [4] == (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:153" *) 1'h1;
  assign _1887_ = \u_exec.alu_input_b_r [0] == (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:97" *) 1'h1;
  assign _1888_ = _1880_ && (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:128" *) _1881_;
  assign _1889_ = \u_exec.alu_input_a_r  < (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:189" *) \u_exec.alu_input_b_r ;
  assign _1890_ = \u_exec.alu_input_a_r [31] != (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:193" *) \u_exec.alu_input_b_r [31];
  assign _1891_ = \u_exec.alu_input_a_r  | (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:178" *) \u_exec.alu_input_b_r ;
  assign _1892_ = _1890_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:193" *) _1933_ : _1934_;
  assign _1873_ = _1893_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:191" *) _1892_ : 32'hxxxxxxxx;
  assign _1893_ = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:191" *) 4'hb;
  assign _1894_ = _1886_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:153" *) { _1871_, _1870_[31:16] } : _1870_;
  assign _1872_ = _1896_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) _1894_ : 32'hxxxxxxxx;
  assign _1896_ = | (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) _1895_;
  assign _1895_[0] = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) 4'h2;
  assign _1895_[1] = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) 4'h3;
  assign _1897_ = _1885_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:148" *) { _1871_[15:8], _1869_[31:8] } : _1869_;
  assign _1870_ = _1899_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) _1897_ : 32'hxxxxxxxx;
  assign _1899_ = | (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) _1898_;
  assign _1898_[0] = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) 4'h2;
  assign _1898_[1] = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) 4'h3;
  assign _1900_ = _1884_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:143" *) { _1871_[15:12], _1868_[31:4] } : _1868_;
  assign _1869_ = _1902_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) _1900_ : 32'hxxxxxxxx;
  assign _1902_ = | (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) _1901_;
  assign _1901_[0] = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) 4'h2;
  assign _1901_[1] = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) 4'h3;
  assign _1903_ = _1883_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:138" *) { _1871_[15:14], _1867_[31:2] } : _1867_;
  assign _1868_ = _1905_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) _1903_ : 32'hxxxxxxxx;
  assign _1905_ = | (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) _1904_;
  assign _1904_[0] = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) 4'h2;
  assign _1904_[1] = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) 4'h3;
  assign _1906_ = _1882_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:133" *) { _1871_[15], \u_exec.alu_input_a_r [31:1] } : \u_exec.alu_input_a_r ;
  assign _1867_ = _1908_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) _1906_ : 32'hxxxxxxxx;
  assign _1908_ = | (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) _1907_;
  assign _1907_[0] = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) 4'h2;
  assign _1907_[1] = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) 4'h3;
  assign _1909_ = _1888_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:128" *) 16'hffff : 16'h0000;
  assign _1871_ = _1911_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) _1909_ : 16'hxxxx;
  assign _1911_ = | (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) _1910_;
  assign _1910_[0] = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) 4'h2;
  assign _1910_[1] = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) 4'h3;
  assign _1912_ = _1879_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:117" *) { _1866_[15:0], 16'h0000 } : _1866_;
  assign _1862_ = _1913_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:95" *) _1912_ : 32'hxxxxxxxx;
  assign _1913_ = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:95" *) 4'h1;
  assign _1914_ = _1878_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:112" *) { _1865_[23:0], 8'h00 } : _1865_;
  assign _1866_ = _1915_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:95" *) _1914_ : 32'hxxxxxxxx;
  assign _1915_ = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:95" *) 4'h1;
  assign _1916_ = _1877_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:107" *) { _1864_[27:0], 4'h0 } : _1864_;
  assign _1865_ = _1917_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:95" *) _1916_ : 32'hxxxxxxxx;
  assign _1917_ = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:95" *) 4'h1;
  assign _1918_ = _1876_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:102" *) { _1863_[29:0], 2'h0 } : _1863_;
  assign _1864_ = _1919_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:95" *) _1918_ : 32'hxxxxxxxx;
  assign _1919_ = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:95" *) 4'h1;
  assign _1920_ = _1887_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:97" *) { \u_exec.alu_input_a_r [30:0], 1'h0 } : \u_exec.alu_input_a_r ;
  assign _1863_ = _1921_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:95" *) _1920_ : 32'hxxxxxxxx;
  assign _1921_ = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:95" *) 4'h1;
  function [31:0] _5749_;
    input [31:0] a;
    input [287:0] b;
    input [8:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:191" *)
    (* parallel_case *)
    casez (s)
      9'b????????1:
        _5749_ = b[31:0];
      9'b???????1?:
        _5749_ = b[63:32];
      9'b??????1??:
        _5749_ = b[95:64];
      9'b?????1???:
        _5749_ = b[127:96];
      9'b????1????:
        _5749_ = b[159:128];
      9'b???1?????:
        _5749_ = b[191:160];
      9'b??1??????:
        _5749_ = b[223:192];
      9'b?1???????:
        _5749_ = b[255:224];
      9'b1????????:
        _5749_ = b[287:256];
      default:
        _5749_ = a;
    endcase
  endfunction
  assign \u_exec.alu_p_w  = _5749_(\u_exec.alu_input_a_r , { _1862_, _1872_, _1874_, \u_exec.u_alu.sub_res_w , _1875_, _1891_, _1935_, _1932_, _1873_ }, { _1931_, _1930_, _1928_, _1927_, _1926_, _1925_, _1924_, _1923_, _1922_ });
  assign _1922_ = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:191" *) 4'hb;
  assign _1923_ = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:187" *) 4'ha;
  assign _1924_ = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:180" *) 4'h9;
  assign _1925_ = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:176" *) 4'h8;
  assign _1926_ = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:172" *) 4'h7;
  assign _1927_ = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:165" *) 4'h6;
  assign _1928_ = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:161" *) 4'h4;
  assign _1930_ = | (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) _1929_;
  assign _1929_[0] = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) 4'h2;
  assign _1929_[1] = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:125" *) 4'h3;
  assign _1931_ = \u_exec.alu_func_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:91|./riscv_alu.v:95" *) 4'h1;
  assign \u_exec.u_alu.sub_res_w  = \u_exec.alu_input_a_r  - (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:73" *) \u_exec.alu_input_b_r ;
  assign _1932_ = _1889_ ? (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:189" *) 32'd1 : 32'd0;
  assign _1933_ = \u_exec.alu_input_a_r [31] ? (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:194" *) 32'd1 : 32'd0;
  assign _1934_ = \u_exec.u_alu.sub_res_w [31] ? (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:196" *) 32'd1 : 32'd0;
  assign _1935_ = \u_exec.alu_input_a_r  ^ (* src = "./riscv_core.v:224|./riscv_exec.v:248|./riscv_alu.v:182" *) \u_exec.alu_input_b_r ;
  assign _1946_ = { \u_fetch.icache_pc_w [31:2], 2'h0 } + (* src = "./riscv_core.v:606|./riscv_fetch.v:189" *) 32'd4;
  assign _1947_ = \u_fetch.active_q  & (* src = "./riscv_core.v:606|./riscv_fetch.v:225" *) fetch_accept_w;
  assign mem_i_rd_o = _1947_ & (* src = "./riscv_core.v:606|./riscv_fetch.v:225" *) _1959_;
  assign fetch_dec_valid_w = _1965_ & (* src = "./riscv_core.v:606|./riscv_fetch.v:257" *) _1962_;
  assign _1948_ = mem_i_rd_o && (* src = "./riscv_core.v:606|./riscv_fetch.v:116" *) mem_i_accept_i;
  assign _1949_ = \u_fetch.branch_q  && (* src = "./riscv_core.v:606|./riscv_fetch.v:134" *) _1967_;
  assign _1950_ = mem_i_rd_o && (* src = "./riscv_core.v:606|./riscv_fetch.v:158" *) mem_i_accept_i;
  assign _1951_ = 1'h0 && (* src = "./riscv_core.v:606|./riscv_fetch.v:166" *) _1956_;
  assign _1952_ = \u_fetch.branch_q  && (* src = "./riscv_core.v:606|./riscv_fetch.v:185" *) _1968_;
  assign _1953_ = \u_fetch.branch_q  && (* src = "./riscv_core.v:606|./riscv_fetch.v:205" *) _1969_;
  assign _1954_ = mem_i_rd_o && (* src = "./riscv_core.v:606|./riscv_fetch.v:219" *) mem_i_accept_i;
  assign \u_fetch.icache_busy_w  = \u_fetch.icache_fetch_q  && (* src = "./riscv_core.v:606|./riscv_fetch.v:231" *) _1960_;
  assign _1955_ = fetch_dec_valid_w && (* src = "./riscv_core.v:606|./riscv_fetch.v:246" *) _1961_;
  assign _1956_ = ! (* src = "./riscv_core.v:606|./riscv_fetch.v:166" *) mem_i_accept_i;
  assign _1957_ = ! (* src = "./riscv_core.v:606|./riscv_fetch.v:188" *) \u_fetch.stall_w ;
  assign _1958_ = ! (* src = "./riscv_core.v:606|./riscv_fetch.v:208" *) \u_fetch.stall_w ;
  assign _1959_ = ! (* src = "./riscv_core.v:606|./riscv_fetch.v:225" *) \u_fetch.icache_busy_w ;
  assign _1960_ = ! (* src = "./riscv_core.v:606|./riscv_fetch.v:231" *) mem_i_valid_i;
  assign _1961_ = ! (* src = "./riscv_core.v:606|./riscv_fetch.v:246" *) fetch_accept_w;
  assign _1962_ = ! (* src = "./riscv_core.v:606|./riscv_fetch.v:257" *) \u_fetch.fetch_resp_drop_w ;
  assign _1963_ = ! (* src = "./riscv_core.v:606|./riscv_fetch.v:94" *) fetch_accept_w;
  assign _1964_ = ! (* src = "./riscv_core.v:606|./riscv_fetch.v:94" *) mem_i_accept_i;
  assign _1965_ = mem_i_valid_i || (* src = "./riscv_core.v:606|./riscv_fetch.v:257" *) \u_fetch.skid_valid_q ;
  assign _1966_ = _1963_ || (* src = "./riscv_core.v:606|./riscv_fetch.v:94" *) \u_fetch.icache_busy_w ;
  assign \u_fetch.stall_w  = _1966_ || (* src = "./riscv_core.v:606|./riscv_fetch.v:94" *) _1964_;
  assign _1967_ = ~ (* src = "./riscv_core.v:606|./riscv_fetch.v:134" *) \u_fetch.stall_w ;
  assign _1968_ = ~ (* src = "./riscv_core.v:606|./riscv_fetch.v:185" *) \u_fetch.stall_w ;
  assign _1969_ = ~ (* src = "./riscv_core.v:606|./riscv_fetch.v:205" *) \u_fetch.stall_w ;
  assign \u_fetch.fetch_resp_drop_w  = \u_fetch.branch_q  | (* src = "./riscv_core.v:606|./riscv_fetch.v:213" *) \u_fetch.branch_d_q ;
  assign mem_i_flush_o = ifence_w | (* src = "./riscv_core.v:606|./riscv_fetch.v:228" *) \u_fetch.icache_invalidate_q ;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_fetch.skid_buffer_q  <= 66'h00000000000000000;
    else
      \u_fetch.skid_buffer_q  <= _1944_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_fetch.skid_valid_q  <= 1'h0;
    else
      \u_fetch.skid_valid_q  <= _1945_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_fetch.pc_d_q  <= 32'd0;
    else
      \u_fetch.pc_d_q  <= _1942_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_fetch.branch_d_q  <= 1'h0;
    else
      \u_fetch.branch_d_q  <= _1937_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_fetch.icache_pc_w  <= 32'd0;
    else
      \u_fetch.icache_pc_w  <= _1943_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_fetch.icache_invalidate_q  <= 1'h0;
    else
      \u_fetch.icache_invalidate_q  <= _1941_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_fetch.icache_fetch_q  <= 1'h0;
    else
      \u_fetch.icache_fetch_q  <= _1940_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_fetch.active_q  <= 1'h0;
    else
      \u_fetch.active_q  <= _1936_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_fetch.branch_q  <= 1'h0;
    else
      \u_fetch.branch_q  <= _1939_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_fetch.branch_pc_q  <= 32'd0;
    else
      \u_fetch.branch_pc_q  <= _1938_;
  assign _1945_ = _1955_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:606|./riscv_fetch.v:246" *) 1'h1 : 1'h0;
  assign _1944_ = _1955_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:606|./riscv_fetch.v:246" *) { fetch_dec_fault_page_w, fetch_dec_fault_fetch_w, csr_opcode_pc_w, fetch_dec_instr_w } : 66'h00000000000000000;
  assign _1942_ = _1954_ ? (* src = "./riscv_core.v:606|./riscv_fetch.v:219" *) \u_fetch.icache_pc_w  : \u_fetch.pc_d_q ;
  assign _1970_ = _1958_ ? (* src = "./riscv_core.v:606|./riscv_fetch.v:208" *) 1'h0 : \u_fetch.branch_d_q ;
  assign _1937_ = _1953_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:606|./riscv_fetch.v:205" *) 1'h1 : _1970_;
  assign _1971_ = _1957_ ? (* src = "./riscv_core.v:606|./riscv_fetch.v:188" *) _1946_ : \u_fetch.icache_pc_w ;
  assign _1943_ = _1952_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:606|./riscv_fetch.v:185" *) \u_fetch.branch_pc_q  : _1971_;
  assign _1941_ = _1951_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:606|./riscv_fetch.v:166" *) 1'h1 : 1'h0;
  assign _1972_ = mem_i_valid_i ? (* src = "./riscv_core.v:606|./riscv_fetch.v:160" *) 1'h0 : \u_fetch.icache_fetch_q ;
  assign _1940_ = _1950_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:606|./riscv_fetch.v:158" *) 1'h1 : _1972_;
  assign _1936_ = _1949_ ? (* src = "./riscv_core.v:606|./riscv_fetch.v:134" *) 1'h1 : \u_fetch.active_q ;
  assign _1973_ = _1948_ ? (* src = "./riscv_core.v:606|./riscv_fetch.v:116" *) 32'd0 : \u_fetch.branch_pc_q ;
  assign _1938_ = branch_request_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:606|./riscv_fetch.v:110" *) branch_pc_w : _1973_;
  assign _1974_ = _1948_ ? (* src = "./riscv_core.v:606|./riscv_fetch.v:116" *) 1'h0 : \u_fetch.branch_q ;
  assign _1939_ = branch_request_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:606|./riscv_fetch.v:110" *) 1'h1 : _1974_;
  assign csr_opcode_pc_w = \u_fetch.skid_valid_q  ? (* src = "./riscv_core.v:606|./riscv_fetch.v:258" *) \u_fetch.skid_buffer_q [63:32] : { \u_fetch.pc_d_q [31:2], 2'h0 };
  assign fetch_dec_instr_w = \u_fetch.skid_valid_q  ? (* src = "./riscv_core.v:606|./riscv_fetch.v:259" *) \u_fetch.skid_buffer_q [31:0] : mem_i_inst_i;
  assign fetch_dec_fault_fetch_w = \u_fetch.skid_valid_q  ? (* src = "./riscv_core.v:606|./riscv_fetch.v:262" *) \u_fetch.skid_buffer_q [64] : mem_i_error_i;
  assign fetch_dec_fault_page_w = \u_fetch.skid_valid_q  ? (* src = "./riscv_core.v:606|./riscv_fetch.v:263" *) \u_fetch.skid_buffer_q [65] : 1'h0;
  assign _1988_ = fetch_dec_valid_w & (* src = "./riscv_core.v:498|./riscv_issue.v:178" *) _2012_;
  assign \u_issue.opcode_valid_w  = _1988_ & (* src = "./riscv_core.v:498|./riscv_issue.v:178" *) _2013_;
  assign lsu_opcode_valid_w = exec_opcode_valid_w & (* src = "./riscv_core.v:498|./riscv_issue.v:412" *) _2014_;
  assign mul_opcode_valid_w = 1'h1 & (* src = "./riscv_core.v:498|./riscv_issue.v:414" *) exec_opcode_valid_w;
  assign div_opcode_valid_w = 1'h1 & (* src = "./riscv_core.v:498|./riscv_issue.v:415" *) exec_opcode_valid_w;
  assign _1989_ = \u_issue.opcode_accept_r  & (* src = "./riscv_core.v:498|./riscv_issue.v:418" *) _2015_;
  assign csr_opcode_valid_w = exec_opcode_valid_w & (* src = "./riscv_core.v:498|./riscv_issue.v:525" *) _2016_;
  assign _1990_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:471" *) csr_opcode_opcode_w[19:15];
  assign _1991_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:473" *) csr_opcode_opcode_w[24:20];
  assign _1992_ = \u_issue.pipe_rd_e2_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:477" *) csr_opcode_opcode_w[19:15];
  assign _1993_ = \u_issue.pipe_rd_e2_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:479" *) csr_opcode_opcode_w[24:20];
  assign _1994_ = \u_issue.pipe_rd_e1_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:483" *) csr_opcode_opcode_w[19:15];
  assign _1995_ = \u_issue.pipe_rd_e1_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:485" *) csr_opcode_opcode_w[24:20];
  assign _1996_ = csr_opcode_opcode_w[19:15] == (* src = "./riscv_core.v:498|./riscv_issue.v:489" *) 5'h00;
  assign _1997_ = csr_opcode_opcode_w[24:20] == (* src = "./riscv_core.v:498|./riscv_issue.v:491" *) 5'h00;
  assign _1998_ = div_opcode_valid_w && (* src = "./riscv_core.v:498|./riscv_issue.v:345" *) fetch_instr_div_w;
  assign _1999_ = csr_opcode_valid_w && (* src = "./riscv_core.v:498|./riscv_issue.v:357" *) fetch_instr_csr_w;
  assign _2000_ = _2004_ && (* src = "./riscv_core.v:498|./riscv_issue.v:392" *) _2006_;
  assign _2001_ = \u_issue.opcode_valid_w  && (* src = "./riscv_core.v:498|./riscv_issue.v:402" *) _2002_;
  assign csr_opcode_invalid_w = exec_opcode_valid_w && (* src = "./riscv_core.v:498|./riscv_issue.v:533" *) fetch_instr_invalid_w;
  assign _2002_ = ! (* src = "./riscv_core.v:498|./riscv_issue.v:402" *) _2011_;
  assign _2003_ = \u_issue.u_pipe_ctrl.ctrl_e1_q [1] || (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) \u_issue.u_pipe_ctrl.ctrl_e1_q [5];
  assign _2004_ = \u_issue.u_pipe_ctrl.ctrl_e1_q [1] || (* src = "./riscv_core.v:498|./riscv_issue.v:392" *) \u_issue.u_pipe_ctrl.ctrl_e1_q [2];
  assign _2005_ = fetch_instr_mul_w || (* src = "./riscv_core.v:498|./riscv_issue.v:392" *) fetch_instr_div_w;
  assign _2006_ = _2005_ || (* src = "./riscv_core.v:498|./riscv_issue.v:392" *) fetch_instr_csr_w;
  assign _2007_ = lsu_stall_w || (* src = "./riscv_core.v:498|./riscv_issue.v:396" *) exec_hold_w;
  assign _2008_ = _2007_ || (* src = "./riscv_core.v:498|./riscv_issue.v:396" *) \u_issue.div_pending_q ;
  assign _2009_ = _2008_ || (* src = "./riscv_core.v:498|./riscv_issue.v:396" *) \u_issue.csr_pending_q ;
  assign _2010_ = _3079_ || (* src = "./riscv_core.v:498|./riscv_issue.v:401" *) _3080_;
  assign _2011_ = _2010_ || (* src = "./riscv_core.v:498|./riscv_issue.v:402" *) _3081_;
  assign interrupt_inhibit_w = \u_issue.csr_pending_q  || (* src = "./riscv_core.v:498|./riscv_issue.v:416" *) fetch_instr_csr_w;
  assign _2012_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:178" *) \u_issue.pipe_squash_e1_e2_w ;
  assign _2013_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:178" *) branch_csr_request_w;
  assign _2014_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:412" *) take_interrupt_w;
  assign _2015_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:418" *) take_interrupt_w;
  assign _2016_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:525" *) take_interrupt_w;
  assign branch_request_w = branch_csr_request_w | (* src = "./riscv_core.v:498|./riscv_issue.v:181" *) branch_d_exec_request_w;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_issue.csr_pending_q  <= 1'h0;
    else
      \u_issue.csr_pending_q  <= _1975_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_issue.div_pending_q  <= 1'h0;
    else
      \u_issue.div_pending_q  <= _1976_;
  assign _2017_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2018_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2019_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2020_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2021_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2022_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2023_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2024_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2025_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2026_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[6] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _3056_ : 1'hx;
  function [0:0] _5875_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _5875_ = b[0:0];
      32'b??????????????????????????????1?:
        _5875_ = b[1:1];
      32'b?????????????????????????????1??:
        _5875_ = b[2:2];
      32'b????????????????????????????1???:
        _5875_ = b[3:3];
      32'b???????????????????????????1????:
        _5875_ = b[4:4];
      32'b??????????????????????????1?????:
        _5875_ = b[5:5];
      32'b?????????????????????????1??????:
        _5875_ = b[6:6];
      32'b????????????????????????1???????:
        _5875_ = b[7:7];
      32'b???????????????????????1????????:
        _5875_ = b[8:8];
      32'b??????????????????????1?????????:
        _5875_ = b[9:9];
      32'b?????????????????????1??????????:
        _5875_ = b[10:10];
      32'b????????????????????1???????????:
        _5875_ = b[11:11];
      32'b???????????????????1????????????:
        _5875_ = b[12:12];
      32'b??????????????????1?????????????:
        _5875_ = b[13:13];
      32'b?????????????????1??????????????:
        _5875_ = b[14:14];
      32'b????????????????1???????????????:
        _5875_ = b[15:15];
      32'b???????????????1????????????????:
        _5875_ = b[16:16];
      32'b??????????????1?????????????????:
        _5875_ = b[17:17];
      32'b?????????????1??????????????????:
        _5875_ = b[18:18];
      32'b????????????1???????????????????:
        _5875_ = b[19:19];
      32'b???????????1????????????????????:
        _5875_ = b[20:20];
      32'b??????????1?????????????????????:
        _5875_ = b[21:21];
      32'b?????????1??????????????????????:
        _5875_ = b[22:22];
      32'b????????1???????????????????????:
        _5875_ = b[23:23];
      32'b???????1????????????????????????:
        _5875_ = b[24:24];
      32'b??????1?????????????????????????:
        _5875_ = b[25:25];
      32'b?????1??????????????????????????:
        _5875_ = b[26:26];
      32'b????1???????????????????????????:
        _5875_ = b[27:27];
      32'b???1????????????????????????????:
        _5875_ = b[28:28];
      32'b??1?????????????????????????????:
        _5875_ = b[29:29];
      32'b?1??????????????????????????????:
        _5875_ = b[30:30];
      32'b1???????????????????????????????:
        _5875_ = b[31:31];
      default:
        _5875_ = a;
    endcase
  endfunction
  assign _2027_ = _5875_(1'hx, 32'd536870912, { _2059_, _2058_, _2057_, _2056_, _2055_, _2054_, _2053_, _2052_, _2051_, _2050_, _2049_, _2048_, _2047_, _2046_, _2045_, _2044_, _2043_, _2042_, _2041_, _2040_, _2039_, _2038_, _2037_, _2036_, _2035_, _2034_, _2033_, _2032_, _2031_, _2030_, _2029_, _2028_ });
  assign _2028_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2029_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2030_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2031_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2032_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2033_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2034_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2035_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2036_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2037_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2038_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2039_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2040_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2041_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2042_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2043_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2044_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2045_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2046_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2047_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2048_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2049_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2050_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2051_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2052_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2053_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2054_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2055_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2056_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2057_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2058_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2059_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[2] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2027_ : 1'hx;
  function [0:0] _5909_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _5909_ = b[0:0];
      32'b??????????????????????????????1?:
        _5909_ = b[1:1];
      32'b?????????????????????????????1??:
        _5909_ = b[2:2];
      32'b????????????????????????????1???:
        _5909_ = b[3:3];
      32'b???????????????????????????1????:
        _5909_ = b[4:4];
      32'b??????????????????????????1?????:
        _5909_ = b[5:5];
      32'b?????????????????????????1??????:
        _5909_ = b[6:6];
      32'b????????????????????????1???????:
        _5909_ = b[7:7];
      32'b???????????????????????1????????:
        _5909_ = b[8:8];
      32'b??????????????????????1?????????:
        _5909_ = b[9:9];
      32'b?????????????????????1??????????:
        _5909_ = b[10:10];
      32'b????????????????????1???????????:
        _5909_ = b[11:11];
      32'b???????????????????1????????????:
        _5909_ = b[12:12];
      32'b??????????????????1?????????????:
        _5909_ = b[13:13];
      32'b?????????????????1??????????????:
        _5909_ = b[14:14];
      32'b????????????????1???????????????:
        _5909_ = b[15:15];
      32'b???????????????1????????????????:
        _5909_ = b[16:16];
      32'b??????????????1?????????????????:
        _5909_ = b[17:17];
      32'b?????????????1??????????????????:
        _5909_ = b[18:18];
      32'b????????????1???????????????????:
        _5909_ = b[19:19];
      32'b???????????1????????????????????:
        _5909_ = b[20:20];
      32'b??????????1?????????????????????:
        _5909_ = b[21:21];
      32'b?????????1??????????????????????:
        _5909_ = b[22:22];
      32'b????????1???????????????????????:
        _5909_ = b[23:23];
      32'b???????1????????????????????????:
        _5909_ = b[24:24];
      32'b??????1?????????????????????????:
        _5909_ = b[25:25];
      32'b?????1??????????????????????????:
        _5909_ = b[26:26];
      32'b????1???????????????????????????:
        _5909_ = b[27:27];
      32'b???1????????????????????????????:
        _5909_ = b[28:28];
      32'b??1?????????????????????????????:
        _5909_ = b[29:29];
      32'b?1??????????????????????????????:
        _5909_ = b[30:30];
      32'b1???????????????????????????????:
        _5909_ = b[31:31];
      default:
        _5909_ = a;
    endcase
  endfunction
  assign _2060_ = _5909_(1'hx, 32'd8, { _2092_, _2091_, _2090_, _2089_, _2088_, _2087_, _2086_, _2085_, _2084_, _2083_, _2082_, _2081_, _2080_, _2079_, _2078_, _2077_, _2076_, _2075_, _2074_, _2073_, _2072_, _2071_, _2070_, _2069_, _2068_, _2067_, _2066_, _2065_, _2064_, _2063_, _2062_, _2061_ });
  assign _2061_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2062_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2063_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2064_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2065_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2066_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2067_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2068_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2069_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2070_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2071_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2072_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2073_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2074_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2075_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2076_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2077_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2078_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2079_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2080_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2081_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2082_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2083_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2084_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2085_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2086_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2087_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2088_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2089_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2090_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2091_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2092_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[28] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2060_ : 1'hx;
  function [0:0] _5943_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _5943_ = b[0:0];
      32'b??????????????????????????????1?:
        _5943_ = b[1:1];
      32'b?????????????????????????????1??:
        _5943_ = b[2:2];
      32'b????????????????????????????1???:
        _5943_ = b[3:3];
      32'b???????????????????????????1????:
        _5943_ = b[4:4];
      32'b??????????????????????????1?????:
        _5943_ = b[5:5];
      32'b?????????????????????????1??????:
        _5943_ = b[6:6];
      32'b????????????????????????1???????:
        _5943_ = b[7:7];
      32'b???????????????????????1????????:
        _5943_ = b[8:8];
      32'b??????????????????????1?????????:
        _5943_ = b[9:9];
      32'b?????????????????????1??????????:
        _5943_ = b[10:10];
      32'b????????????????????1???????????:
        _5943_ = b[11:11];
      32'b???????????????????1????????????:
        _5943_ = b[12:12];
      32'b??????????????????1?????????????:
        _5943_ = b[13:13];
      32'b?????????????????1??????????????:
        _5943_ = b[14:14];
      32'b????????????????1???????????????:
        _5943_ = b[15:15];
      32'b???????????????1????????????????:
        _5943_ = b[16:16];
      32'b??????????????1?????????????????:
        _5943_ = b[17:17];
      32'b?????????????1??????????????????:
        _5943_ = b[18:18];
      32'b????????????1???????????????????:
        _5943_ = b[19:19];
      32'b???????????1????????????????????:
        _5943_ = b[20:20];
      32'b??????????1?????????????????????:
        _5943_ = b[21:21];
      32'b?????????1??????????????????????:
        _5943_ = b[22:22];
      32'b????????1???????????????????????:
        _5943_ = b[23:23];
      32'b???????1????????????????????????:
        _5943_ = b[24:24];
      32'b??????1?????????????????????????:
        _5943_ = b[25:25];
      32'b?????1??????????????????????????:
        _5943_ = b[26:26];
      32'b????1???????????????????????????:
        _5943_ = b[27:27];
      32'b???1????????????????????????????:
        _5943_ = b[28:28];
      32'b??1?????????????????????????????:
        _5943_ = b[29:29];
      32'b?1??????????????????????????????:
        _5943_ = b[30:30];
      32'b1???????????????????????????????:
        _5943_ = b[31:31];
      default:
        _5943_ = a;
    endcase
  endfunction
  assign _2093_ = _5943_(1'hx, 32'd2048, { _2125_, _2124_, _2123_, _2122_, _2121_, _2120_, _2119_, _2118_, _2117_, _2116_, _2115_, _2114_, _2113_, _2112_, _2111_, _2110_, _2109_, _2108_, _2107_, _2106_, _2105_, _2104_, _2103_, _2102_, _2101_, _2100_, _2099_, _2098_, _2097_, _2096_, _2095_, _2094_ });
  assign _2094_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2095_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2096_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2097_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2098_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2099_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2100_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2101_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2102_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2103_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2104_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2105_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2106_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2107_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2108_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2109_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2110_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2111_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2112_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2113_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2114_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2115_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2116_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2117_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2118_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2119_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2120_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2121_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2122_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2123_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2124_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2125_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[20] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2093_ : 1'hx;
  function [0:0] _5977_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _5977_ = b[0:0];
      32'b??????????????????????????????1?:
        _5977_ = b[1:1];
      32'b?????????????????????????????1??:
        _5977_ = b[2:2];
      32'b????????????????????????????1???:
        _5977_ = b[3:3];
      32'b???????????????????????????1????:
        _5977_ = b[4:4];
      32'b??????????????????????????1?????:
        _5977_ = b[5:5];
      32'b?????????????????????????1??????:
        _5977_ = b[6:6];
      32'b????????????????????????1???????:
        _5977_ = b[7:7];
      32'b???????????????????????1????????:
        _5977_ = b[8:8];
      32'b??????????????????????1?????????:
        _5977_ = b[9:9];
      32'b?????????????????????1??????????:
        _5977_ = b[10:10];
      32'b????????????????????1???????????:
        _5977_ = b[11:11];
      32'b???????????????????1????????????:
        _5977_ = b[12:12];
      32'b??????????????????1?????????????:
        _5977_ = b[13:13];
      32'b?????????????????1??????????????:
        _5977_ = b[14:14];
      32'b????????????????1???????????????:
        _5977_ = b[15:15];
      32'b???????????????1????????????????:
        _5977_ = b[16:16];
      32'b??????????????1?????????????????:
        _5977_ = b[17:17];
      32'b?????????????1??????????????????:
        _5977_ = b[18:18];
      32'b????????????1???????????????????:
        _5977_ = b[19:19];
      32'b???????????1????????????????????:
        _5977_ = b[20:20];
      32'b??????????1?????????????????????:
        _5977_ = b[21:21];
      32'b?????????1??????????????????????:
        _5977_ = b[22:22];
      32'b????????1???????????????????????:
        _5977_ = b[23:23];
      32'b???????1????????????????????????:
        _5977_ = b[24:24];
      32'b??????1?????????????????????????:
        _5977_ = b[25:25];
      32'b?????1??????????????????????????:
        _5977_ = b[26:26];
      32'b????1???????????????????????????:
        _5977_ = b[27:27];
      32'b???1????????????????????????????:
        _5977_ = b[28:28];
      32'b??1?????????????????????????????:
        _5977_ = b[29:29];
      32'b?1??????????????????????????????:
        _5977_ = b[30:30];
      32'b1???????????????????????????????:
        _5977_ = b[31:31];
      default:
        _5977_ = a;
    endcase
  endfunction
  assign _2126_ = _5977_(1'hx, 32'd524288, { _2158_, _2157_, _2156_, _2155_, _2154_, _2153_, _2152_, _2151_, _2150_, _2149_, _2148_, _2147_, _2146_, _2145_, _2144_, _2143_, _2142_, _2141_, _2140_, _2139_, _2138_, _2137_, _2136_, _2135_, _2134_, _2133_, _2132_, _2131_, _2130_, _2129_, _2128_, _2127_ });
  assign _2127_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2128_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2129_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2130_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2131_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2132_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2133_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2134_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2135_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2136_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2137_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2138_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2139_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2140_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2141_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2142_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2143_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2144_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2145_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2146_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2147_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2148_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2149_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2150_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2151_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2152_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2153_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2154_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2155_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2156_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2157_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2158_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[12] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2126_ : 1'hx;
  function [0:0] _6011_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6011_ = b[0:0];
      32'b??????????????????????????????1?:
        _6011_ = b[1:1];
      32'b?????????????????????????????1??:
        _6011_ = b[2:2];
      32'b????????????????????????????1???:
        _6011_ = b[3:3];
      32'b???????????????????????????1????:
        _6011_ = b[4:4];
      32'b??????????????????????????1?????:
        _6011_ = b[5:5];
      32'b?????????????????????????1??????:
        _6011_ = b[6:6];
      32'b????????????????????????1???????:
        _6011_ = b[7:7];
      32'b???????????????????????1????????:
        _6011_ = b[8:8];
      32'b??????????????????????1?????????:
        _6011_ = b[9:9];
      32'b?????????????????????1??????????:
        _6011_ = b[10:10];
      32'b????????????????????1???????????:
        _6011_ = b[11:11];
      32'b???????????????????1????????????:
        _6011_ = b[12:12];
      32'b??????????????????1?????????????:
        _6011_ = b[13:13];
      32'b?????????????????1??????????????:
        _6011_ = b[14:14];
      32'b????????????????1???????????????:
        _6011_ = b[15:15];
      32'b???????????????1????????????????:
        _6011_ = b[16:16];
      32'b??????????????1?????????????????:
        _6011_ = b[17:17];
      32'b?????????????1??????????????????:
        _6011_ = b[18:18];
      32'b????????????1???????????????????:
        _6011_ = b[19:19];
      32'b???????????1????????????????????:
        _6011_ = b[20:20];
      32'b??????????1?????????????????????:
        _6011_ = b[21:21];
      32'b?????????1??????????????????????:
        _6011_ = b[22:22];
      32'b????????1???????????????????????:
        _6011_ = b[23:23];
      32'b???????1????????????????????????:
        _6011_ = b[24:24];
      32'b??????1?????????????????????????:
        _6011_ = b[25:25];
      32'b?????1??????????????????????????:
        _6011_ = b[26:26];
      32'b????1???????????????????????????:
        _6011_ = b[27:27];
      32'b???1????????????????????????????:
        _6011_ = b[28:28];
      32'b??1?????????????????????????????:
        _6011_ = b[29:29];
      32'b?1??????????????????????????????:
        _6011_ = b[30:30];
      32'b1???????????????????????????????:
        _6011_ = b[31:31];
      default:
        _6011_ = a;
    endcase
  endfunction
  assign _2159_ = _6011_(1'hx, 32'd134217728, { _2191_, _2190_, _2189_, _2188_, _2187_, _2186_, _2185_, _2184_, _2183_, _2182_, _2181_, _2180_, _2179_, _2178_, _2177_, _2176_, _2175_, _2174_, _2173_, _2172_, _2171_, _2170_, _2169_, _2168_, _2167_, _2166_, _2165_, _2164_, _2163_, _2162_, _2161_, _2160_ });
  assign _2160_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2161_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2162_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2163_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2164_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2165_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2166_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2167_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2168_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2169_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2170_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2171_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2172_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2173_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2174_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2175_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2176_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2177_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2178_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2179_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2180_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2181_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2182_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2183_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2184_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2185_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2186_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2187_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2188_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2189_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2190_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2191_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[4] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2159_ : 1'hx;
  function [0:0] _6045_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6045_ = b[0:0];
      32'b??????????????????????????????1?:
        _6045_ = b[1:1];
      32'b?????????????????????????????1??:
        _6045_ = b[2:2];
      32'b????????????????????????????1???:
        _6045_ = b[3:3];
      32'b???????????????????????????1????:
        _6045_ = b[4:4];
      32'b??????????????????????????1?????:
        _6045_ = b[5:5];
      32'b?????????????????????????1??????:
        _6045_ = b[6:6];
      32'b????????????????????????1???????:
        _6045_ = b[7:7];
      32'b???????????????????????1????????:
        _6045_ = b[8:8];
      32'b??????????????????????1?????????:
        _6045_ = b[9:9];
      32'b?????????????????????1??????????:
        _6045_ = b[10:10];
      32'b????????????????????1???????????:
        _6045_ = b[11:11];
      32'b???????????????????1????????????:
        _6045_ = b[12:12];
      32'b??????????????????1?????????????:
        _6045_ = b[13:13];
      32'b?????????????????1??????????????:
        _6045_ = b[14:14];
      32'b????????????????1???????????????:
        _6045_ = b[15:15];
      32'b???????????????1????????????????:
        _6045_ = b[16:16];
      32'b??????????????1?????????????????:
        _6045_ = b[17:17];
      32'b?????????????1??????????????????:
        _6045_ = b[18:18];
      32'b????????????1???????????????????:
        _6045_ = b[19:19];
      32'b???????????1????????????????????:
        _6045_ = b[20:20];
      32'b??????????1?????????????????????:
        _6045_ = b[21:21];
      32'b?????????1??????????????????????:
        _6045_ = b[22:22];
      32'b????????1???????????????????????:
        _6045_ = b[23:23];
      32'b???????1????????????????????????:
        _6045_ = b[24:24];
      32'b??????1?????????????????????????:
        _6045_ = b[25:25];
      32'b?????1??????????????????????????:
        _6045_ = b[26:26];
      32'b????1???????????????????????????:
        _6045_ = b[27:27];
      32'b???1????????????????????????????:
        _6045_ = b[28:28];
      32'b??1?????????????????????????????:
        _6045_ = b[29:29];
      32'b?1??????????????????????????????:
        _6045_ = b[30:30];
      32'b1???????????????????????????????:
        _6045_ = b[31:31];
      default:
        _6045_ = a;
    endcase
  endfunction
  assign _2192_ = _6045_(1'hx, 32'd128, { _2224_, _2223_, _2222_, _2221_, _2220_, _2219_, _2218_, _2217_, _2216_, _2215_, _2214_, _2213_, _2212_, _2211_, _2210_, _2209_, _2208_, _2207_, _2206_, _2205_, _2204_, _2203_, _2202_, _2201_, _2200_, _2199_, _2198_, _2197_, _2196_, _2195_, _2194_, _2193_ });
  assign _2193_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2194_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2195_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2196_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2197_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2198_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2199_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2200_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2201_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2202_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2203_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2204_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2205_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2206_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2207_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2208_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2209_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2210_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2211_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2212_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2213_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2214_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2215_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2216_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2217_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2218_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2219_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2220_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2221_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2222_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2223_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2224_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[24] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2192_ : 1'hx;
  function [0:0] _6079_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6079_ = b[0:0];
      32'b??????????????????????????????1?:
        _6079_ = b[1:1];
      32'b?????????????????????????????1??:
        _6079_ = b[2:2];
      32'b????????????????????????????1???:
        _6079_ = b[3:3];
      32'b???????????????????????????1????:
        _6079_ = b[4:4];
      32'b??????????????????????????1?????:
        _6079_ = b[5:5];
      32'b?????????????????????????1??????:
        _6079_ = b[6:6];
      32'b????????????????????????1???????:
        _6079_ = b[7:7];
      32'b???????????????????????1????????:
        _6079_ = b[8:8];
      32'b??????????????????????1?????????:
        _6079_ = b[9:9];
      32'b?????????????????????1??????????:
        _6079_ = b[10:10];
      32'b????????????????????1???????????:
        _6079_ = b[11:11];
      32'b???????????????????1????????????:
        _6079_ = b[12:12];
      32'b??????????????????1?????????????:
        _6079_ = b[13:13];
      32'b?????????????????1??????????????:
        _6079_ = b[14:14];
      32'b????????????????1???????????????:
        _6079_ = b[15:15];
      32'b???????????????1????????????????:
        _6079_ = b[16:16];
      32'b??????????????1?????????????????:
        _6079_ = b[17:17];
      32'b?????????????1??????????????????:
        _6079_ = b[18:18];
      32'b????????????1???????????????????:
        _6079_ = b[19:19];
      32'b???????????1????????????????????:
        _6079_ = b[20:20];
      32'b??????????1?????????????????????:
        _6079_ = b[21:21];
      32'b?????????1??????????????????????:
        _6079_ = b[22:22];
      32'b????????1???????????????????????:
        _6079_ = b[23:23];
      32'b???????1????????????????????????:
        _6079_ = b[24:24];
      32'b??????1?????????????????????????:
        _6079_ = b[25:25];
      32'b?????1??????????????????????????:
        _6079_ = b[26:26];
      32'b????1???????????????????????????:
        _6079_ = b[27:27];
      32'b???1????????????????????????????:
        _6079_ = b[28:28];
      32'b??1?????????????????????????????:
        _6079_ = b[29:29];
      32'b?1??????????????????????????????:
        _6079_ = b[30:30];
      32'b1???????????????????????????????:
        _6079_ = b[31:31];
      default:
        _6079_ = a;
    endcase
  endfunction
  assign _2225_ = _6079_(1'hx, 32'd8388608, { _2257_, _2256_, _2255_, _2254_, _2253_, _2252_, _2251_, _2250_, _2249_, _2248_, _2247_, _2246_, _2245_, _2244_, _2243_, _2242_, _2241_, _2240_, _2239_, _2238_, _2237_, _2236_, _2235_, _2234_, _2233_, _2232_, _2231_, _2230_, _2229_, _2228_, _2227_, _2226_ });
  assign _2226_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2227_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2228_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2229_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2230_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2231_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2232_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2233_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2234_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2235_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2236_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2237_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2238_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2239_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2240_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2241_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2242_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2243_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2244_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2245_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2246_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2247_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2248_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2249_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2250_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2251_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2252_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2253_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2254_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2255_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2256_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2257_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[8] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2225_ : 1'hx;
  function [0:0] _6113_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6113_ = b[0:0];
      32'b??????????????????????????????1?:
        _6113_ = b[1:1];
      32'b?????????????????????????????1??:
        _6113_ = b[2:2];
      32'b????????????????????????????1???:
        _6113_ = b[3:3];
      32'b???????????????????????????1????:
        _6113_ = b[4:4];
      32'b??????????????????????????1?????:
        _6113_ = b[5:5];
      32'b?????????????????????????1??????:
        _6113_ = b[6:6];
      32'b????????????????????????1???????:
        _6113_ = b[7:7];
      32'b???????????????????????1????????:
        _6113_ = b[8:8];
      32'b??????????????????????1?????????:
        _6113_ = b[9:9];
      32'b?????????????????????1??????????:
        _6113_ = b[10:10];
      32'b????????????????????1???????????:
        _6113_ = b[11:11];
      32'b???????????????????1????????????:
        _6113_ = b[12:12];
      32'b??????????????????1?????????????:
        _6113_ = b[13:13];
      32'b?????????????????1??????????????:
        _6113_ = b[14:14];
      32'b????????????????1???????????????:
        _6113_ = b[15:15];
      32'b???????????????1????????????????:
        _6113_ = b[16:16];
      32'b??????????????1?????????????????:
        _6113_ = b[17:17];
      32'b?????????????1??????????????????:
        _6113_ = b[18:18];
      32'b????????????1???????????????????:
        _6113_ = b[19:19];
      32'b???????????1????????????????????:
        _6113_ = b[20:20];
      32'b??????????1?????????????????????:
        _6113_ = b[21:21];
      32'b?????????1??????????????????????:
        _6113_ = b[22:22];
      32'b????????1???????????????????????:
        _6113_ = b[23:23];
      32'b???????1????????????????????????:
        _6113_ = b[24:24];
      32'b??????1?????????????????????????:
        _6113_ = b[25:25];
      32'b?????1??????????????????????????:
        _6113_ = b[26:26];
      32'b????1???????????????????????????:
        _6113_ = b[27:27];
      32'b???1????????????????????????????:
        _6113_ = b[28:28];
      32'b??1?????????????????????????????:
        _6113_ = b[29:29];
      32'b?1??????????????????????????????:
        _6113_ = b[30:30];
      32'b1???????????????????????????????:
        _6113_ = b[31:31];
      default:
        _6113_ = a;
    endcase
  endfunction
  assign _2258_ = _6113_(1'hx, 32'd32768, { _2290_, _2289_, _2288_, _2287_, _2286_, _2285_, _2284_, _2283_, _2282_, _2281_, _2280_, _2279_, _2278_, _2277_, _2276_, _2275_, _2274_, _2273_, _2272_, _2271_, _2270_, _2269_, _2268_, _2267_, _2266_, _2265_, _2264_, _2263_, _2262_, _2261_, _2260_, _2259_ });
  assign _2259_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2260_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2261_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2262_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2263_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2264_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2265_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2266_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2267_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2268_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2269_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2270_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2271_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2272_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2273_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2274_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2275_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2276_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2277_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2278_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2279_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2280_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2281_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2282_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2283_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2284_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2285_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2286_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2287_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2288_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2289_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2290_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[16] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2258_ : 1'hx;
  function [0:0] _6147_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6147_ = b[0:0];
      32'b??????????????????????????????1?:
        _6147_ = b[1:1];
      32'b?????????????????????????????1??:
        _6147_ = b[2:2];
      32'b????????????????????????????1???:
        _6147_ = b[3:3];
      32'b???????????????????????????1????:
        _6147_ = b[4:4];
      32'b??????????????????????????1?????:
        _6147_ = b[5:5];
      32'b?????????????????????????1??????:
        _6147_ = b[6:6];
      32'b????????????????????????1???????:
        _6147_ = b[7:7];
      32'b???????????????????????1????????:
        _6147_ = b[8:8];
      32'b??????????????????????1?????????:
        _6147_ = b[9:9];
      32'b?????????????????????1??????????:
        _6147_ = b[10:10];
      32'b????????????????????1???????????:
        _6147_ = b[11:11];
      32'b???????????????????1????????????:
        _6147_ = b[12:12];
      32'b??????????????????1?????????????:
        _6147_ = b[13:13];
      32'b?????????????????1??????????????:
        _6147_ = b[14:14];
      32'b????????????????1???????????????:
        _6147_ = b[15:15];
      32'b???????????????1????????????????:
        _6147_ = b[16:16];
      32'b??????????????1?????????????????:
        _6147_ = b[17:17];
      32'b?????????????1??????????????????:
        _6147_ = b[18:18];
      32'b????????????1???????????????????:
        _6147_ = b[19:19];
      32'b???????????1????????????????????:
        _6147_ = b[20:20];
      32'b??????????1?????????????????????:
        _6147_ = b[21:21];
      32'b?????????1??????????????????????:
        _6147_ = b[22:22];
      32'b????????1???????????????????????:
        _6147_ = b[23:23];
      32'b???????1????????????????????????:
        _6147_ = b[24:24];
      32'b??????1?????????????????????????:
        _6147_ = b[25:25];
      32'b?????1??????????????????????????:
        _6147_ = b[26:26];
      32'b????1???????????????????????????:
        _6147_ = b[27:27];
      32'b???1????????????????????????????:
        _6147_ = b[28:28];
      32'b??1?????????????????????????????:
        _6147_ = b[29:29];
      32'b?1??????????????????????????????:
        _6147_ = b[30:30];
      32'b1???????????????????????????????:
        _6147_ = b[31:31];
      default:
        _6147_ = a;
    endcase
  endfunction
  assign _2291_ = _6147_(1'hx, 32'd2147483648, { _2323_, _2322_, _2321_, _2320_, _2319_, _2318_, _2317_, _2316_, _2315_, _2314_, _2313_, _2312_, _2311_, _2310_, _2309_, _2308_, _2307_, _2306_, _2305_, _2304_, _2303_, _2302_, _2301_, _2300_, _2299_, _2298_, _2297_, _2296_, _2295_, _2294_, _2293_, _2292_ });
  assign _2292_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2293_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2294_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2295_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2296_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2297_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2298_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2299_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2300_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2301_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2302_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2303_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2304_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2305_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2306_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2307_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2308_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2309_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2310_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2311_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2312_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2313_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2314_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2315_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2316_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2317_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2318_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2319_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2320_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2321_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2322_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2323_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[0] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2291_ : 1'hx;
  assign _1979_ = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _1984_ : 32'd0;
  assign _2324_ = \u_issue.pipe_csr_wb_w  ? (* src = "./riscv_core.v:498|./riscv_issue.v:359" *) 1'h0 : \u_issue.csr_pending_q ;
  assign _2325_ = _1999_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:357" *) 1'h1 : _2324_;
  assign _1975_ = \u_issue.pipe_squash_e1_e2_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:355" *) 1'h0 : _2325_;
  assign _2326_ = \u_div.valid_q  ? (* src = "./riscv_core.v:498|./riscv_issue.v:347" *) 1'h0 : \u_issue.div_pending_q ;
  assign _2327_ = _1998_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:345" *) 1'h1 : _2326_;
  assign _1976_ = \u_issue.pipe_squash_e1_e2_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:343" *) 1'h0 : _2327_;
  assign csr_opcode_rb_operand_w = _1997_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:491" *) 32'd0 : _1986_;
  assign csr_opcode_ra_operand_w = _1996_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:489" *) 32'd0 : _1985_;
  assign _1986_ = _1995_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:485" *) \u_exec.result_q  : _1981_;
  assign _1985_ = _1994_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:483" *) \u_exec.result_q  : _1980_;
  assign _1981_ = _1993_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:479" *) \u_issue.pipe_result_e2_w  : _1978_;
  assign _1980_ = _1992_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:477" *) \u_issue.pipe_result_e2_w  : _1977_;
  assign _1978_ = _1991_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:473" *) csr_writeback_exception_addr_w : \u_issue.issue_rb_value_w ;
  assign _1977_ = _1990_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:471" *) csr_writeback_exception_addr_w : \u_issue.issue_ra_value_w ;
  assign _2328_ = _2001_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:402" *) 1'h1 : 1'h0;
  assign _1982_ = _2009_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:396" *) 1'hx : _2328_;
  assign _2329_ = _2001_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:402" *) 1'h1 : 1'h0;
  assign _1983_ = _2009_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:396" *) 1'hx : _2329_;
  assign \u_issue.opcode_accept_r  = _2009_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:396" *) 1'h0 : _1982_;
  assign exec_opcode_valid_w = _2009_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:396" *) 1'h0 : _1983_;
  assign _1987_ = _2000_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:392" *) 32'd4294967295 : _1979_;
  function [0:0] _6203_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6203_ = b[0:0];
      32'b??????????????????????????????1?:
        _6203_ = b[1:1];
      32'b?????????????????????????????1??:
        _6203_ = b[2:2];
      32'b????????????????????????????1???:
        _6203_ = b[3:3];
      32'b???????????????????????????1????:
        _6203_ = b[4:4];
      32'b??????????????????????????1?????:
        _6203_ = b[5:5];
      32'b?????????????????????????1??????:
        _6203_ = b[6:6];
      32'b????????????????????????1???????:
        _6203_ = b[7:7];
      32'b???????????????????????1????????:
        _6203_ = b[8:8];
      32'b??????????????????????1?????????:
        _6203_ = b[9:9];
      32'b?????????????????????1??????????:
        _6203_ = b[10:10];
      32'b????????????????????1???????????:
        _6203_ = b[11:11];
      32'b???????????????????1????????????:
        _6203_ = b[12:12];
      32'b??????????????????1?????????????:
        _6203_ = b[13:13];
      32'b?????????????????1??????????????:
        _6203_ = b[14:14];
      32'b????????????????1???????????????:
        _6203_ = b[15:15];
      32'b???????????????1????????????????:
        _6203_ = b[16:16];
      32'b??????????????1?????????????????:
        _6203_ = b[17:17];
      32'b?????????????1??????????????????:
        _6203_ = b[18:18];
      32'b????????????1???????????????????:
        _6203_ = b[19:19];
      32'b???????????1????????????????????:
        _6203_ = b[20:20];
      32'b??????????1?????????????????????:
        _6203_ = b[21:21];
      32'b?????????1??????????????????????:
        _6203_ = b[22:22];
      32'b????????1???????????????????????:
        _6203_ = b[23:23];
      32'b???????1????????????????????????:
        _6203_ = b[24:24];
      32'b??????1?????????????????????????:
        _6203_ = b[25:25];
      32'b?????1??????????????????????????:
        _6203_ = b[26:26];
      32'b????1???????????????????????????:
        _6203_ = b[27:27];
      32'b???1????????????????????????????:
        _6203_ = b[28:28];
      32'b??1?????????????????????????????:
        _6203_ = b[29:29];
      32'b?1??????????????????????????????:
        _6203_ = b[30:30];
      32'b1???????????????????????????????:
        _6203_ = b[31:31];
      default:
        _6203_ = a;
    endcase
  endfunction
  assign _2330_ = _6203_(1'hx, 32'd2, { _2362_, _2361_, _2360_, _2359_, _2358_, _2357_, _2356_, _2355_, _2354_, _2353_, _2352_, _2351_, _2350_, _2349_, _2348_, _2347_, _2346_, _2345_, _2344_, _2343_, _2342_, _2341_, _2340_, _2339_, _2338_, _2337_, _2336_, _2335_, _2334_, _2333_, _2332_, _2331_ });
  assign _2331_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2332_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2333_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2334_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2335_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2336_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2337_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2338_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2339_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2340_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2341_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2342_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2343_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2344_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2345_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2346_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2347_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2348_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2349_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2350_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2351_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2352_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2353_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2354_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2355_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2356_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2357_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2358_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2359_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2360_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2361_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2362_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[30] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2330_ : 1'hx;
  function [0:0] _6237_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6237_ = b[0:0];
      32'b??????????????????????????????1?:
        _6237_ = b[1:1];
      32'b?????????????????????????????1??:
        _6237_ = b[2:2];
      32'b????????????????????????????1???:
        _6237_ = b[3:3];
      32'b???????????????????????????1????:
        _6237_ = b[4:4];
      32'b??????????????????????????1?????:
        _6237_ = b[5:5];
      32'b?????????????????????????1??????:
        _6237_ = b[6:6];
      32'b????????????????????????1???????:
        _6237_ = b[7:7];
      32'b???????????????????????1????????:
        _6237_ = b[8:8];
      32'b??????????????????????1?????????:
        _6237_ = b[9:9];
      32'b?????????????????????1??????????:
        _6237_ = b[10:10];
      32'b????????????????????1???????????:
        _6237_ = b[11:11];
      32'b???????????????????1????????????:
        _6237_ = b[12:12];
      32'b??????????????????1?????????????:
        _6237_ = b[13:13];
      32'b?????????????????1??????????????:
        _6237_ = b[14:14];
      32'b????????????????1???????????????:
        _6237_ = b[15:15];
      32'b???????????????1????????????????:
        _6237_ = b[16:16];
      32'b??????????????1?????????????????:
        _6237_ = b[17:17];
      32'b?????????????1??????????????????:
        _6237_ = b[18:18];
      32'b????????????1???????????????????:
        _6237_ = b[19:19];
      32'b???????????1????????????????????:
        _6237_ = b[20:20];
      32'b??????????1?????????????????????:
        _6237_ = b[21:21];
      32'b?????????1??????????????????????:
        _6237_ = b[22:22];
      32'b????????1???????????????????????:
        _6237_ = b[23:23];
      32'b???????1????????????????????????:
        _6237_ = b[24:24];
      32'b??????1?????????????????????????:
        _6237_ = b[25:25];
      32'b?????1??????????????????????????:
        _6237_ = b[26:26];
      32'b????1???????????????????????????:
        _6237_ = b[27:27];
      32'b???1????????????????????????????:
        _6237_ = b[28:28];
      32'b??1?????????????????????????????:
        _6237_ = b[29:29];
      32'b?1??????????????????????????????:
        _6237_ = b[30:30];
      32'b1???????????????????????????????:
        _6237_ = b[31:31];
      default:
        _6237_ = a;
    endcase
  endfunction
  assign _2363_ = _6237_(1'hx, 32'd4, { _2395_, _2394_, _2393_, _2392_, _2391_, _2390_, _2389_, _2388_, _2387_, _2386_, _2385_, _2384_, _2383_, _2382_, _2381_, _2380_, _2379_, _2378_, _2377_, _2376_, _2375_, _2374_, _2373_, _2372_, _2371_, _2370_, _2369_, _2368_, _2367_, _2366_, _2365_, _2364_ });
  assign _2364_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2365_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2366_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2367_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2368_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2369_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2370_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2371_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2372_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2373_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2374_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2375_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2376_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2377_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2378_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2379_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2380_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2381_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2382_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2383_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2384_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2385_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2386_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2387_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2388_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2389_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2390_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2391_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2392_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2393_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2394_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2395_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[29] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2363_ : 1'hx;
  function [0:0] _6271_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6271_ = b[0:0];
      32'b??????????????????????????????1?:
        _6271_ = b[1:1];
      32'b?????????????????????????????1??:
        _6271_ = b[2:2];
      32'b????????????????????????????1???:
        _6271_ = b[3:3];
      32'b???????????????????????????1????:
        _6271_ = b[4:4];
      32'b??????????????????????????1?????:
        _6271_ = b[5:5];
      32'b?????????????????????????1??????:
        _6271_ = b[6:6];
      32'b????????????????????????1???????:
        _6271_ = b[7:7];
      32'b???????????????????????1????????:
        _6271_ = b[8:8];
      32'b??????????????????????1?????????:
        _6271_ = b[9:9];
      32'b?????????????????????1??????????:
        _6271_ = b[10:10];
      32'b????????????????????1???????????:
        _6271_ = b[11:11];
      32'b???????????????????1????????????:
        _6271_ = b[12:12];
      32'b??????????????????1?????????????:
        _6271_ = b[13:13];
      32'b?????????????????1??????????????:
        _6271_ = b[14:14];
      32'b????????????????1???????????????:
        _6271_ = b[15:15];
      32'b???????????????1????????????????:
        _6271_ = b[16:16];
      32'b??????????????1?????????????????:
        _6271_ = b[17:17];
      32'b?????????????1??????????????????:
        _6271_ = b[18:18];
      32'b????????????1???????????????????:
        _6271_ = b[19:19];
      32'b???????????1????????????????????:
        _6271_ = b[20:20];
      32'b??????????1?????????????????????:
        _6271_ = b[21:21];
      32'b?????????1??????????????????????:
        _6271_ = b[22:22];
      32'b????????1???????????????????????:
        _6271_ = b[23:23];
      32'b???????1????????????????????????:
        _6271_ = b[24:24];
      32'b??????1?????????????????????????:
        _6271_ = b[25:25];
      32'b?????1??????????????????????????:
        _6271_ = b[26:26];
      32'b????1???????????????????????????:
        _6271_ = b[27:27];
      32'b???1????????????????????????????:
        _6271_ = b[28:28];
      32'b??1?????????????????????????????:
        _6271_ = b[29:29];
      32'b?1??????????????????????????????:
        _6271_ = b[30:30];
      32'b1???????????????????????????????:
        _6271_ = b[31:31];
      default:
        _6271_ = a;
    endcase
  endfunction
  assign _2396_ = _6271_(1'hx, 32'd16, { _2428_, _2427_, _2426_, _2425_, _2424_, _2423_, _2422_, _2421_, _2420_, _2419_, _2418_, _2417_, _2416_, _2415_, _2414_, _2413_, _2412_, _2411_, _2410_, _2409_, _2408_, _2407_, _2406_, _2405_, _2404_, _2403_, _2402_, _2401_, _2400_, _2399_, _2398_, _2397_ });
  assign _2397_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2398_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2399_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2400_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2401_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2402_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2403_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2404_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2405_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2406_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2407_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2408_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2409_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2410_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2411_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2412_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2413_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2414_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2415_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2416_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2417_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2418_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2419_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2420_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2421_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2422_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2423_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2424_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2425_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2426_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2427_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2428_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[27] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2396_ : 1'hx;
  function [0:0] _6305_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6305_ = b[0:0];
      32'b??????????????????????????????1?:
        _6305_ = b[1:1];
      32'b?????????????????????????????1??:
        _6305_ = b[2:2];
      32'b????????????????????????????1???:
        _6305_ = b[3:3];
      32'b???????????????????????????1????:
        _6305_ = b[4:4];
      32'b??????????????????????????1?????:
        _6305_ = b[5:5];
      32'b?????????????????????????1??????:
        _6305_ = b[6:6];
      32'b????????????????????????1???????:
        _6305_ = b[7:7];
      32'b???????????????????????1????????:
        _6305_ = b[8:8];
      32'b??????????????????????1?????????:
        _6305_ = b[9:9];
      32'b?????????????????????1??????????:
        _6305_ = b[10:10];
      32'b????????????????????1???????????:
        _6305_ = b[11:11];
      32'b???????????????????1????????????:
        _6305_ = b[12:12];
      32'b??????????????????1?????????????:
        _6305_ = b[13:13];
      32'b?????????????????1??????????????:
        _6305_ = b[14:14];
      32'b????????????????1???????????????:
        _6305_ = b[15:15];
      32'b???????????????1????????????????:
        _6305_ = b[16:16];
      32'b??????????????1?????????????????:
        _6305_ = b[17:17];
      32'b?????????????1??????????????????:
        _6305_ = b[18:18];
      32'b????????????1???????????????????:
        _6305_ = b[19:19];
      32'b???????????1????????????????????:
        _6305_ = b[20:20];
      32'b??????????1?????????????????????:
        _6305_ = b[21:21];
      32'b?????????1??????????????????????:
        _6305_ = b[22:22];
      32'b????????1???????????????????????:
        _6305_ = b[23:23];
      32'b???????1????????????????????????:
        _6305_ = b[24:24];
      32'b??????1?????????????????????????:
        _6305_ = b[25:25];
      32'b?????1??????????????????????????:
        _6305_ = b[26:26];
      32'b????1???????????????????????????:
        _6305_ = b[27:27];
      32'b???1????????????????????????????:
        _6305_ = b[28:28];
      32'b??1?????????????????????????????:
        _6305_ = b[29:29];
      32'b?1??????????????????????????????:
        _6305_ = b[30:30];
      32'b1???????????????????????????????:
        _6305_ = b[31:31];
      default:
        _6305_ = a;
    endcase
  endfunction
  assign _2429_ = _6305_(1'hx, 32'd64, { _2461_, _2460_, _2459_, _2458_, _2457_, _2456_, _2455_, _2454_, _2453_, _2452_, _2451_, _2450_, _2449_, _2448_, _2447_, _2446_, _2445_, _2444_, _2443_, _2442_, _2441_, _2440_, _2439_, _2438_, _2437_, _2436_, _2435_, _2434_, _2433_, _2432_, _2431_, _2430_ });
  assign _2430_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2431_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2432_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2433_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2434_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2435_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2436_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2437_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2438_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2439_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2440_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2441_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2442_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2443_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2444_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2445_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2446_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2447_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2448_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2449_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2450_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2451_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2452_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2453_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2454_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2455_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2456_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2457_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2458_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2459_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2460_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2461_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[25] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2429_ : 1'hx;
  function [0:0] _6339_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6339_ = b[0:0];
      32'b??????????????????????????????1?:
        _6339_ = b[1:1];
      32'b?????????????????????????????1??:
        _6339_ = b[2:2];
      32'b????????????????????????????1???:
        _6339_ = b[3:3];
      32'b???????????????????????????1????:
        _6339_ = b[4:4];
      32'b??????????????????????????1?????:
        _6339_ = b[5:5];
      32'b?????????????????????????1??????:
        _6339_ = b[6:6];
      32'b????????????????????????1???????:
        _6339_ = b[7:7];
      32'b???????????????????????1????????:
        _6339_ = b[8:8];
      32'b??????????????????????1?????????:
        _6339_ = b[9:9];
      32'b?????????????????????1??????????:
        _6339_ = b[10:10];
      32'b????????????????????1???????????:
        _6339_ = b[11:11];
      32'b???????????????????1????????????:
        _6339_ = b[12:12];
      32'b??????????????????1?????????????:
        _6339_ = b[13:13];
      32'b?????????????????1??????????????:
        _6339_ = b[14:14];
      32'b????????????????1???????????????:
        _6339_ = b[15:15];
      32'b???????????????1????????????????:
        _6339_ = b[16:16];
      32'b??????????????1?????????????????:
        _6339_ = b[17:17];
      32'b?????????????1??????????????????:
        _6339_ = b[18:18];
      32'b????????????1???????????????????:
        _6339_ = b[19:19];
      32'b???????????1????????????????????:
        _6339_ = b[20:20];
      32'b??????????1?????????????????????:
        _6339_ = b[21:21];
      32'b?????????1??????????????????????:
        _6339_ = b[22:22];
      32'b????????1???????????????????????:
        _6339_ = b[23:23];
      32'b???????1????????????????????????:
        _6339_ = b[24:24];
      32'b??????1?????????????????????????:
        _6339_ = b[25:25];
      32'b?????1??????????????????????????:
        _6339_ = b[26:26];
      32'b????1???????????????????????????:
        _6339_ = b[27:27];
      32'b???1????????????????????????????:
        _6339_ = b[28:28];
      32'b??1?????????????????????????????:
        _6339_ = b[29:29];
      32'b?1??????????????????????????????:
        _6339_ = b[30:30];
      32'b1???????????????????????????????:
        _6339_ = b[31:31];
      default:
        _6339_ = a;
    endcase
  endfunction
  assign _2462_ = _6339_(1'hx, 32'd256, { _2494_, _2493_, _2492_, _2491_, _2490_, _2489_, _2488_, _2487_, _2486_, _2485_, _2484_, _2483_, _2482_, _2481_, _2480_, _2479_, _2478_, _2477_, _2476_, _2475_, _2474_, _2473_, _2472_, _2471_, _2470_, _2469_, _2468_, _2467_, _2466_, _2465_, _2464_, _2463_ });
  assign _2463_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2464_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2465_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2466_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2467_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2468_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2469_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2470_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2471_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2472_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2473_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2474_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2475_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2476_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2477_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2478_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2479_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2480_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2481_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2482_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2483_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2484_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2485_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2486_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2487_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2488_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2489_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2490_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2491_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2492_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2493_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2494_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[23] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2462_ : 1'hx;
  function [0:0] _6373_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6373_ = b[0:0];
      32'b??????????????????????????????1?:
        _6373_ = b[1:1];
      32'b?????????????????????????????1??:
        _6373_ = b[2:2];
      32'b????????????????????????????1???:
        _6373_ = b[3:3];
      32'b???????????????????????????1????:
        _6373_ = b[4:4];
      32'b??????????????????????????1?????:
        _6373_ = b[5:5];
      32'b?????????????????????????1??????:
        _6373_ = b[6:6];
      32'b????????????????????????1???????:
        _6373_ = b[7:7];
      32'b???????????????????????1????????:
        _6373_ = b[8:8];
      32'b??????????????????????1?????????:
        _6373_ = b[9:9];
      32'b?????????????????????1??????????:
        _6373_ = b[10:10];
      32'b????????????????????1???????????:
        _6373_ = b[11:11];
      32'b???????????????????1????????????:
        _6373_ = b[12:12];
      32'b??????????????????1?????????????:
        _6373_ = b[13:13];
      32'b?????????????????1??????????????:
        _6373_ = b[14:14];
      32'b????????????????1???????????????:
        _6373_ = b[15:15];
      32'b???????????????1????????????????:
        _6373_ = b[16:16];
      32'b??????????????1?????????????????:
        _6373_ = b[17:17];
      32'b?????????????1??????????????????:
        _6373_ = b[18:18];
      32'b????????????1???????????????????:
        _6373_ = b[19:19];
      32'b???????????1????????????????????:
        _6373_ = b[20:20];
      32'b??????????1?????????????????????:
        _6373_ = b[21:21];
      32'b?????????1??????????????????????:
        _6373_ = b[22:22];
      32'b????????1???????????????????????:
        _6373_ = b[23:23];
      32'b???????1????????????????????????:
        _6373_ = b[24:24];
      32'b??????1?????????????????????????:
        _6373_ = b[25:25];
      32'b?????1??????????????????????????:
        _6373_ = b[26:26];
      32'b????1???????????????????????????:
        _6373_ = b[27:27];
      32'b???1????????????????????????????:
        _6373_ = b[28:28];
      32'b??1?????????????????????????????:
        _6373_ = b[29:29];
      32'b?1??????????????????????????????:
        _6373_ = b[30:30];
      32'b1???????????????????????????????:
        _6373_ = b[31:31];
      default:
        _6373_ = a;
    endcase
  endfunction
  assign _2495_ = _6373_(1'hx, 32'd1024, { _2527_, _2526_, _2525_, _2524_, _2523_, _2522_, _2521_, _2520_, _2519_, _2518_, _2517_, _2516_, _2515_, _2514_, _2513_, _2512_, _2511_, _2510_, _2509_, _2508_, _2507_, _2506_, _2505_, _2504_, _2503_, _2502_, _2501_, _2500_, _2499_, _2498_, _2497_, _2496_ });
  assign _2496_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2497_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2498_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2499_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2500_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2501_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2502_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2503_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2504_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2505_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2506_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2507_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2508_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2509_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2510_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2511_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2512_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2513_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2514_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2515_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2516_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2517_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2518_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2519_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2520_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2521_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2522_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2523_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2524_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2525_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2526_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2527_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[21] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2495_ : 1'hx;
  function [0:0] _6407_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6407_ = b[0:0];
      32'b??????????????????????????????1?:
        _6407_ = b[1:1];
      32'b?????????????????????????????1??:
        _6407_ = b[2:2];
      32'b????????????????????????????1???:
        _6407_ = b[3:3];
      32'b???????????????????????????1????:
        _6407_ = b[4:4];
      32'b??????????????????????????1?????:
        _6407_ = b[5:5];
      32'b?????????????????????????1??????:
        _6407_ = b[6:6];
      32'b????????????????????????1???????:
        _6407_ = b[7:7];
      32'b???????????????????????1????????:
        _6407_ = b[8:8];
      32'b??????????????????????1?????????:
        _6407_ = b[9:9];
      32'b?????????????????????1??????????:
        _6407_ = b[10:10];
      32'b????????????????????1???????????:
        _6407_ = b[11:11];
      32'b???????????????????1????????????:
        _6407_ = b[12:12];
      32'b??????????????????1?????????????:
        _6407_ = b[13:13];
      32'b?????????????????1??????????????:
        _6407_ = b[14:14];
      32'b????????????????1???????????????:
        _6407_ = b[15:15];
      32'b???????????????1????????????????:
        _6407_ = b[16:16];
      32'b??????????????1?????????????????:
        _6407_ = b[17:17];
      32'b?????????????1??????????????????:
        _6407_ = b[18:18];
      32'b????????????1???????????????????:
        _6407_ = b[19:19];
      32'b???????????1????????????????????:
        _6407_ = b[20:20];
      32'b??????????1?????????????????????:
        _6407_ = b[21:21];
      32'b?????????1??????????????????????:
        _6407_ = b[22:22];
      32'b????????1???????????????????????:
        _6407_ = b[23:23];
      32'b???????1????????????????????????:
        _6407_ = b[24:24];
      32'b??????1?????????????????????????:
        _6407_ = b[25:25];
      32'b?????1??????????????????????????:
        _6407_ = b[26:26];
      32'b????1???????????????????????????:
        _6407_ = b[27:27];
      32'b???1????????????????????????????:
        _6407_ = b[28:28];
      32'b??1?????????????????????????????:
        _6407_ = b[29:29];
      32'b?1??????????????????????????????:
        _6407_ = b[30:30];
      32'b1???????????????????????????????:
        _6407_ = b[31:31];
      default:
        _6407_ = a;
    endcase
  endfunction
  assign _2528_ = _6407_(1'hx, 32'd4096, { _2560_, _2559_, _2558_, _2557_, _2556_, _2555_, _2554_, _2553_, _2552_, _2551_, _2550_, _2549_, _2548_, _2547_, _2546_, _2545_, _2544_, _2543_, _2542_, _2541_, _2540_, _2539_, _2538_, _2537_, _2536_, _2535_, _2534_, _2533_, _2532_, _2531_, _2530_, _2529_ });
  assign _2529_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2530_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2531_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2532_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2533_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2534_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2535_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2536_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2537_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2538_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2539_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2540_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2541_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2542_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2543_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2544_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2545_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2546_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2547_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2548_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2549_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2550_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2551_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2552_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2553_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2554_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2555_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2556_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2557_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2558_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2559_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2560_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[19] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2528_ : 1'hx;
  function [0:0] _6441_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6441_ = b[0:0];
      32'b??????????????????????????????1?:
        _6441_ = b[1:1];
      32'b?????????????????????????????1??:
        _6441_ = b[2:2];
      32'b????????????????????????????1???:
        _6441_ = b[3:3];
      32'b???????????????????????????1????:
        _6441_ = b[4:4];
      32'b??????????????????????????1?????:
        _6441_ = b[5:5];
      32'b?????????????????????????1??????:
        _6441_ = b[6:6];
      32'b????????????????????????1???????:
        _6441_ = b[7:7];
      32'b???????????????????????1????????:
        _6441_ = b[8:8];
      32'b??????????????????????1?????????:
        _6441_ = b[9:9];
      32'b?????????????????????1??????????:
        _6441_ = b[10:10];
      32'b????????????????????1???????????:
        _6441_ = b[11:11];
      32'b???????????????????1????????????:
        _6441_ = b[12:12];
      32'b??????????????????1?????????????:
        _6441_ = b[13:13];
      32'b?????????????????1??????????????:
        _6441_ = b[14:14];
      32'b????????????????1???????????????:
        _6441_ = b[15:15];
      32'b???????????????1????????????????:
        _6441_ = b[16:16];
      32'b??????????????1?????????????????:
        _6441_ = b[17:17];
      32'b?????????????1??????????????????:
        _6441_ = b[18:18];
      32'b????????????1???????????????????:
        _6441_ = b[19:19];
      32'b???????????1????????????????????:
        _6441_ = b[20:20];
      32'b??????????1?????????????????????:
        _6441_ = b[21:21];
      32'b?????????1??????????????????????:
        _6441_ = b[22:22];
      32'b????????1???????????????????????:
        _6441_ = b[23:23];
      32'b???????1????????????????????????:
        _6441_ = b[24:24];
      32'b??????1?????????????????????????:
        _6441_ = b[25:25];
      32'b?????1??????????????????????????:
        _6441_ = b[26:26];
      32'b????1???????????????????????????:
        _6441_ = b[27:27];
      32'b???1????????????????????????????:
        _6441_ = b[28:28];
      32'b??1?????????????????????????????:
        _6441_ = b[29:29];
      32'b?1??????????????????????????????:
        _6441_ = b[30:30];
      32'b1???????????????????????????????:
        _6441_ = b[31:31];
      default:
        _6441_ = a;
    endcase
  endfunction
  assign _2561_ = _6441_(1'hx, 32'd16384, { _2593_, _2592_, _2591_, _2590_, _2589_, _2588_, _2587_, _2586_, _2585_, _2584_, _2583_, _2582_, _2581_, _2580_, _2579_, _2578_, _2577_, _2576_, _2575_, _2574_, _2573_, _2572_, _2571_, _2570_, _2569_, _2568_, _2567_, _2566_, _2565_, _2564_, _2563_, _2562_ });
  assign _2562_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2563_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2564_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2565_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2566_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2567_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2568_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2569_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2570_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2571_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2572_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2573_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2574_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2575_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2576_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2577_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2578_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2579_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2580_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2581_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2582_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2583_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2584_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2585_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2586_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2587_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2588_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2589_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2590_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2591_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2592_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2593_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[17] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2561_ : 1'hx;
  function [0:0] _6475_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6475_ = b[0:0];
      32'b??????????????????????????????1?:
        _6475_ = b[1:1];
      32'b?????????????????????????????1??:
        _6475_ = b[2:2];
      32'b????????????????????????????1???:
        _6475_ = b[3:3];
      32'b???????????????????????????1????:
        _6475_ = b[4:4];
      32'b??????????????????????????1?????:
        _6475_ = b[5:5];
      32'b?????????????????????????1??????:
        _6475_ = b[6:6];
      32'b????????????????????????1???????:
        _6475_ = b[7:7];
      32'b???????????????????????1????????:
        _6475_ = b[8:8];
      32'b??????????????????????1?????????:
        _6475_ = b[9:9];
      32'b?????????????????????1??????????:
        _6475_ = b[10:10];
      32'b????????????????????1???????????:
        _6475_ = b[11:11];
      32'b???????????????????1????????????:
        _6475_ = b[12:12];
      32'b??????????????????1?????????????:
        _6475_ = b[13:13];
      32'b?????????????????1??????????????:
        _6475_ = b[14:14];
      32'b????????????????1???????????????:
        _6475_ = b[15:15];
      32'b???????????????1????????????????:
        _6475_ = b[16:16];
      32'b??????????????1?????????????????:
        _6475_ = b[17:17];
      32'b?????????????1??????????????????:
        _6475_ = b[18:18];
      32'b????????????1???????????????????:
        _6475_ = b[19:19];
      32'b???????????1????????????????????:
        _6475_ = b[20:20];
      32'b??????????1?????????????????????:
        _6475_ = b[21:21];
      32'b?????????1??????????????????????:
        _6475_ = b[22:22];
      32'b????????1???????????????????????:
        _6475_ = b[23:23];
      32'b???????1????????????????????????:
        _6475_ = b[24:24];
      32'b??????1?????????????????????????:
        _6475_ = b[25:25];
      32'b?????1??????????????????????????:
        _6475_ = b[26:26];
      32'b????1???????????????????????????:
        _6475_ = b[27:27];
      32'b???1????????????????????????????:
        _6475_ = b[28:28];
      32'b??1?????????????????????????????:
        _6475_ = b[29:29];
      32'b?1??????????????????????????????:
        _6475_ = b[30:30];
      32'b1???????????????????????????????:
        _6475_ = b[31:31];
      default:
        _6475_ = a;
    endcase
  endfunction
  assign _2594_ = _6475_(1'hx, 32'd65536, { _2626_, _2625_, _2624_, _2623_, _2622_, _2621_, _2620_, _2619_, _2618_, _2617_, _2616_, _2615_, _2614_, _2613_, _2612_, _2611_, _2610_, _2609_, _2608_, _2607_, _2606_, _2605_, _2604_, _2603_, _2602_, _2601_, _2600_, _2599_, _2598_, _2597_, _2596_, _2595_ });
  assign _2595_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2596_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2597_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2598_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2599_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2600_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2601_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2602_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2603_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2604_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2605_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2606_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2607_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2608_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2609_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2610_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2611_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2612_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2613_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2614_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2615_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2616_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2617_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2618_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2619_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2620_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2621_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2622_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2623_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2624_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2625_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2626_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[15] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2594_ : 1'hx;
  function [0:0] _6509_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6509_ = b[0:0];
      32'b??????????????????????????????1?:
        _6509_ = b[1:1];
      32'b?????????????????????????????1??:
        _6509_ = b[2:2];
      32'b????????????????????????????1???:
        _6509_ = b[3:3];
      32'b???????????????????????????1????:
        _6509_ = b[4:4];
      32'b??????????????????????????1?????:
        _6509_ = b[5:5];
      32'b?????????????????????????1??????:
        _6509_ = b[6:6];
      32'b????????????????????????1???????:
        _6509_ = b[7:7];
      32'b???????????????????????1????????:
        _6509_ = b[8:8];
      32'b??????????????????????1?????????:
        _6509_ = b[9:9];
      32'b?????????????????????1??????????:
        _6509_ = b[10:10];
      32'b????????????????????1???????????:
        _6509_ = b[11:11];
      32'b???????????????????1????????????:
        _6509_ = b[12:12];
      32'b??????????????????1?????????????:
        _6509_ = b[13:13];
      32'b?????????????????1??????????????:
        _6509_ = b[14:14];
      32'b????????????????1???????????????:
        _6509_ = b[15:15];
      32'b???????????????1????????????????:
        _6509_ = b[16:16];
      32'b??????????????1?????????????????:
        _6509_ = b[17:17];
      32'b?????????????1??????????????????:
        _6509_ = b[18:18];
      32'b????????????1???????????????????:
        _6509_ = b[19:19];
      32'b???????????1????????????????????:
        _6509_ = b[20:20];
      32'b??????????1?????????????????????:
        _6509_ = b[21:21];
      32'b?????????1??????????????????????:
        _6509_ = b[22:22];
      32'b????????1???????????????????????:
        _6509_ = b[23:23];
      32'b???????1????????????????????????:
        _6509_ = b[24:24];
      32'b??????1?????????????????????????:
        _6509_ = b[25:25];
      32'b?????1??????????????????????????:
        _6509_ = b[26:26];
      32'b????1???????????????????????????:
        _6509_ = b[27:27];
      32'b???1????????????????????????????:
        _6509_ = b[28:28];
      32'b??1?????????????????????????????:
        _6509_ = b[29:29];
      32'b?1??????????????????????????????:
        _6509_ = b[30:30];
      32'b1???????????????????????????????:
        _6509_ = b[31:31];
      default:
        _6509_ = a;
    endcase
  endfunction
  assign _2627_ = _6509_(1'hx, 32'd262144, { _2659_, _2658_, _2657_, _2656_, _2655_, _2654_, _2653_, _2652_, _2651_, _2650_, _2649_, _2648_, _2647_, _2646_, _2645_, _2644_, _2643_, _2642_, _2641_, _2640_, _2639_, _2638_, _2637_, _2636_, _2635_, _2634_, _2633_, _2632_, _2631_, _2630_, _2629_, _2628_ });
  assign _2628_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2629_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2630_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2631_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2632_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2633_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2634_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2635_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2636_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2637_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2638_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2639_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2640_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2641_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2642_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2643_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2644_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2645_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2646_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2647_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2648_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2649_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2650_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2651_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2652_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2653_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2654_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2655_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2656_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2657_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2658_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2659_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[13] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2627_ : 1'hx;
  function [0:0] _6543_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6543_ = b[0:0];
      32'b??????????????????????????????1?:
        _6543_ = b[1:1];
      32'b?????????????????????????????1??:
        _6543_ = b[2:2];
      32'b????????????????????????????1???:
        _6543_ = b[3:3];
      32'b???????????????????????????1????:
        _6543_ = b[4:4];
      32'b??????????????????????????1?????:
        _6543_ = b[5:5];
      32'b?????????????????????????1??????:
        _6543_ = b[6:6];
      32'b????????????????????????1???????:
        _6543_ = b[7:7];
      32'b???????????????????????1????????:
        _6543_ = b[8:8];
      32'b??????????????????????1?????????:
        _6543_ = b[9:9];
      32'b?????????????????????1??????????:
        _6543_ = b[10:10];
      32'b????????????????????1???????????:
        _6543_ = b[11:11];
      32'b???????????????????1????????????:
        _6543_ = b[12:12];
      32'b??????????????????1?????????????:
        _6543_ = b[13:13];
      32'b?????????????????1??????????????:
        _6543_ = b[14:14];
      32'b????????????????1???????????????:
        _6543_ = b[15:15];
      32'b???????????????1????????????????:
        _6543_ = b[16:16];
      32'b??????????????1?????????????????:
        _6543_ = b[17:17];
      32'b?????????????1??????????????????:
        _6543_ = b[18:18];
      32'b????????????1???????????????????:
        _6543_ = b[19:19];
      32'b???????????1????????????????????:
        _6543_ = b[20:20];
      32'b??????????1?????????????????????:
        _6543_ = b[21:21];
      32'b?????????1??????????????????????:
        _6543_ = b[22:22];
      32'b????????1???????????????????????:
        _6543_ = b[23:23];
      32'b???????1????????????????????????:
        _6543_ = b[24:24];
      32'b??????1?????????????????????????:
        _6543_ = b[25:25];
      32'b?????1??????????????????????????:
        _6543_ = b[26:26];
      32'b????1???????????????????????????:
        _6543_ = b[27:27];
      32'b???1????????????????????????????:
        _6543_ = b[28:28];
      32'b??1?????????????????????????????:
        _6543_ = b[29:29];
      32'b?1??????????????????????????????:
        _6543_ = b[30:30];
      32'b1???????????????????????????????:
        _6543_ = b[31:31];
      default:
        _6543_ = a;
    endcase
  endfunction
  assign _2660_ = _6543_(1'hx, 32'd1048576, { _2692_, _2691_, _2690_, _2689_, _2688_, _2687_, _2686_, _2685_, _2684_, _2683_, _2682_, _2681_, _2680_, _2679_, _2678_, _2677_, _2676_, _2675_, _2674_, _2673_, _2672_, _2671_, _2670_, _2669_, _2668_, _2667_, _2666_, _2665_, _2664_, _2663_, _2662_, _2661_ });
  assign _2661_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2662_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2663_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2664_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2665_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2666_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2667_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2668_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2669_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2670_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2671_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2672_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2673_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2674_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2675_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2676_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2677_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2678_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2679_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2680_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2681_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2682_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2683_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2684_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2685_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2686_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2687_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2688_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2689_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2690_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2691_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2692_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[11] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2660_ : 1'hx;
  function [0:0] _6577_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6577_ = b[0:0];
      32'b??????????????????????????????1?:
        _6577_ = b[1:1];
      32'b?????????????????????????????1??:
        _6577_ = b[2:2];
      32'b????????????????????????????1???:
        _6577_ = b[3:3];
      32'b???????????????????????????1????:
        _6577_ = b[4:4];
      32'b??????????????????????????1?????:
        _6577_ = b[5:5];
      32'b?????????????????????????1??????:
        _6577_ = b[6:6];
      32'b????????????????????????1???????:
        _6577_ = b[7:7];
      32'b???????????????????????1????????:
        _6577_ = b[8:8];
      32'b??????????????????????1?????????:
        _6577_ = b[9:9];
      32'b?????????????????????1??????????:
        _6577_ = b[10:10];
      32'b????????????????????1???????????:
        _6577_ = b[11:11];
      32'b???????????????????1????????????:
        _6577_ = b[12:12];
      32'b??????????????????1?????????????:
        _6577_ = b[13:13];
      32'b?????????????????1??????????????:
        _6577_ = b[14:14];
      32'b????????????????1???????????????:
        _6577_ = b[15:15];
      32'b???????????????1????????????????:
        _6577_ = b[16:16];
      32'b??????????????1?????????????????:
        _6577_ = b[17:17];
      32'b?????????????1??????????????????:
        _6577_ = b[18:18];
      32'b????????????1???????????????????:
        _6577_ = b[19:19];
      32'b???????????1????????????????????:
        _6577_ = b[20:20];
      32'b??????????1?????????????????????:
        _6577_ = b[21:21];
      32'b?????????1??????????????????????:
        _6577_ = b[22:22];
      32'b????????1???????????????????????:
        _6577_ = b[23:23];
      32'b???????1????????????????????????:
        _6577_ = b[24:24];
      32'b??????1?????????????????????????:
        _6577_ = b[25:25];
      32'b?????1??????????????????????????:
        _6577_ = b[26:26];
      32'b????1???????????????????????????:
        _6577_ = b[27:27];
      32'b???1????????????????????????????:
        _6577_ = b[28:28];
      32'b??1?????????????????????????????:
        _6577_ = b[29:29];
      32'b?1??????????????????????????????:
        _6577_ = b[30:30];
      32'b1???????????????????????????????:
        _6577_ = b[31:31];
      default:
        _6577_ = a;
    endcase
  endfunction
  assign _2693_ = _6577_(1'hx, 32'd4194304, { _2725_, _2724_, _2723_, _2722_, _2721_, _2720_, _2719_, _2718_, _2717_, _2716_, _2715_, _2714_, _2713_, _2712_, _2711_, _2710_, _2709_, _2708_, _2707_, _2706_, _2705_, _2704_, _2703_, _2702_, _2701_, _2700_, _2699_, _2698_, _2697_, _2696_, _2695_, _2694_ });
  assign _2694_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2695_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2696_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2697_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2698_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2699_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2700_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2701_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2702_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2703_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2704_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2705_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2706_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2707_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2708_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2709_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2710_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2711_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2712_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2713_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2714_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2715_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2716_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2717_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2718_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2719_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2720_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2721_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2722_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2723_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2724_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2725_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[9] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2693_ : 1'hx;
  function [0:0] _6611_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6611_ = b[0:0];
      32'b??????????????????????????????1?:
        _6611_ = b[1:1];
      32'b?????????????????????????????1??:
        _6611_ = b[2:2];
      32'b????????????????????????????1???:
        _6611_ = b[3:3];
      32'b???????????????????????????1????:
        _6611_ = b[4:4];
      32'b??????????????????????????1?????:
        _6611_ = b[5:5];
      32'b?????????????????????????1??????:
        _6611_ = b[6:6];
      32'b????????????????????????1???????:
        _6611_ = b[7:7];
      32'b???????????????????????1????????:
        _6611_ = b[8:8];
      32'b??????????????????????1?????????:
        _6611_ = b[9:9];
      32'b?????????????????????1??????????:
        _6611_ = b[10:10];
      32'b????????????????????1???????????:
        _6611_ = b[11:11];
      32'b???????????????????1????????????:
        _6611_ = b[12:12];
      32'b??????????????????1?????????????:
        _6611_ = b[13:13];
      32'b?????????????????1??????????????:
        _6611_ = b[14:14];
      32'b????????????????1???????????????:
        _6611_ = b[15:15];
      32'b???????????????1????????????????:
        _6611_ = b[16:16];
      32'b??????????????1?????????????????:
        _6611_ = b[17:17];
      32'b?????????????1??????????????????:
        _6611_ = b[18:18];
      32'b????????????1???????????????????:
        _6611_ = b[19:19];
      32'b???????????1????????????????????:
        _6611_ = b[20:20];
      32'b??????????1?????????????????????:
        _6611_ = b[21:21];
      32'b?????????1??????????????????????:
        _6611_ = b[22:22];
      32'b????????1???????????????????????:
        _6611_ = b[23:23];
      32'b???????1????????????????????????:
        _6611_ = b[24:24];
      32'b??????1?????????????????????????:
        _6611_ = b[25:25];
      32'b?????1??????????????????????????:
        _6611_ = b[26:26];
      32'b????1???????????????????????????:
        _6611_ = b[27:27];
      32'b???1????????????????????????????:
        _6611_ = b[28:28];
      32'b??1?????????????????????????????:
        _6611_ = b[29:29];
      32'b?1??????????????????????????????:
        _6611_ = b[30:30];
      32'b1???????????????????????????????:
        _6611_ = b[31:31];
      default:
        _6611_ = a;
    endcase
  endfunction
  assign _2726_ = _6611_(1'hx, 32'd16777216, { _2758_, _2757_, _2756_, _2755_, _2754_, _2753_, _2752_, _2751_, _2750_, _2749_, _2748_, _2747_, _2746_, _2745_, _2744_, _2743_, _2742_, _2741_, _2740_, _2739_, _2738_, _2737_, _2736_, _2735_, _2734_, _2733_, _2732_, _2731_, _2730_, _2729_, _2728_, _2727_ });
  assign _2727_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2728_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2729_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2730_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2731_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2732_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2733_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2734_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2735_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2736_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2737_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2738_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2739_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2740_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2741_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2742_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2743_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2744_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2745_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2746_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2747_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2748_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2749_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2750_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2751_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2752_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2753_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2754_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2755_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2756_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2757_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2758_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[7] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2726_ : 1'hx;
  function [0:0] _6645_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6645_ = b[0:0];
      32'b??????????????????????????????1?:
        _6645_ = b[1:1];
      32'b?????????????????????????????1??:
        _6645_ = b[2:2];
      32'b????????????????????????????1???:
        _6645_ = b[3:3];
      32'b???????????????????????????1????:
        _6645_ = b[4:4];
      32'b??????????????????????????1?????:
        _6645_ = b[5:5];
      32'b?????????????????????????1??????:
        _6645_ = b[6:6];
      32'b????????????????????????1???????:
        _6645_ = b[7:7];
      32'b???????????????????????1????????:
        _6645_ = b[8:8];
      32'b??????????????????????1?????????:
        _6645_ = b[9:9];
      32'b?????????????????????1??????????:
        _6645_ = b[10:10];
      32'b????????????????????1???????????:
        _6645_ = b[11:11];
      32'b???????????????????1????????????:
        _6645_ = b[12:12];
      32'b??????????????????1?????????????:
        _6645_ = b[13:13];
      32'b?????????????????1??????????????:
        _6645_ = b[14:14];
      32'b????????????????1???????????????:
        _6645_ = b[15:15];
      32'b???????????????1????????????????:
        _6645_ = b[16:16];
      32'b??????????????1?????????????????:
        _6645_ = b[17:17];
      32'b?????????????1??????????????????:
        _6645_ = b[18:18];
      32'b????????????1???????????????????:
        _6645_ = b[19:19];
      32'b???????????1????????????????????:
        _6645_ = b[20:20];
      32'b??????????1?????????????????????:
        _6645_ = b[21:21];
      32'b?????????1??????????????????????:
        _6645_ = b[22:22];
      32'b????????1???????????????????????:
        _6645_ = b[23:23];
      32'b???????1????????????????????????:
        _6645_ = b[24:24];
      32'b??????1?????????????????????????:
        _6645_ = b[25:25];
      32'b?????1??????????????????????????:
        _6645_ = b[26:26];
      32'b????1???????????????????????????:
        _6645_ = b[27:27];
      32'b???1????????????????????????????:
        _6645_ = b[28:28];
      32'b??1?????????????????????????????:
        _6645_ = b[29:29];
      32'b?1??????????????????????????????:
        _6645_ = b[30:30];
      32'b1???????????????????????????????:
        _6645_ = b[31:31];
      default:
        _6645_ = a;
    endcase
  endfunction
  assign _2759_ = _6645_(1'hx, 32'd67108864, { _2791_, _2790_, _2789_, _2788_, _2787_, _2786_, _2785_, _2784_, _2783_, _2782_, _2781_, _2780_, _2779_, _2778_, _2777_, _2776_, _2775_, _2774_, _2773_, _2772_, _2771_, _2770_, _2769_, _2768_, _2767_, _2766_, _2765_, _2764_, _2763_, _2762_, _2761_, _2760_ });
  assign _2760_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2761_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2762_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2763_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2764_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2765_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2766_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2767_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2768_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2769_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2770_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2771_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2772_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2773_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2774_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2775_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2776_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2777_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2778_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2779_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2780_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2781_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2782_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2783_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2784_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2785_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2786_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2787_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2788_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2789_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2790_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2791_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[5] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2759_ : 1'hx;
  function [0:0] _6679_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6679_ = b[0:0];
      32'b??????????????????????????????1?:
        _6679_ = b[1:1];
      32'b?????????????????????????????1??:
        _6679_ = b[2:2];
      32'b????????????????????????????1???:
        _6679_ = b[3:3];
      32'b???????????????????????????1????:
        _6679_ = b[4:4];
      32'b??????????????????????????1?????:
        _6679_ = b[5:5];
      32'b?????????????????????????1??????:
        _6679_ = b[6:6];
      32'b????????????????????????1???????:
        _6679_ = b[7:7];
      32'b???????????????????????1????????:
        _6679_ = b[8:8];
      32'b??????????????????????1?????????:
        _6679_ = b[9:9];
      32'b?????????????????????1??????????:
        _6679_ = b[10:10];
      32'b????????????????????1???????????:
        _6679_ = b[11:11];
      32'b???????????????????1????????????:
        _6679_ = b[12:12];
      32'b??????????????????1?????????????:
        _6679_ = b[13:13];
      32'b?????????????????1??????????????:
        _6679_ = b[14:14];
      32'b????????????????1???????????????:
        _6679_ = b[15:15];
      32'b???????????????1????????????????:
        _6679_ = b[16:16];
      32'b??????????????1?????????????????:
        _6679_ = b[17:17];
      32'b?????????????1??????????????????:
        _6679_ = b[18:18];
      32'b????????????1???????????????????:
        _6679_ = b[19:19];
      32'b???????????1????????????????????:
        _6679_ = b[20:20];
      32'b??????????1?????????????????????:
        _6679_ = b[21:21];
      32'b?????????1??????????????????????:
        _6679_ = b[22:22];
      32'b????????1???????????????????????:
        _6679_ = b[23:23];
      32'b???????1????????????????????????:
        _6679_ = b[24:24];
      32'b??????1?????????????????????????:
        _6679_ = b[25:25];
      32'b?????1??????????????????????????:
        _6679_ = b[26:26];
      32'b????1???????????????????????????:
        _6679_ = b[27:27];
      32'b???1????????????????????????????:
        _6679_ = b[28:28];
      32'b??1?????????????????????????????:
        _6679_ = b[29:29];
      32'b?1??????????????????????????????:
        _6679_ = b[30:30];
      32'b1???????????????????????????????:
        _6679_ = b[31:31];
      default:
        _6679_ = a;
    endcase
  endfunction
  assign _2792_ = _6679_(1'hx, 32'd268435456, { _2824_, _2823_, _2822_, _2821_, _2820_, _2819_, _2818_, _2817_, _2816_, _2815_, _2814_, _2813_, _2812_, _2811_, _2810_, _2809_, _2808_, _2807_, _2806_, _2805_, _2804_, _2803_, _2802_, _2801_, _2800_, _2799_, _2798_, _2797_, _2796_, _2795_, _2794_, _2793_ });
  assign _2793_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2794_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2795_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2796_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2797_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2798_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2799_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2800_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2801_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2802_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2803_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2804_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2805_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2806_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2807_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2808_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2809_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2810_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2811_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2812_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2813_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2814_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2815_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2816_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2817_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2818_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2819_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2820_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2821_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2822_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2823_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2824_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[3] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2792_ : 1'hx;
  function [0:0] _6713_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6713_ = b[0:0];
      32'b??????????????????????????????1?:
        _6713_ = b[1:1];
      32'b?????????????????????????????1??:
        _6713_ = b[2:2];
      32'b????????????????????????????1???:
        _6713_ = b[3:3];
      32'b???????????????????????????1????:
        _6713_ = b[4:4];
      32'b??????????????????????????1?????:
        _6713_ = b[5:5];
      32'b?????????????????????????1??????:
        _6713_ = b[6:6];
      32'b????????????????????????1???????:
        _6713_ = b[7:7];
      32'b???????????????????????1????????:
        _6713_ = b[8:8];
      32'b??????????????????????1?????????:
        _6713_ = b[9:9];
      32'b?????????????????????1??????????:
        _6713_ = b[10:10];
      32'b????????????????????1???????????:
        _6713_ = b[11:11];
      32'b???????????????????1????????????:
        _6713_ = b[12:12];
      32'b??????????????????1?????????????:
        _6713_ = b[13:13];
      32'b?????????????????1??????????????:
        _6713_ = b[14:14];
      32'b????????????????1???????????????:
        _6713_ = b[15:15];
      32'b???????????????1????????????????:
        _6713_ = b[16:16];
      32'b??????????????1?????????????????:
        _6713_ = b[17:17];
      32'b?????????????1??????????????????:
        _6713_ = b[18:18];
      32'b????????????1???????????????????:
        _6713_ = b[19:19];
      32'b???????????1????????????????????:
        _6713_ = b[20:20];
      32'b??????????1?????????????????????:
        _6713_ = b[21:21];
      32'b?????????1??????????????????????:
        _6713_ = b[22:22];
      32'b????????1???????????????????????:
        _6713_ = b[23:23];
      32'b???????1????????????????????????:
        _6713_ = b[24:24];
      32'b??????1?????????????????????????:
        _6713_ = b[25:25];
      32'b?????1??????????????????????????:
        _6713_ = b[26:26];
      32'b????1???????????????????????????:
        _6713_ = b[27:27];
      32'b???1????????????????????????????:
        _6713_ = b[28:28];
      32'b??1?????????????????????????????:
        _6713_ = b[29:29];
      32'b?1??????????????????????????????:
        _6713_ = b[30:30];
      32'b1???????????????????????????????:
        _6713_ = b[31:31];
      default:
        _6713_ = a;
    endcase
  endfunction
  assign _2825_ = _6713_(1'hx, 32'd1073741824, { _2857_, _2856_, _2855_, _2854_, _2853_, _2852_, _2851_, _2850_, _2849_, _2848_, _2847_, _2846_, _2845_, _2844_, _2843_, _2842_, _2841_, _2840_, _2839_, _2838_, _2837_, _2836_, _2835_, _2834_, _2833_, _2832_, _2831_, _2830_, _2829_, _2828_, _2827_, _2826_ });
  assign _2826_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2827_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2828_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2829_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2830_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2831_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2832_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2833_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2834_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2835_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2836_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2837_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2838_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2839_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2840_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2841_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2842_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2843_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2844_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2845_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2846_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2847_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2848_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2849_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2850_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2851_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2852_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2853_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2854_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2855_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2856_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2857_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[1] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2825_ : 1'hx;
  function [0:0] _6747_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6747_ = b[0:0];
      32'b??????????????????????????????1?:
        _6747_ = b[1:1];
      32'b?????????????????????????????1??:
        _6747_ = b[2:2];
      32'b????????????????????????????1???:
        _6747_ = b[3:3];
      32'b???????????????????????????1????:
        _6747_ = b[4:4];
      32'b??????????????????????????1?????:
        _6747_ = b[5:5];
      32'b?????????????????????????1??????:
        _6747_ = b[6:6];
      32'b????????????????????????1???????:
        _6747_ = b[7:7];
      32'b???????????????????????1????????:
        _6747_ = b[8:8];
      32'b??????????????????????1?????????:
        _6747_ = b[9:9];
      32'b?????????????????????1??????????:
        _6747_ = b[10:10];
      32'b????????????????????1???????????:
        _6747_ = b[11:11];
      32'b???????????????????1????????????:
        _6747_ = b[12:12];
      32'b??????????????????1?????????????:
        _6747_ = b[13:13];
      32'b?????????????????1??????????????:
        _6747_ = b[14:14];
      32'b????????????????1???????????????:
        _6747_ = b[15:15];
      32'b???????????????1????????????????:
        _6747_ = b[16:16];
      32'b??????????????1?????????????????:
        _6747_ = b[17:17];
      32'b?????????????1??????????????????:
        _6747_ = b[18:18];
      32'b????????????1???????????????????:
        _6747_ = b[19:19];
      32'b???????????1????????????????????:
        _6747_ = b[20:20];
      32'b??????????1?????????????????????:
        _6747_ = b[21:21];
      32'b?????????1??????????????????????:
        _6747_ = b[22:22];
      32'b????????1???????????????????????:
        _6747_ = b[23:23];
      32'b???????1????????????????????????:
        _6747_ = b[24:24];
      32'b??????1?????????????????????????:
        _6747_ = b[25:25];
      32'b?????1??????????????????????????:
        _6747_ = b[26:26];
      32'b????1???????????????????????????:
        _6747_ = b[27:27];
      32'b???1????????????????????????????:
        _6747_ = b[28:28];
      32'b??1?????????????????????????????:
        _6747_ = b[29:29];
      32'b?1??????????????????????????????:
        _6747_ = b[30:30];
      32'b1???????????????????????????????:
        _6747_ = b[31:31];
      default:
        _6747_ = a;
    endcase
  endfunction
  assign _2858_ = _6747_(1'hx, 32'd1, { _2890_, _2889_, _2888_, _2887_, _2886_, _2885_, _2884_, _2883_, _2882_, _2881_, _2880_, _2879_, _2878_, _2877_, _2876_, _2875_, _2874_, _2873_, _2872_, _2871_, _2870_, _2869_, _2868_, _2867_, _2866_, _2865_, _2864_, _2863_, _2862_, _2861_, _2860_, _2859_ });
  assign _2859_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2860_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2861_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2862_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2863_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2864_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2865_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2866_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2867_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2868_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2869_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2870_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2871_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2872_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2873_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2874_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2875_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2876_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2877_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2878_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2879_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2880_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2881_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2882_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2883_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2884_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2885_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2886_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2887_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2888_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2889_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2890_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[31] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2858_ : 1'hx;
  function [0:0] _6781_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6781_ = b[0:0];
      32'b??????????????????????????????1?:
        _6781_ = b[1:1];
      32'b?????????????????????????????1??:
        _6781_ = b[2:2];
      32'b????????????????????????????1???:
        _6781_ = b[3:3];
      32'b???????????????????????????1????:
        _6781_ = b[4:4];
      32'b??????????????????????????1?????:
        _6781_ = b[5:5];
      32'b?????????????????????????1??????:
        _6781_ = b[6:6];
      32'b????????????????????????1???????:
        _6781_ = b[7:7];
      32'b???????????????????????1????????:
        _6781_ = b[8:8];
      32'b??????????????????????1?????????:
        _6781_ = b[9:9];
      32'b?????????????????????1??????????:
        _6781_ = b[10:10];
      32'b????????????????????1???????????:
        _6781_ = b[11:11];
      32'b???????????????????1????????????:
        _6781_ = b[12:12];
      32'b??????????????????1?????????????:
        _6781_ = b[13:13];
      32'b?????????????????1??????????????:
        _6781_ = b[14:14];
      32'b????????????????1???????????????:
        _6781_ = b[15:15];
      32'b???????????????1????????????????:
        _6781_ = b[16:16];
      32'b??????????????1?????????????????:
        _6781_ = b[17:17];
      32'b?????????????1??????????????????:
        _6781_ = b[18:18];
      32'b????????????1???????????????????:
        _6781_ = b[19:19];
      32'b???????????1????????????????????:
        _6781_ = b[20:20];
      32'b??????????1?????????????????????:
        _6781_ = b[21:21];
      32'b?????????1??????????????????????:
        _6781_ = b[22:22];
      32'b????????1???????????????????????:
        _6781_ = b[23:23];
      32'b???????1????????????????????????:
        _6781_ = b[24:24];
      32'b??????1?????????????????????????:
        _6781_ = b[25:25];
      32'b?????1??????????????????????????:
        _6781_ = b[26:26];
      32'b????1???????????????????????????:
        _6781_ = b[27:27];
      32'b???1????????????????????????????:
        _6781_ = b[28:28];
      32'b??1?????????????????????????????:
        _6781_ = b[29:29];
      32'b?1??????????????????????????????:
        _6781_ = b[30:30];
      32'b1???????????????????????????????:
        _6781_ = b[31:31];
      default:
        _6781_ = a;
    endcase
  endfunction
  assign _2891_ = _6781_(1'hx, 32'd32, { _2923_, _2922_, _2921_, _2920_, _2919_, _2918_, _2917_, _2916_, _2915_, _2914_, _2913_, _2912_, _2911_, _2910_, _2909_, _2908_, _2907_, _2906_, _2905_, _2904_, _2903_, _2902_, _2901_, _2900_, _2899_, _2898_, _2897_, _2896_, _2895_, _2894_, _2893_, _2892_ });
  assign _2892_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2893_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2894_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2895_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2896_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2897_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2898_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2899_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2900_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2901_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2902_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2903_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2904_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2905_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2906_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2907_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2908_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2909_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2910_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2911_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2912_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2913_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2914_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2915_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2916_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2917_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2918_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2919_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2920_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2921_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2922_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2923_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[26] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2891_ : 1'hx;
  function [0:0] _6815_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6815_ = b[0:0];
      32'b??????????????????????????????1?:
        _6815_ = b[1:1];
      32'b?????????????????????????????1??:
        _6815_ = b[2:2];
      32'b????????????????????????????1???:
        _6815_ = b[3:3];
      32'b???????????????????????????1????:
        _6815_ = b[4:4];
      32'b??????????????????????????1?????:
        _6815_ = b[5:5];
      32'b?????????????????????????1??????:
        _6815_ = b[6:6];
      32'b????????????????????????1???????:
        _6815_ = b[7:7];
      32'b???????????????????????1????????:
        _6815_ = b[8:8];
      32'b??????????????????????1?????????:
        _6815_ = b[9:9];
      32'b?????????????????????1??????????:
        _6815_ = b[10:10];
      32'b????????????????????1???????????:
        _6815_ = b[11:11];
      32'b???????????????????1????????????:
        _6815_ = b[12:12];
      32'b??????????????????1?????????????:
        _6815_ = b[13:13];
      32'b?????????????????1??????????????:
        _6815_ = b[14:14];
      32'b????????????????1???????????????:
        _6815_ = b[15:15];
      32'b???????????????1????????????????:
        _6815_ = b[16:16];
      32'b??????????????1?????????????????:
        _6815_ = b[17:17];
      32'b?????????????1??????????????????:
        _6815_ = b[18:18];
      32'b????????????1???????????????????:
        _6815_ = b[19:19];
      32'b???????????1????????????????????:
        _6815_ = b[20:20];
      32'b??????????1?????????????????????:
        _6815_ = b[21:21];
      32'b?????????1??????????????????????:
        _6815_ = b[22:22];
      32'b????????1???????????????????????:
        _6815_ = b[23:23];
      32'b???????1????????????????????????:
        _6815_ = b[24:24];
      32'b??????1?????????????????????????:
        _6815_ = b[25:25];
      32'b?????1??????????????????????????:
        _6815_ = b[26:26];
      32'b????1???????????????????????????:
        _6815_ = b[27:27];
      32'b???1????????????????????????????:
        _6815_ = b[28:28];
      32'b??1?????????????????????????????:
        _6815_ = b[29:29];
      32'b?1??????????????????????????????:
        _6815_ = b[30:30];
      32'b1???????????????????????????????:
        _6815_ = b[31:31];
      default:
        _6815_ = a;
    endcase
  endfunction
  assign _2924_ = _6815_(1'hx, 32'd512, { _2956_, _2955_, _2954_, _2953_, _2952_, _2951_, _2950_, _2949_, _2948_, _2947_, _2946_, _2945_, _2944_, _2943_, _2942_, _2941_, _2940_, _2939_, _2938_, _2937_, _2936_, _2935_, _2934_, _2933_, _2932_, _2931_, _2930_, _2929_, _2928_, _2927_, _2926_, _2925_ });
  assign _2925_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2926_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2927_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2928_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2929_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2930_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2931_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2932_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2933_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2934_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2935_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2936_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2937_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2938_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2939_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2940_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2941_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2942_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2943_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2944_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2945_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2946_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2947_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2948_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2949_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2950_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2951_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2952_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2953_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2954_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2955_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2956_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[22] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2924_ : 1'hx;
  function [0:0] _6849_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6849_ = b[0:0];
      32'b??????????????????????????????1?:
        _6849_ = b[1:1];
      32'b?????????????????????????????1??:
        _6849_ = b[2:2];
      32'b????????????????????????????1???:
        _6849_ = b[3:3];
      32'b???????????????????????????1????:
        _6849_ = b[4:4];
      32'b??????????????????????????1?????:
        _6849_ = b[5:5];
      32'b?????????????????????????1??????:
        _6849_ = b[6:6];
      32'b????????????????????????1???????:
        _6849_ = b[7:7];
      32'b???????????????????????1????????:
        _6849_ = b[8:8];
      32'b??????????????????????1?????????:
        _6849_ = b[9:9];
      32'b?????????????????????1??????????:
        _6849_ = b[10:10];
      32'b????????????????????1???????????:
        _6849_ = b[11:11];
      32'b???????????????????1????????????:
        _6849_ = b[12:12];
      32'b??????????????????1?????????????:
        _6849_ = b[13:13];
      32'b?????????????????1??????????????:
        _6849_ = b[14:14];
      32'b????????????????1???????????????:
        _6849_ = b[15:15];
      32'b???????????????1????????????????:
        _6849_ = b[16:16];
      32'b??????????????1?????????????????:
        _6849_ = b[17:17];
      32'b?????????????1??????????????????:
        _6849_ = b[18:18];
      32'b????????????1???????????????????:
        _6849_ = b[19:19];
      32'b???????????1????????????????????:
        _6849_ = b[20:20];
      32'b??????????1?????????????????????:
        _6849_ = b[21:21];
      32'b?????????1??????????????????????:
        _6849_ = b[22:22];
      32'b????????1???????????????????????:
        _6849_ = b[23:23];
      32'b???????1????????????????????????:
        _6849_ = b[24:24];
      32'b??????1?????????????????????????:
        _6849_ = b[25:25];
      32'b?????1??????????????????????????:
        _6849_ = b[26:26];
      32'b????1???????????????????????????:
        _6849_ = b[27:27];
      32'b???1????????????????????????????:
        _6849_ = b[28:28];
      32'b??1?????????????????????????????:
        _6849_ = b[29:29];
      32'b?1??????????????????????????????:
        _6849_ = b[30:30];
      32'b1???????????????????????????????:
        _6849_ = b[31:31];
      default:
        _6849_ = a;
    endcase
  endfunction
  assign _2957_ = _6849_(1'hx, 32'd8192, { _2989_, _2988_, _2987_, _2986_, _2985_, _2984_, _2983_, _2982_, _2981_, _2980_, _2979_, _2978_, _2977_, _2976_, _2975_, _2974_, _2973_, _2972_, _2971_, _2970_, _2969_, _2968_, _2967_, _2966_, _2965_, _2964_, _2963_, _2962_, _2961_, _2960_, _2959_, _2958_ });
  assign _2958_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2959_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2960_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2961_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2962_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2963_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2964_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2965_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2966_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _2967_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _2968_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _2969_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _2970_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _2971_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _2972_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _2973_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _2974_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _2975_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _2976_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _2977_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _2978_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _2979_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _2980_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _2981_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _2982_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _2983_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _2984_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _2985_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _2986_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _2987_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _2988_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _2989_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[18] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2957_ : 1'hx;
  function [0:0] _6883_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6883_ = b[0:0];
      32'b??????????????????????????????1?:
        _6883_ = b[1:1];
      32'b?????????????????????????????1??:
        _6883_ = b[2:2];
      32'b????????????????????????????1???:
        _6883_ = b[3:3];
      32'b???????????????????????????1????:
        _6883_ = b[4:4];
      32'b??????????????????????????1?????:
        _6883_ = b[5:5];
      32'b?????????????????????????1??????:
        _6883_ = b[6:6];
      32'b????????????????????????1???????:
        _6883_ = b[7:7];
      32'b???????????????????????1????????:
        _6883_ = b[8:8];
      32'b??????????????????????1?????????:
        _6883_ = b[9:9];
      32'b?????????????????????1??????????:
        _6883_ = b[10:10];
      32'b????????????????????1???????????:
        _6883_ = b[11:11];
      32'b???????????????????1????????????:
        _6883_ = b[12:12];
      32'b??????????????????1?????????????:
        _6883_ = b[13:13];
      32'b?????????????????1??????????????:
        _6883_ = b[14:14];
      32'b????????????????1???????????????:
        _6883_ = b[15:15];
      32'b???????????????1????????????????:
        _6883_ = b[16:16];
      32'b??????????????1?????????????????:
        _6883_ = b[17:17];
      32'b?????????????1??????????????????:
        _6883_ = b[18:18];
      32'b????????????1???????????????????:
        _6883_ = b[19:19];
      32'b???????????1????????????????????:
        _6883_ = b[20:20];
      32'b??????????1?????????????????????:
        _6883_ = b[21:21];
      32'b?????????1??????????????????????:
        _6883_ = b[22:22];
      32'b????????1???????????????????????:
        _6883_ = b[23:23];
      32'b???????1????????????????????????:
        _6883_ = b[24:24];
      32'b??????1?????????????????????????:
        _6883_ = b[25:25];
      32'b?????1??????????????????????????:
        _6883_ = b[26:26];
      32'b????1???????????????????????????:
        _6883_ = b[27:27];
      32'b???1????????????????????????????:
        _6883_ = b[28:28];
      32'b??1?????????????????????????????:
        _6883_ = b[29:29];
      32'b?1??????????????????????????????:
        _6883_ = b[30:30];
      32'b1???????????????????????????????:
        _6883_ = b[31:31];
      default:
        _6883_ = a;
    endcase
  endfunction
  assign _2990_ = _6883_(1'hx, 32'd131072, { _3022_, _3021_, _3020_, _3019_, _3018_, _3017_, _3016_, _3015_, _3014_, _3013_, _3012_, _3011_, _3010_, _3009_, _3008_, _3007_, _3006_, _3005_, _3004_, _3003_, _3002_, _3001_, _3000_, _2999_, _2998_, _2997_, _2996_, _2995_, _2994_, _2993_, _2992_, _2991_ });
  assign _2991_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _2992_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _2993_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _2994_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _2995_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _2996_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _2997_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _2998_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _2999_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _3000_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _3001_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _3002_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _3003_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _3004_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _3005_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _3006_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _3007_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _3008_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _3009_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _3010_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _3011_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _3012_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _3013_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _3014_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _3015_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _3016_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _3017_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _3018_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _3019_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _3020_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _3021_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _3022_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[14] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _2990_ : 1'hx;
  function [0:0] _6917_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6917_ = b[0:0];
      32'b??????????????????????????????1?:
        _6917_ = b[1:1];
      32'b?????????????????????????????1??:
        _6917_ = b[2:2];
      32'b????????????????????????????1???:
        _6917_ = b[3:3];
      32'b???????????????????????????1????:
        _6917_ = b[4:4];
      32'b??????????????????????????1?????:
        _6917_ = b[5:5];
      32'b?????????????????????????1??????:
        _6917_ = b[6:6];
      32'b????????????????????????1???????:
        _6917_ = b[7:7];
      32'b???????????????????????1????????:
        _6917_ = b[8:8];
      32'b??????????????????????1?????????:
        _6917_ = b[9:9];
      32'b?????????????????????1??????????:
        _6917_ = b[10:10];
      32'b????????????????????1???????????:
        _6917_ = b[11:11];
      32'b???????????????????1????????????:
        _6917_ = b[12:12];
      32'b??????????????????1?????????????:
        _6917_ = b[13:13];
      32'b?????????????????1??????????????:
        _6917_ = b[14:14];
      32'b????????????????1???????????????:
        _6917_ = b[15:15];
      32'b???????????????1????????????????:
        _6917_ = b[16:16];
      32'b??????????????1?????????????????:
        _6917_ = b[17:17];
      32'b?????????????1??????????????????:
        _6917_ = b[18:18];
      32'b????????????1???????????????????:
        _6917_ = b[19:19];
      32'b???????????1????????????????????:
        _6917_ = b[20:20];
      32'b??????????1?????????????????????:
        _6917_ = b[21:21];
      32'b?????????1??????????????????????:
        _6917_ = b[22:22];
      32'b????????1???????????????????????:
        _6917_ = b[23:23];
      32'b???????1????????????????????????:
        _6917_ = b[24:24];
      32'b??????1?????????????????????????:
        _6917_ = b[25:25];
      32'b?????1??????????????????????????:
        _6917_ = b[26:26];
      32'b????1???????????????????????????:
        _6917_ = b[27:27];
      32'b???1????????????????????????????:
        _6917_ = b[28:28];
      32'b??1?????????????????????????????:
        _6917_ = b[29:29];
      32'b?1??????????????????????????????:
        _6917_ = b[30:30];
      32'b1???????????????????????????????:
        _6917_ = b[31:31];
      default:
        _6917_ = a;
    endcase
  endfunction
  assign _3023_ = _6917_(1'hx, 32'd2097152, { _3055_, _3054_, _3053_, _3052_, _3051_, _3050_, _3049_, _3048_, _3047_, _3046_, _3045_, _3044_, _3043_, _3042_, _3041_, _3040_, _3039_, _3038_, _3037_, _3036_, _3035_, _3034_, _3033_, _3032_, _3031_, _3030_, _3029_, _3028_, _3027_, _3026_, _3025_, _3024_ });
  assign _3024_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _3025_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _3026_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _3027_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _3028_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _3029_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _3030_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _3031_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _3032_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _3033_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _3034_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _3035_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _3036_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _3037_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _3038_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _3039_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _3040_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _3041_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _3042_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _3043_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _3044_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _3045_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  assign _3046_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h09;
  assign _3047_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h08;
  assign _3048_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h07;
  assign _3049_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h06;
  assign _3050_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h05;
  assign _3051_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h04;
  assign _3052_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h03;
  assign _3053_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h02;
  assign _3054_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h01;
  assign _3055_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h00;
  assign _1984_[10] = _2003_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:388" *) _3023_ : 1'hx;
  function [0:0] _6951_;
    input [0:0] a;
    input [31:0] b;
    input [31:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:389" *)
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        _6951_ = b[0:0];
      32'b??????????????????????????????1?:
        _6951_ = b[1:1];
      32'b?????????????????????????????1??:
        _6951_ = b[2:2];
      32'b????????????????????????????1???:
        _6951_ = b[3:3];
      32'b???????????????????????????1????:
        _6951_ = b[4:4];
      32'b??????????????????????????1?????:
        _6951_ = b[5:5];
      32'b?????????????????????????1??????:
        _6951_ = b[6:6];
      32'b????????????????????????1???????:
        _6951_ = b[7:7];
      32'b???????????????????????1????????:
        _6951_ = b[8:8];
      32'b??????????????????????1?????????:
        _6951_ = b[9:9];
      32'b?????????????????????1??????????:
        _6951_ = b[10:10];
      32'b????????????????????1???????????:
        _6951_ = b[11:11];
      32'b???????????????????1????????????:
        _6951_ = b[12:12];
      32'b??????????????????1?????????????:
        _6951_ = b[13:13];
      32'b?????????????????1??????????????:
        _6951_ = b[14:14];
      32'b????????????????1???????????????:
        _6951_ = b[15:15];
      32'b???????????????1????????????????:
        _6951_ = b[16:16];
      32'b??????????????1?????????????????:
        _6951_ = b[17:17];
      32'b?????????????1??????????????????:
        _6951_ = b[18:18];
      32'b????????????1???????????????????:
        _6951_ = b[19:19];
      32'b???????????1????????????????????:
        _6951_ = b[20:20];
      32'b??????????1?????????????????????:
        _6951_ = b[21:21];
      32'b?????????1??????????????????????:
        _6951_ = b[22:22];
      32'b????????1???????????????????????:
        _6951_ = b[23:23];
      32'b???????1????????????????????????:
        _6951_ = b[24:24];
      32'b??????1?????????????????????????:
        _6951_ = b[25:25];
      32'b?????1??????????????????????????:
        _6951_ = b[26:26];
      32'b????1???????????????????????????:
        _6951_ = b[27:27];
      32'b???1????????????????????????????:
        _6951_ = b[28:28];
      32'b??1?????????????????????????????:
        _6951_ = b[29:29];
      32'b?1??????????????????????????????:
        _6951_ = b[30:30];
      32'b1???????????????????????????????:
        _6951_ = b[31:31];
      default:
        _6951_ = a;
    endcase
  endfunction
  assign _3056_ = _6951_(1'hx, 32'd33554432, { _2026_, _2025_, _2024_, _2023_, _2022_, _2021_, _2020_, _2019_, _2018_, _2017_, _3078_, _3077_, _3076_, _3075_, _3074_, _3073_, _3072_, _3071_, _3070_, _3069_, _3068_, _3067_, _3066_, _3065_, _3064_, _3063_, _3062_, _3061_, _3060_, _3059_, _3058_, _3057_ });
  assign _3057_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1f;
  assign _3058_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1e;
  assign _3059_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1d;
  assign _3060_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1c;
  assign _3061_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1b;
  assign _3062_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h1a;
  assign _3063_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h19;
  assign _3064_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h18;
  assign _3065_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h17;
  assign _3066_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h16;
  assign _3067_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h15;
  assign _3068_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h14;
  assign _3069_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h13;
  assign _3070_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h12;
  assign _3071_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h11;
  assign _3072_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h10;
  assign _3073_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0f;
  assign _3074_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0e;
  assign _3075_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0d;
  assign _3076_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0c;
  assign _3077_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0b;
  assign _3078_ = \u_issue.pipe_rd_e1_w  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:389" *) 5'h0a;
  wire [31:0] _7726_ = _1987_;
  assign _3079_ = _7726_[csr_opcode_opcode_w[19:15] +: 1];
  wire [31:0] _7727_ = _1987_;
  assign _3080_ = _7727_[csr_opcode_opcode_w[24:20] +: 1];
  wire [31:0] _7728_ = _1987_;
  assign _3081_ = _7728_[csr_opcode_opcode_w[11:7] +: 1];
  assign branch_pc_w = branch_csr_request_w ? (* src = "./riscv_core.v:498|./riscv_issue.v:182" *) branch_csr_pc_w : branch_d_exec_pc_w;
  assign _3082_ = fetch_dec_fault_page_w ? (* src = "./riscv_core.v:498|./riscv_issue.v:236" *) 6'h1c : 6'h00;
  assign \u_issue.issue_fault_w  = fetch_dec_fault_fetch_w ? (* src = "./riscv_core.v:498|./riscv_issue.v:236" *) 6'h11 : _3082_;
  assign fetch_accept_w = \u_issue.opcode_valid_w  ? (* src = "./riscv_core.v:498|./riscv_issue.v:418" *) _1989_ : 1'h1;
  assign _3106_ = fetch_instr_lsu_w & (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:185" *) fetch_instr_rd_valid_w;
  assign _3107_ = _3106_ & (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:185" *) _3140_;
  assign _3108_ = fetch_instr_lsu_w & (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:186" *) _3141_;
  assign _3109_ = _3108_ & (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:186" *) _3142_;
  assign _3110_ = fetch_instr_csr_w & (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:187" *) _3143_;
  assign _3111_ = fetch_instr_div_w & (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:188" *) _3144_;
  assign _3112_ = fetch_instr_mul_w & (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:189" *) _3145_;
  assign _3113_ = fetch_instr_branch_w & (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:190" *) _3146_;
  assign _3114_ = fetch_instr_rd_valid_w & (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:191" *) _3147_;
  assign \u_issue.pipe_rd_e1_w  = { \u_issue.u_pipe_ctrl.ctrl_e1_q [7], \u_issue.u_pipe_ctrl.ctrl_e1_q [7], \u_issue.u_pipe_ctrl.ctrl_e1_q [7], \u_issue.u_pipe_ctrl.ctrl_e1_q [7], \u_issue.u_pipe_ctrl.ctrl_e1_q [7] } & (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:223" *) \u_issue.pipe_opcode_e1_w [11:7];
  assign \u_issue.u_pipe_ctrl.valid_e2_w  = \u_issue.u_pipe_ctrl.valid_e2_q  & (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:312" *) _3148_;
  assign \u_issue.pipe_rd_e2_w  = { _3124_, _3124_, _3124_, _3124_, _3124_ } & (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:328" *) \u_issue.u_pipe_ctrl.opcode_e2_q [11:7];
  assign _3115_ = _3159_ & (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:332" *) _3151_;
  assign _3116_ = \u_issue.u_pipe_ctrl.ctrl_e2_q  & (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:422" *) 32'd4294967167;
  assign \u_issue.pipe_valid_wb_w  = \u_issue.u_pipe_ctrl.valid_wb_q  & (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:444" *) _3153_;
  assign \u_issue.pipe_csr_wb_w  = \u_issue.u_pipe_ctrl.ctrl_wb_q [3] & (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:445" *) _3154_;
  assign \u_issue.pipe_rd_wb_w  = { _3131_, _3131_, _3131_, _3131_, _3131_ } & (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:446" *) \u_issue.pipe_opc_wb_w [11:7];
  assign \u_issue.u_pipe_ctrl.branch_misaligned_w  = branch_d_exec_request_w && (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:138" *) _3137_;
  assign _3117_ = exec_opcode_valid_w && (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *) \u_issue.opcode_accept_r ;
  assign _3118_ = _3117_ && (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *) _3138_;
  assign _3119_ = $signed(32'd1) && (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:319" *) \u_issue.u_pipe_ctrl.valid_e2_w ;
  assign _3120_ = _3119_ && (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:319" *) _3134_;
  assign _3121_ = $signed(32'd1) && (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:321" *) \u_issue.u_pipe_ctrl.valid_e2_w ;
  assign _3122_ = _3121_ && (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:321" *) \u_issue.u_pipe_ctrl.ctrl_e2_q [5];
  assign _3123_ = \u_issue.u_pipe_ctrl.valid_e2_w  && (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:328" *) \u_issue.u_pipe_ctrl.ctrl_e2_q [7];
  assign _3124_ = _3123_ && (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:328" *) _3149_;
  assign _3125_ = \u_issue.u_pipe_ctrl.ctrl_e1_q [4] && (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:332" *) _3150_;
  assign _3126_ = \u_issue.u_pipe_ctrl.valid_e2_q  && (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:337" *) _3135_;
  assign _3127_ = _3126_ && (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:337" *) \u_issue.u_pipe_ctrl.mem_complete_i ;
  assign _3128_ = \u_issue.u_pipe_ctrl.valid_e2_w  && (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:433" *) _3136_;
  assign _3129_ = \u_issue.u_pipe_ctrl.valid_e2_w  && (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:435" *) \u_issue.u_pipe_ctrl.ctrl_e2_q [5];
  assign _3130_ = \u_issue.pipe_valid_wb_w  && (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:446" *) \u_issue.u_pipe_ctrl.ctrl_wb_q [7];
  assign _3131_ = _3130_ && (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:446" *) _3155_;
  assign _3132_ = \u_issue.pipe_squash_e1_e2_w  || (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *) 1'h0;
  assign _3133_ = \u_issue.pipe_squash_e1_e2_w  || (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:263" *) 1'h0;
  assign _3134_ = \u_issue.u_pipe_ctrl.ctrl_e2_q [1] || (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:319" *) \u_issue.u_pipe_ctrl.ctrl_e2_q [2];
  assign exec_hold_w = _3125_ || (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:332" *) _3115_;
  assign _3135_ = \u_issue.u_pipe_ctrl.ctrl_e2_q [1] || (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:337" *) \u_issue.u_pipe_ctrl.ctrl_e2_q [2];
  assign _3136_ = \u_issue.u_pipe_ctrl.ctrl_e2_q [1] || (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:433" *) \u_issue.u_pipe_ctrl.ctrl_e2_q [2];
  assign _3137_ = branch_d_exec_pc_w[1:0] != (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:138" *) 2'h0;
  assign _3138_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *) _3132_;
  assign _3139_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:184" *) _3158_;
  assign _3140_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:185" *) take_interrupt_w;
  assign _3141_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:186" *) fetch_instr_rd_valid_w;
  assign _3142_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:186" *) take_interrupt_w;
  assign _3143_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:187" *) take_interrupt_w;
  assign _3144_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:188" *) take_interrupt_w;
  assign _3145_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:189" *) take_interrupt_w;
  assign _3146_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:190" *) take_interrupt_w;
  assign _3147_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:191" *) take_interrupt_w;
  assign _3148_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:312" *) exec_hold_w;
  assign _3149_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:328" *) exec_hold_w;
  assign _3150_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:332" *) \u_div.valid_q ;
  assign _3151_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:332" *) \u_issue.u_pipe_ctrl.mem_complete_i ;
  assign _3152_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:350" *) exec_hold_w;
  assign _3153_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:444" *) exec_hold_w;
  assign _3154_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:445" *) exec_hold_w;
  assign _3155_ = ~ (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:446" *) exec_hold_w;
  assign _3156_ = fetch_instr_lsu_w | (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:184" *) fetch_instr_csr_w;
  assign _3157_ = _3156_ | (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:184" *) fetch_instr_div_w;
  assign _3158_ = _3157_ | (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:184" *) fetch_instr_mul_w;
  assign _3159_ = \u_issue.u_pipe_ctrl.ctrl_e2_q [1] | (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:332" *) \u_issue.u_pipe_ctrl.ctrl_e2_q [2];
  assign \u_issue.pipe_squash_e1_e2_w  = \u_issue.u_pipe_ctrl.squash_e1_e2_w  | (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:353" *) \u_issue.u_pipe_ctrl.squash_e1_e2_q ;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_issue.u_pipe_ctrl.valid_wb_q  <= 1'h0;
    else
      \u_issue.u_pipe_ctrl.valid_wb_q  <= _3104_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_issue.u_pipe_ctrl.ctrl_wb_q  <= 10'h000;
    else
      \u_issue.u_pipe_ctrl.ctrl_wb_q  <= _3089_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      csr_writeback_write_w <= 1'h0;
    else
      csr_writeback_write_w <= _3086_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      csr_writeback_wdata_w <= 32'd0;
    else
      csr_writeback_wdata_w <= _3084_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      csr_writeback_exception_addr_w <= 32'd0;
    else
      csr_writeback_exception_addr_w <= _3100_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      csr_writeback_exception_pc_w <= 32'd0;
    else
      csr_writeback_exception_pc_w <= _3098_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_issue.pipe_opc_wb_w  <= 32'd0;
    else
      \u_issue.pipe_opc_wb_w  <= _3095_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      csr_writeback_exception_w <= 6'h00;
    else
      csr_writeback_exception_w <= _3092_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_issue.u_pipe_ctrl.squash_e1_e2_q  <= 1'h0;
    else
      \u_issue.u_pipe_ctrl.squash_e1_e2_q  <= _3101_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_issue.u_pipe_ctrl.result_e2_q  <= 32'd0;
    else
      \u_issue.u_pipe_ctrl.result_e2_q  <= _3099_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_issue.u_pipe_ctrl.valid_e2_q  <= 1'h0;
    else
      \u_issue.u_pipe_ctrl.valid_e2_q  <= _3103_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_issue.u_pipe_ctrl.ctrl_e2_q  <= 10'h000;
    else
      \u_issue.u_pipe_ctrl.ctrl_e2_q  <= _3088_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_issue.u_pipe_ctrl.csr_wr_e2_q  <= 1'h0;
    else
      \u_issue.u_pipe_ctrl.csr_wr_e2_q  <= _3085_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_issue.u_pipe_ctrl.csr_wdata_e2_q  <= 32'd0;
    else
      \u_issue.u_pipe_ctrl.csr_wdata_e2_q  <= _3083_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_issue.u_pipe_ctrl.pc_e2_q  <= 32'd0;
    else
      \u_issue.u_pipe_ctrl.pc_e2_q  <= _3097_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_issue.u_pipe_ctrl.opcode_e2_q  <= 32'd0;
    else
      \u_issue.u_pipe_ctrl.opcode_e2_q  <= _3094_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_issue.u_pipe_ctrl.exception_e2_q  <= 6'h00;
    else
      \u_issue.u_pipe_ctrl.exception_e2_q  <= _3091_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_issue.u_pipe_ctrl.exception_e1_q  <= 6'h00;
    else
      \u_issue.u_pipe_ctrl.exception_e1_q  <= _3090_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_issue.u_pipe_ctrl.valid_e1_q  <= 1'h0;
    else
      \u_issue.u_pipe_ctrl.valid_e1_q  <= _3102_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_issue.u_pipe_ctrl.ctrl_e1_q  <= 10'h000;
    else
      \u_issue.u_pipe_ctrl.ctrl_e1_q  <= _3087_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_issue.pipe_pc_e1_w  <= 32'd0;
    else
      \u_issue.pipe_pc_e1_w  <= _3096_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_issue.pipe_opcode_e1_w  <= 32'd0;
    else
      \u_issue.pipe_opcode_e1_w  <= _3093_;
  assign _3160_ = 1'h0 ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:388" *) 6'h00 : \u_issue.u_pipe_ctrl.exception_e2_r ;
  assign _3092_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:386" *) csr_writeback_exception_w : _3160_;
  assign _3161_ = 1'h0 ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:388" *) 32'd0 : \u_issue.u_pipe_ctrl.opcode_e2_q ;
  assign _3095_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:386" *) \u_issue.pipe_opc_wb_w  : _3161_;
  assign _3162_ = 1'h0 ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:388" *) 32'd0 : \u_issue.u_pipe_ctrl.pc_e2_q ;
  assign _3098_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:386" *) csr_writeback_exception_pc_w : _3162_;
  assign _3163_ = _3129_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:435" *) \u_issue.u_pipe_ctrl.mul_result_e2_i  : \u_issue.u_pipe_ctrl.result_e2_q ;
  assign _3164_ = _3128_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:433" *) \u_issue.u_pipe_ctrl.mem_result_e2_i  : _3163_;
  assign _3165_ = 1'h0 ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:388" *) 32'd0 : _3164_;
  assign _3100_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:386" *) csr_writeback_exception_addr_w : _3165_;
  assign _3166_ = 1'h0 ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:388" *) 32'd0 : \u_issue.u_pipe_ctrl.csr_wdata_e2_q ;
  assign _3084_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:386" *) csr_writeback_wdata_w : _3166_;
  assign _3167_ = 1'h0 ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:388" *) 1'h0 : \u_issue.u_pipe_ctrl.csr_wr_e2_q ;
  assign _3086_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:386" *) csr_writeback_write_w : _3167_;
  assign _3168_ = _3169_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:421" *) _3116_[9:0] : \u_issue.u_pipe_ctrl.ctrl_e2_q ;
  assign _3170_ = 1'h0 ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:388" *) 10'h000 : _3168_;
  assign _3089_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:386" *) \u_issue.u_pipe_ctrl.ctrl_wb_q  : _3170_;
  assign _3171_ = _3173_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:405|./riscv_pipe_ctrl.v:406" *) 1'h0 : \u_issue.u_pipe_ctrl.valid_e2_q ;
  assign _3173_ = | (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:405|./riscv_pipe_ctrl.v:406" *) _3172_;
  assign _3172_[0] = \u_issue.u_pipe_ctrl.exception_e2_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:405|./riscv_pipe_ctrl.v:406" *) 6'h14;
  assign _3172_[1] = \u_issue.u_pipe_ctrl.exception_e2_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:405|./riscv_pipe_ctrl.v:406" *) 6'h15;
  assign _3172_[2] = \u_issue.u_pipe_ctrl.exception_e2_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:405|./riscv_pipe_ctrl.v:406" *) 6'h16;
  assign _3172_[3] = \u_issue.u_pipe_ctrl.exception_e2_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:405|./riscv_pipe_ctrl.v:406" *) 6'h17;
  assign _3172_[4] = \u_issue.u_pipe_ctrl.exception_e2_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:405|./riscv_pipe_ctrl.v:406" *) 6'h1d;
  assign _3172_[5] = \u_issue.u_pipe_ctrl.exception_e2_r  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:405|./riscv_pipe_ctrl.v:406" *) 6'h1f;
  assign _3174_ = 1'h0 ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:388" *) 1'h0 : _3171_;
  assign _3104_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:386" *) \u_issue.u_pipe_ctrl.valid_wb_q  : _3174_;
  assign _3101_ = _3152_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:350" *) \u_issue.u_pipe_ctrl.squash_e1_e2_w  : \u_issue.u_pipe_ctrl.squash_e1_e2_q ;
  assign \u_issue.u_pipe_ctrl.exception_e2_r  = _3127_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:337" *) \u_issue.u_pipe_ctrl.mem_exception_e2_i  : \u_issue.u_pipe_ctrl.exception_e2_q ;
  assign _3175_ = _3122_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:321" *) \u_issue.u_pipe_ctrl.mul_result_e2_i  : \u_issue.u_pipe_ctrl.result_e2_q ;
  assign _3105_ = _3120_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:319" *) 32'hxxxxxxxx : _3175_;
  assign \u_issue.pipe_result_e2_w  = _3120_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:319" *) \u_issue.u_pipe_ctrl.mem_result_e2_i  : _3105_;
  assign _3176_ = _3177_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:294" *) \u_issue.u_pipe_ctrl.exception_e1_q  : csr_result_e1_exception_w;
  assign _3178_ = \u_issue.u_pipe_ctrl.ctrl_e1_q [8] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:291" *) 6'h20 : _3176_;
  assign _3179_ = _3133_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:263" *) 6'h00 : _3178_;
  assign _3091_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:260" *) \u_issue.u_pipe_ctrl.exception_e2_q  : _3179_;
  assign _3180_ = _3133_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:263" *) 32'd0 : \u_issue.pipe_opcode_e1_w ;
  assign _3094_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:260" *) \u_issue.u_pipe_ctrl.opcode_e2_q  : _3180_;
  assign _3181_ = _3133_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:263" *) 32'd0 : \u_issue.pipe_pc_e1_w ;
  assign _3097_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:260" *) \u_issue.u_pipe_ctrl.pc_e2_q  : _3181_;
  assign _3182_ = _3133_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:263" *) 32'd0 : csr_result_e1_wdata_w;
  assign _3083_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:260" *) \u_issue.u_pipe_ctrl.csr_wdata_e2_q  : _3182_;
  assign _3183_ = _3133_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:263" *) 1'h0 : csr_result_e1_write_w;
  assign _3085_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:260" *) \u_issue.u_pipe_ctrl.csr_wr_e2_q  : _3183_;
  assign _3184_ = _3133_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:263" *) 10'h000 : \u_issue.u_pipe_ctrl.ctrl_e1_q ;
  assign _3088_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:260" *) \u_issue.u_pipe_ctrl.ctrl_e2_q  : _3184_;
  assign _3185_ = _3177_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:294" *) 1'h0 : \u_issue.u_pipe_ctrl.valid_e1_q ;
  assign _3186_ = \u_issue.u_pipe_ctrl.ctrl_e1_q [8] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:291" *) \u_issue.u_pipe_ctrl.valid_e1_q  : _3185_;
  assign _3187_ = _3133_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:263" *) 1'h0 : _3186_;
  assign _3103_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:260" *) \u_issue.u_pipe_ctrl.valid_e2_q  : _3187_;
  assign _3188_ = \u_issue.u_pipe_ctrl.ctrl_e1_q [3] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:304" *) csr_result_e1_value_w : \u_exec.result_q ;
  assign _3189_ = \u_issue.u_pipe_ctrl.ctrl_e1_q [4] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:302" *) \u_div.wb_result_q  : _3188_;
  assign _3190_ = _3133_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:263" *) 32'd0 : _3189_;
  assign _3099_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:260" *) \u_issue.u_pipe_ctrl.result_e2_q  : _3190_;
  assign _3191_ = _3118_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *) 1'h1 : 1'h0;
  assign _3087_[9] = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:179" *) \u_issue.u_pipe_ctrl.ctrl_e1_q [9] : _3191_;
  assign _3192_ = _3118_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *) _3114_ : 1'h0;
  assign _3087_[7] = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:179" *) \u_issue.u_pipe_ctrl.ctrl_e1_q [7] : _3192_;
  assign _3193_ = _3118_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *) _3113_ : 1'h0;
  assign _3087_[6] = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:179" *) \u_issue.u_pipe_ctrl.ctrl_e1_q [6] : _3193_;
  assign _3194_ = _3118_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *) _3112_ : 1'h0;
  assign _3087_[5] = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:179" *) \u_issue.u_pipe_ctrl.ctrl_e1_q [5] : _3194_;
  assign _3195_ = _3118_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *) _3111_ : 1'h0;
  assign _3087_[4] = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:179" *) \u_issue.u_pipe_ctrl.ctrl_e1_q [4] : _3195_;
  assign _3196_ = _3118_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *) _3110_ : 1'h0;
  assign _3087_[3] = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:179" *) \u_issue.u_pipe_ctrl.ctrl_e1_q [3] : _3196_;
  assign _3197_ = _3118_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *) _3109_ : 1'h0;
  assign _3087_[2] = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:179" *) \u_issue.u_pipe_ctrl.ctrl_e1_q [2] : _3197_;
  assign _3198_ = _3118_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *) _3107_ : 1'h0;
  assign _3087_[1] = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:179" *) \u_issue.u_pipe_ctrl.ctrl_e1_q [1] : _3198_;
  assign _3199_ = _3118_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *) _3139_ : 1'h0;
  assign _3087_[0] = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:179" *) \u_issue.u_pipe_ctrl.ctrl_e1_q [0] : _3199_;
  assign _3200_ = _3118_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *) take_interrupt_w : 1'h0;
  assign _3087_[8] = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:179" *) \u_issue.u_pipe_ctrl.ctrl_e1_q [8] : _3200_;
  assign _3201_ = _3118_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *) csr_opcode_opcode_w : 32'd0;
  assign _3093_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:179" *) \u_issue.pipe_opcode_e1_w  : _3201_;
  assign _3202_ = _3118_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *) csr_opcode_pc_w : 32'd0;
  assign _3096_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:179" *) \u_issue.pipe_pc_e1_w  : _3202_;
  assign _3203_ = _3118_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *) 1'h1 : 1'h0;
  assign _3102_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:179" *) \u_issue.u_pipe_ctrl.valid_e1_q  : _3203_;
  assign _3204_ = _3118_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:181" *) _3207_ : 6'h00;
  assign _3090_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:179" *) \u_issue.u_pipe_ctrl.exception_e1_q  : _3204_;
  assign _3205_ = | (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:200" *) \u_issue.issue_fault_w ;
  assign _3177_ = | (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:294" *) \u_issue.u_pipe_ctrl.exception_e1_q ;
  assign \u_issue.u_pipe_ctrl.squash_e1_e2_w  = | (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:343" *) \u_issue.u_pipe_ctrl.exception_e2_r ;
  assign _3169_ = | (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:421" *) \u_issue.u_pipe_ctrl.exception_e2_r ;
  assign _3206_ = \u_issue.u_pipe_ctrl.branch_misaligned_w  ? (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:201" *) 6'h10 : 6'h00;
  assign _3207_ = _3205_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:238|./riscv_pipe_ctrl.v:201" *) \u_issue.issue_fault_w  : _3206_;
  assign _3239_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:201" *) 5'h01;
  assign _3240_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:202" *) 5'h02;
  assign _3241_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:203" *) 5'h03;
  assign _3242_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:204" *) 5'h04;
  assign _3243_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:205" *) 5'h05;
  assign _3244_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:206" *) 5'h06;
  assign _3245_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:207" *) 5'h07;
  assign _3246_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:208" *) 5'h08;
  assign _3247_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:209" *) 5'h09;
  assign _3248_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:210" *) 5'h0a;
  assign _3249_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:211" *) 5'h0b;
  assign _3250_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:212" *) 5'h0c;
  assign _3251_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:213" *) 5'h0d;
  assign _3252_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:214" *) 5'h0e;
  assign _3253_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:215" *) 5'h0f;
  assign _3254_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:216" *) 5'h10;
  assign _3255_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:217" *) 5'h11;
  assign _3256_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:218" *) 5'h12;
  assign _3257_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:219" *) 5'h13;
  assign _3258_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:220" *) 5'h14;
  assign _3259_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:221" *) 5'h15;
  assign _3260_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:222" *) 5'h16;
  assign _3261_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:223" *) 5'h17;
  assign _3262_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:224" *) 5'h18;
  assign _3263_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:225" *) 5'h19;
  assign _3264_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:226" *) 5'h1a;
  assign _3265_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:227" *) 5'h1b;
  assign _3266_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:228" *) 5'h1c;
  assign _3267_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:229" *) 5'h1d;
  assign _3268_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:230" *) 5'h1e;
  assign _3269_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:231" *) 5'h1f;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r1_q  <= _3218_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r2_q  <= _3229_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r3_q  <= _3232_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r4_q  <= _3233_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r5_q  <= _3234_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r6_q  <= _3235_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r7_q  <= _3236_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r8_q  <= _3237_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r9_q  <= _3238_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r10_q  <= _3208_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r11_q  <= _3209_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r12_q  <= _3210_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r13_q  <= _3211_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r14_q  <= _3212_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r15_q  <= _3213_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r16_q  <= _3214_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r17_q  <= _3215_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r18_q  <= _3216_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r19_q  <= _3217_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r20_q  <= _3219_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r21_q  <= _3220_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r22_q  <= _3221_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r23_q  <= _3222_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r24_q  <= _3223_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r25_q  <= _3224_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r26_q  <= _3225_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r27_q  <= _3226_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r28_q  <= _3227_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r29_q  <= _3228_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r30_q  <= _3230_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r31_q  <= _3231_;
  function [31:0] _7216_;
    input [31:0] a;
    input [991:0] b;
    input [30:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:307" *)
    (* parallel_case *)
    casez (s)
      31'b??????????????????????????????1:
        _7216_ = b[31:0];
      31'b?????????????????????????????1?:
        _7216_ = b[63:32];
      31'b????????????????????????????1??:
        _7216_ = b[95:64];
      31'b???????????????????????????1???:
        _7216_ = b[127:96];
      31'b??????????????????????????1????:
        _7216_ = b[159:128];
      31'b?????????????????????????1?????:
        _7216_ = b[191:160];
      31'b????????????????????????1??????:
        _7216_ = b[223:192];
      31'b???????????????????????1???????:
        _7216_ = b[255:224];
      31'b??????????????????????1????????:
        _7216_ = b[287:256];
      31'b?????????????????????1?????????:
        _7216_ = b[319:288];
      31'b????????????????????1??????????:
        _7216_ = b[351:320];
      31'b???????????????????1???????????:
        _7216_ = b[383:352];
      31'b??????????????????1????????????:
        _7216_ = b[415:384];
      31'b?????????????????1?????????????:
        _7216_ = b[447:416];
      31'b????????????????1??????????????:
        _7216_ = b[479:448];
      31'b???????????????1???????????????:
        _7216_ = b[511:480];
      31'b??????????????1????????????????:
        _7216_ = b[543:512];
      31'b?????????????1?????????????????:
        _7216_ = b[575:544];
      31'b????????????1??????????????????:
        _7216_ = b[607:576];
      31'b???????????1???????????????????:
        _7216_ = b[639:608];
      31'b??????????1????????????????????:
        _7216_ = b[671:640];
      31'b?????????1?????????????????????:
        _7216_ = b[703:672];
      31'b????????1??????????????????????:
        _7216_ = b[735:704];
      31'b???????1???????????????????????:
        _7216_ = b[767:736];
      31'b??????1????????????????????????:
        _7216_ = b[799:768];
      31'b?????1?????????????????????????:
        _7216_ = b[831:800];
      31'b????1??????????????????????????:
        _7216_ = b[863:832];
      31'b???1???????????????????????????:
        _7216_ = b[895:864];
      31'b??1????????????????????????????:
        _7216_ = b[927:896];
      31'b?1?????????????????????????????:
        _7216_ = b[959:928];
      31'b1??????????????????????????????:
        _7216_ = b[991:960];
      default:
        _7216_ = a;
    endcase
  endfunction
  assign \u_issue.issue_rb_value_w  = _7216_(32'd0, { \u_issue.u_regfile.REGFILE.reg_r1_q , \u_issue.u_regfile.REGFILE.reg_r2_q , \u_issue.u_regfile.REGFILE.reg_r3_q , \u_issue.u_regfile.REGFILE.reg_r4_q , \u_issue.u_regfile.REGFILE.reg_r5_q , \u_issue.u_regfile.REGFILE.reg_r6_q , \u_issue.u_regfile.REGFILE.reg_r7_q , \u_issue.u_regfile.REGFILE.reg_r8_q , \u_issue.u_regfile.REGFILE.reg_r9_q , \u_issue.u_regfile.REGFILE.reg_r10_q , \u_issue.u_regfile.REGFILE.reg_r11_q , \u_issue.u_regfile.REGFILE.reg_r12_q , \u_issue.u_regfile.REGFILE.reg_r13_q , \u_issue.u_regfile.REGFILE.reg_r14_q , \u_issue.u_regfile.REGFILE.reg_r15_q , \u_issue.u_regfile.REGFILE.reg_r16_q , \u_issue.u_regfile.REGFILE.reg_r17_q , \u_issue.u_regfile.REGFILE.reg_r18_q , \u_issue.u_regfile.REGFILE.reg_r19_q , \u_issue.u_regfile.REGFILE.reg_r20_q , \u_issue.u_regfile.REGFILE.reg_r21_q , \u_issue.u_regfile.REGFILE.reg_r22_q , \u_issue.u_regfile.REGFILE.reg_r23_q , \u_issue.u_regfile.REGFILE.reg_r24_q , \u_issue.u_regfile.REGFILE.reg_r25_q , \u_issue.u_regfile.REGFILE.reg_r26_q , \u_issue.u_regfile.REGFILE.reg_r27_q , \u_issue.u_regfile.REGFILE.reg_r28_q , \u_issue.u_regfile.REGFILE.reg_r29_q , \u_issue.u_regfile.REGFILE.reg_r30_q , \u_issue.u_regfile.REGFILE.reg_r31_q  }, { _3300_, _3299_, _3298_, _3297_, _3296_, _3295_, _3294_, _3293_, _3292_, _3291_, _3290_, _3289_, _3288_, _3287_, _3286_, _3285_, _3284_, _3283_, _3282_, _3281_, _3280_, _3279_, _3278_, _3277_, _3276_, _3275_, _3274_, _3273_, _3272_, _3271_, _3270_ });
  assign _3270_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:307" *) 5'h1f;
  assign _3271_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:306" *) 5'h1e;
  assign _3272_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:305" *) 5'h1d;
  assign _3273_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:304" *) 5'h1c;
  assign _3274_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:303" *) 5'h1b;
  assign _3275_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:302" *) 5'h1a;
  assign _3276_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:301" *) 5'h19;
  assign _3277_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:300" *) 5'h18;
  assign _3278_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:299" *) 5'h17;
  assign _3279_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:298" *) 5'h16;
  assign _3280_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:297" *) 5'h15;
  assign _3281_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:296" *) 5'h14;
  assign _3282_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:295" *) 5'h13;
  assign _3283_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:294" *) 5'h12;
  assign _3284_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:293" *) 5'h11;
  assign _3285_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:292" *) 5'h10;
  assign _3286_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:291" *) 5'h0f;
  assign _3287_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:290" *) 5'h0e;
  assign _3288_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:289" *) 5'h0d;
  assign _3289_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:288" *) 5'h0c;
  assign _3290_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:287" *) 5'h0b;
  assign _3291_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:286" *) 5'h0a;
  assign _3292_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:285" *) 5'h09;
  assign _3293_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:284" *) 5'h08;
  assign _3294_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:283" *) 5'h07;
  assign _3295_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:282" *) 5'h06;
  assign _3296_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:281" *) 5'h05;
  assign _3297_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:280" *) 5'h04;
  assign _3298_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:279" *) 5'h03;
  assign _3299_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:278" *) 5'h02;
  assign _3300_ = csr_opcode_opcode_w[24:20] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:276|./riscv_regfile.v:277" *) 5'h01;
  function [31:0] _7248_;
    input [31:0] a;
    input [991:0] b;
    input [30:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:272" *)
    (* parallel_case *)
    casez (s)
      31'b??????????????????????????????1:
        _7248_ = b[31:0];
      31'b?????????????????????????????1?:
        _7248_ = b[63:32];
      31'b????????????????????????????1??:
        _7248_ = b[95:64];
      31'b???????????????????????????1???:
        _7248_ = b[127:96];
      31'b??????????????????????????1????:
        _7248_ = b[159:128];
      31'b?????????????????????????1?????:
        _7248_ = b[191:160];
      31'b????????????????????????1??????:
        _7248_ = b[223:192];
      31'b???????????????????????1???????:
        _7248_ = b[255:224];
      31'b??????????????????????1????????:
        _7248_ = b[287:256];
      31'b?????????????????????1?????????:
        _7248_ = b[319:288];
      31'b????????????????????1??????????:
        _7248_ = b[351:320];
      31'b???????????????????1???????????:
        _7248_ = b[383:352];
      31'b??????????????????1????????????:
        _7248_ = b[415:384];
      31'b?????????????????1?????????????:
        _7248_ = b[447:416];
      31'b????????????????1??????????????:
        _7248_ = b[479:448];
      31'b???????????????1???????????????:
        _7248_ = b[511:480];
      31'b??????????????1????????????????:
        _7248_ = b[543:512];
      31'b?????????????1?????????????????:
        _7248_ = b[575:544];
      31'b????????????1??????????????????:
        _7248_ = b[607:576];
      31'b???????????1???????????????????:
        _7248_ = b[639:608];
      31'b??????????1????????????????????:
        _7248_ = b[671:640];
      31'b?????????1?????????????????????:
        _7248_ = b[703:672];
      31'b????????1??????????????????????:
        _7248_ = b[735:704];
      31'b???????1???????????????????????:
        _7248_ = b[767:736];
      31'b??????1????????????????????????:
        _7248_ = b[799:768];
      31'b?????1?????????????????????????:
        _7248_ = b[831:800];
      31'b????1??????????????????????????:
        _7248_ = b[863:832];
      31'b???1???????????????????????????:
        _7248_ = b[895:864];
      31'b??1????????????????????????????:
        _7248_ = b[927:896];
      31'b?1?????????????????????????????:
        _7248_ = b[959:928];
      31'b1??????????????????????????????:
        _7248_ = b[991:960];
      default:
        _7248_ = a;
    endcase
  endfunction
  assign \u_issue.issue_ra_value_w  = _7248_(32'd0, { \u_issue.u_regfile.REGFILE.reg_r1_q , \u_issue.u_regfile.REGFILE.reg_r2_q , \u_issue.u_regfile.REGFILE.reg_r3_q , \u_issue.u_regfile.REGFILE.reg_r4_q , \u_issue.u_regfile.REGFILE.reg_r5_q , \u_issue.u_regfile.REGFILE.reg_r6_q , \u_issue.u_regfile.REGFILE.reg_r7_q , \u_issue.u_regfile.REGFILE.reg_r8_q , \u_issue.u_regfile.REGFILE.reg_r9_q , \u_issue.u_regfile.REGFILE.reg_r10_q , \u_issue.u_regfile.REGFILE.reg_r11_q , \u_issue.u_regfile.REGFILE.reg_r12_q , \u_issue.u_regfile.REGFILE.reg_r13_q , \u_issue.u_regfile.REGFILE.reg_r14_q , \u_issue.u_regfile.REGFILE.reg_r15_q , \u_issue.u_regfile.REGFILE.reg_r16_q , \u_issue.u_regfile.REGFILE.reg_r17_q , \u_issue.u_regfile.REGFILE.reg_r18_q , \u_issue.u_regfile.REGFILE.reg_r19_q , \u_issue.u_regfile.REGFILE.reg_r20_q , \u_issue.u_regfile.REGFILE.reg_r21_q , \u_issue.u_regfile.REGFILE.reg_r22_q , \u_issue.u_regfile.REGFILE.reg_r23_q , \u_issue.u_regfile.REGFILE.reg_r24_q , \u_issue.u_regfile.REGFILE.reg_r25_q , \u_issue.u_regfile.REGFILE.reg_r26_q , \u_issue.u_regfile.REGFILE.reg_r27_q , \u_issue.u_regfile.REGFILE.reg_r28_q , \u_issue.u_regfile.REGFILE.reg_r29_q , \u_issue.u_regfile.REGFILE.reg_r30_q , \u_issue.u_regfile.REGFILE.reg_r31_q  }, { _3331_, _3330_, _3329_, _3328_, _3327_, _3326_, _3325_, _3324_, _3323_, _3322_, _3321_, _3320_, _3319_, _3318_, _3317_, _3316_, _3315_, _3314_, _3313_, _3312_, _3311_, _3310_, _3309_, _3308_, _3307_, _3306_, _3305_, _3304_, _3303_, _3302_, _3301_ });
  assign _3301_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:272" *) 5'h1f;
  assign _3302_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:271" *) 5'h1e;
  assign _3303_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:270" *) 5'h1d;
  assign _3304_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:269" *) 5'h1c;
  assign _3305_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:268" *) 5'h1b;
  assign _3306_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:267" *) 5'h1a;
  assign _3307_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:266" *) 5'h19;
  assign _3308_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:265" *) 5'h18;
  assign _3309_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:264" *) 5'h17;
  assign _3310_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:263" *) 5'h16;
  assign _3311_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:262" *) 5'h15;
  assign _3312_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:261" *) 5'h14;
  assign _3313_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:260" *) 5'h13;
  assign _3314_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:259" *) 5'h12;
  assign _3315_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:258" *) 5'h11;
  assign _3316_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:257" *) 5'h10;
  assign _3317_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:256" *) 5'h0f;
  assign _3318_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:255" *) 5'h0e;
  assign _3319_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:254" *) 5'h0d;
  assign _3320_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:253" *) 5'h0c;
  assign _3321_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:252" *) 5'h0b;
  assign _3322_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:251" *) 5'h0a;
  assign _3323_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:250" *) 5'h09;
  assign _3324_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:249" *) 5'h08;
  assign _3325_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:248" *) 5'h07;
  assign _3326_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:247" *) 5'h06;
  assign _3327_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:246" *) 5'h05;
  assign _3328_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:245" *) 5'h04;
  assign _3329_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:244" *) 5'h03;
  assign _3330_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:243" *) 5'h02;
  assign _3331_ = csr_opcode_opcode_w[19:15] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:241|./riscv_regfile.v:242" *) 5'h01;
  assign _3332_ = _3269_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:231" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r31_q ;
  assign _3231_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3332_;
  assign _3333_ = _3268_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:230" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r30_q ;
  assign _3230_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3333_;
  assign _3334_ = _3267_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:229" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r29_q ;
  assign _3228_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3334_;
  assign _3335_ = _3266_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:228" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r28_q ;
  assign _3227_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3335_;
  assign _3336_ = _3265_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:227" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r27_q ;
  assign _3226_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3336_;
  assign _3337_ = _3264_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:226" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r26_q ;
  assign _3225_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3337_;
  assign _3338_ = _3263_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:225" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r25_q ;
  assign _3224_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3338_;
  assign _3339_ = _3262_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:224" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r24_q ;
  assign _3223_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3339_;
  assign _3340_ = _3261_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:223" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r23_q ;
  assign _3222_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3340_;
  assign _3341_ = _3260_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:222" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r22_q ;
  assign _3221_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3341_;
  assign _3342_ = _3259_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:221" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r21_q ;
  assign _3220_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3342_;
  assign _3343_ = _3258_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:220" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r20_q ;
  assign _3219_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3343_;
  assign _3344_ = _3257_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:219" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r19_q ;
  assign _3217_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3344_;
  assign _3345_ = _3256_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:218" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r18_q ;
  assign _3216_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3345_;
  assign _3346_ = _3255_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:217" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r17_q ;
  assign _3215_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3346_;
  assign _3347_ = _3254_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:216" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r16_q ;
  assign _3214_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3347_;
  assign _3348_ = _3253_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:215" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r15_q ;
  assign _3213_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3348_;
  assign _3349_ = _3252_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:214" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r14_q ;
  assign _3212_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3349_;
  assign _3350_ = _3251_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:213" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r13_q ;
  assign _3211_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3350_;
  assign _3351_ = _3250_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:212" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r12_q ;
  assign _3210_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3351_;
  assign _3352_ = _3249_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:211" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r11_q ;
  assign _3209_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3352_;
  assign _3353_ = _3248_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:210" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r10_q ;
  assign _3208_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3353_;
  assign _3354_ = _3247_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:209" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r9_q ;
  assign _3238_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3354_;
  assign _3355_ = _3246_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:208" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r8_q ;
  assign _3237_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3355_;
  assign _3356_ = _3245_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:207" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r7_q ;
  assign _3236_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3356_;
  assign _3357_ = _3244_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:206" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r6_q ;
  assign _3235_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3357_;
  assign _3358_ = _3243_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:205" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r5_q ;
  assign _3234_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3358_;
  assign _3359_ = _3242_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:204" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r4_q ;
  assign _3233_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3359_;
  assign _3360_ = _3241_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:203" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r3_q ;
  assign _3232_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3360_;
  assign _3361_ = _3240_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:202" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r2_q ;
  assign _3229_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3361_;
  assign _3362_ = _3239_ ? (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:201" *) csr_writeback_exception_addr_w : \u_issue.u_regfile.REGFILE.reg_r1_q ;
  assign _3218_ = rst_i ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:498|./riscv_issue.v:431|./riscv_regfile.v:165" *) 32'd0 : _3362_;
  assign _3395_ = csr_opcode_ra_operand_w + (* src = "./riscv_core.v:362|./riscv_lsu.v:191" *) { csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31:20] };
  assign _3396_ = csr_opcode_ra_operand_w + (* src = "./riscv_core.v:362|./riscv_lsu.v:193" *) { csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31], csr_opcode_opcode_w[31:25], csr_opcode_opcode_w[11:7] };
  assign \u_lsu.complete_ok_e2_w  = mem_d_ack_i & (* src = "./riscv_core.v:362|./riscv_lsu.v:122" *) _3523_;
  assign \u_lsu.complete_err_e2_w  = mem_d_ack_i & (* src = "./riscv_core.v:362|./riscv_lsu.v:123" *) mem_d_error_i;
  assign _3372_ = \u_lsu.mem_unaligned_e1_q  & (* src = "./riscv_core.v:362|./riscv_lsu.v:143" *) _3524_;
  assign _3397_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:149" *) 32'd28799;
  assign _3398_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:150" *) 32'd28799;
  assign _3399_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:151" *) 32'd28799;
  assign _3400_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:152" *) 32'd28799;
  assign _3401_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:153" *) 32'd28799;
  assign _3402_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:154" *) 32'd28799;
  assign _3403_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:156" *) 32'd28799;
  assign _3404_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:157" *) 32'd28799;
  assign _3405_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:158" *) 32'd28799;
  assign _3406_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:164" *) 32'd28799;
  assign _3407_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:164" *) 32'd28799;
  assign _3408_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:165" *) 32'd28799;
  assign _3409_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:165" *) 32'd28799;
  assign _3410_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:167" *) 32'd28799;
  assign _3411_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:168" *) 32'd28799;
  assign _3412_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:171" *) 32'd28799;
  assign _3413_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:171" *) 32'd28799;
  assign _3414_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:171" *) 32'd28799;
  assign _3415_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:172" *) 32'd28799;
  assign _3416_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:172" *) 32'd28799;
  assign _3417_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:172" *) 32'd28799;
  assign _3418_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:188" *) 32'd28799;
  assign _3419_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *) 32'd28799;
  assign _3420_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:207" *) 32'd28799;
  assign _3421_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:222" *) 32'd28799;
  assign _3422_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:253" *) 32'd28799;
  assign _3423_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:254" *) 32'd28799;
  assign _3424_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:255" *) 32'd28799;
  assign _3425_ = lsu_opcode_valid_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:320" *) \u_lsu.dcache_invalidate_w ;
  assign _3426_ = lsu_opcode_valid_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:321" *) \u_lsu.dcache_writeback_w ;
  assign _3427_ = lsu_opcode_valid_w & (* src = "./riscv_core.v:362|./riscv_lsu.v:322" *) \u_lsu.dcache_flush_w ;
  assign mem_d_rd_o = \u_lsu.mem_rd_q  & (* src = "./riscv_core.v:362|./riscv_lsu.v:328" *) _3525_;
  assign mem_d_wr_o = \u_lsu.mem_wr_q  & (* src = "./riscv_core.v:362|./riscv_lsu.v:329" *) _3526_;
  assign \u_lsu.fault_load_align_w  = \u_lsu.mem_unaligned_e2_q  & (* src = "./riscv_core.v:362|./riscv_lsu.v:420" *) \u_lsu.u_lsu_request.data_out_o [0];
  assign \u_lsu.fault_store_align_w  = \u_lsu.mem_unaligned_e2_q  & (* src = "./riscv_core.v:362|./riscv_lsu.v:421" *) _3528_;
  assign _3428_ = _3397_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:149" *) 32'd3;
  assign _3429_ = _3398_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:150" *) 32'd4099;
  assign _3430_ = _3399_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:151" *) 32'd8195;
  assign _3431_ = _3400_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:152" *) 32'd16387;
  assign _3432_ = _3401_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:153" *) 32'd20483;
  assign _3433_ = _3402_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:154" *) 32'd24579;
  assign _3434_ = _3403_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:156" *) 32'd3;
  assign _3435_ = _3404_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:157" *) 32'd4099;
  assign _3436_ = _3405_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:158" *) 32'd8195;
  assign _3437_ = _3406_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:164" *) 32'd3;
  assign _3438_ = _3407_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:164" *) 32'd16387;
  assign _3439_ = _3408_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:165" *) 32'd4099;
  assign _3440_ = _3409_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:165" *) 32'd20483;
  assign \u_lsu.req_sb_w  = _3410_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:167" *) 32'd35;
  assign \u_lsu.req_sh_w  = _3411_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:168" *) 32'd4131;
  assign _3441_ = _3412_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:171" *) 32'd8227;
  assign _3442_ = _3413_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:171" *) 32'd8195;
  assign _3443_ = _3414_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:171" *) 32'd24579;
  assign _3444_ = _3415_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:172" *) 32'd4131;
  assign _3445_ = _3416_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:172" *) 32'd4099;
  assign _3446_ = _3417_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:172" *) 32'd20483;
  assign _3447_ = _3418_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:188" *) 32'd4211;
  assign _3448_ = _3419_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *) 32'd8227;
  assign _3449_ = _3420_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:207" *) 32'd4131;
  assign _3450_ = _3421_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:222" *) 32'd35;
  assign _3451_ = _3422_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:253" *) 32'd4211;
  assign _3452_ = csr_opcode_opcode_w[31:20] == (* src = "./riscv_core.v:362|./riscv_lsu.v:253" *) 12'h3a0;
  assign _3453_ = _3423_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:254" *) 32'd4211;
  assign _3454_ = csr_opcode_opcode_w[31:20] == (* src = "./riscv_core.v:362|./riscv_lsu.v:254" *) 12'h3a1;
  assign _3455_ = _3424_ == (* src = "./riscv_core.v:362|./riscv_lsu.v:255" *) 32'd4211;
  assign _3456_ = csr_opcode_opcode_w[31:20] == (* src = "./riscv_core.v:362|./riscv_lsu.v:255" *) 12'h3a2;
  assign _3457_ = \u_lsu.mem_addr_r  >= (* src = "./riscv_core.v:362|./riscv_lsu.v:315" *) 32'd2147483648;
  assign _3458_ = \u_lsu.mem_addr_r  <= (* src = "./riscv_core.v:362|./riscv_lsu.v:315" *) 32'd2415919103;
  assign \u_lsu.issue_lsu_e1_w  = _3491_ && (* src = "./riscv_core.v:362|./riscv_lsu.v:121" *) mem_d_accept_i;
  assign \u_lsu.delay_lsu_e2_w  = \u_lsu.pending_lsu_e2_q  && (* src = "./riscv_core.v:362|./riscv_lsu.v:134" *) _3481_;
  assign _3459_ = lsu_opcode_valid_w && (* src = "./riscv_core.v:362|./riscv_lsu.v:188" *) _3447_;
  assign _3460_ = lsu_opcode_valid_w && (* src = "./riscv_core.v:362|./riscv_lsu.v:190" *) \u_lsu.load_inst_w ;
  assign _3461_ = lsu_opcode_valid_w && (* src = "./riscv_core.v:362|./riscv_lsu.v:195" *) \u_lsu.req_sw_lw_w ;
  assign _3462_ = lsu_opcode_valid_w && (* src = "./riscv_core.v:362|./riscv_lsu.v:197" *) \u_lsu.req_sh_lh_w ;
  assign _3463_ = lsu_opcode_valid_w && (* src = "./riscv_core.v:362|./riscv_lsu.v:200" *) \u_lsu.load_inst_w ;
  assign \u_lsu.mem_rd_r  = _3463_ && (* src = "./riscv_core.v:362|./riscv_lsu.v:200" *) _3482_;
  assign _3464_ = lsu_opcode_valid_w && (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *) _3448_;
  assign _3465_ = _3464_ && (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *) _3483_;
  assign _3466_ = lsu_opcode_valid_w && (* src = "./riscv_core.v:362|./riscv_lsu.v:207" *) _3449_;
  assign _3467_ = _3466_ && (* src = "./riscv_core.v:362|./riscv_lsu.v:207" *) _3484_;
  assign _3468_ = lsu_opcode_valid_w && (* src = "./riscv_core.v:362|./riscv_lsu.v:222" *) _3450_;
  assign \u_lsu.dcache_flush_w  = _3451_ && (* src = "./riscv_core.v:362|./riscv_lsu.v:253" *) _3452_;
  assign \u_lsu.dcache_writeback_w  = _3453_ && (* src = "./riscv_core.v:362|./riscv_lsu.v:254" *) _3454_;
  assign \u_lsu.dcache_invalidate_w  = _3455_ && (* src = "./riscv_core.v:362|./riscv_lsu.v:255" *) _3456_;
  assign _3469_ = _3502_ && (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *) \u_lsu.delay_lsu_e2_w ;
  assign _3470_ = _3506_ && (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) _3485_;
  assign _3471_ = lsu_opcode_valid_w && (* src = "./riscv_core.v:362|./riscv_lsu.v:308" *) \u_lsu.load_inst_w ;
  assign _3472_ = _3457_ && (* src = "./riscv_core.v:362|./riscv_lsu.v:315" *) _3458_;
  assign _3473_ = lsu_opcode_valid_w && (* src = "./riscv_core.v:362|./riscv_lsu.v:316" *) _3508_;
  assign _3474_ = _3513_ && (* src = "./riscv_core.v:362|./riscv_lsu.v:337" *) _3487_;
  assign _3475_ = _3518_ && (* src = "./riscv_core.v:362|./riscv_lsu.v:356" *) mem_d_accept_i;
  assign _3476_ = \u_lsu.mem_unaligned_e1_q  && (* src = "./riscv_core.v:362|./riscv_lsu.v:356" *) _3527_;
  assign _3477_ = mem_d_ack_i && (* src = "./riscv_core.v:362|./riscv_lsu.v:385" *) mem_d_error_i;
  assign _3478_ = mem_d_ack_i && (* src = "./riscv_core.v:362|./riscv_lsu.v:388" *) \u_lsu.u_lsu_request.data_out_o [0];
  assign _3479_ = \u_lsu.u_lsu_request.data_out_o [3] && (* src = "./riscv_core.v:362|./riscv_lsu.v:399" *) _3388_[7];
  assign _3480_ = \u_lsu.u_lsu_request.data_out_o [3] && (* src = "./riscv_core.v:362|./riscv_lsu.v:409" *) _3393_[15];
  assign \u_lsu.fault_load_bus_w  = mem_d_error_i && (* src = "./riscv_core.v:362|./riscv_lsu.v:422" *) \u_lsu.u_lsu_request.data_out_o [0];
  assign \u_lsu.fault_store_bus_w  = mem_d_error_i && (* src = "./riscv_core.v:362|./riscv_lsu.v:423" *) _3529_;
  assign \u_lsu.fault_load_page_w  = mem_d_error_i && (* src = "./riscv_core.v:362|./riscv_lsu.v:424" *) 1'h0;
  assign \u_lsu.fault_store_page_w  = mem_d_error_i && (* src = "./riscv_core.v:362|./riscv_lsu.v:425" *) 1'h0;
  assign _3481_ = ! (* src = "./riscv_core.v:362|./riscv_lsu.v:134" *) \u_lsu.complete_ok_e2_w ;
  assign _3482_ = ! (* src = "./riscv_core.v:362|./riscv_lsu.v:200" *) \u_lsu.mem_unaligned_r ;
  assign _3483_ = ! (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *) \u_lsu.mem_unaligned_r ;
  assign _3484_ = ! (* src = "./riscv_core.v:362|./riscv_lsu.v:207" *) \u_lsu.mem_unaligned_r ;
  assign _3485_ = ! (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) mem_d_accept_i;
  assign _3486_ = ! (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) _3470_;
  assign _3487_ = ! (* src = "./riscv_core.v:362|./riscv_lsu.v:337" *) mem_d_accept_i;
  assign _3488_ = mem_d_rd_o || (* src = "./riscv_core.v:362|./riscv_lsu.v:121" *) _3611_;
  assign _3489_ = _3488_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:121" *) mem_d_writeback_o;
  assign _3490_ = _3489_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:121" *) mem_d_invalidate_o;
  assign _3491_ = _3490_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:121" *) mem_d_flush_o;
  assign _3492_ = \u_lsu.complete_ok_e2_w  || (* src = "./riscv_core.v:362|./riscv_lsu.v:130" *) \u_lsu.complete_err_e2_w ;
  assign _3493_ = _3428_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:150" *) _3429_;
  assign _3494_ = _3493_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:151" *) _3430_;
  assign _3495_ = _3494_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:152" *) _3431_;
  assign _3496_ = _3495_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:153" *) _3432_;
  assign \u_lsu.load_inst_w  = _3496_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:154" *) _3433_;
  assign _3497_ = _3434_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:157" *) _3435_;
  assign \u_lsu.load_signed_inst_w  = _3497_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:158" *) _3436_;
  assign \u_lsu.req_lb_w  = _3437_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:164" *) _3438_;
  assign \u_lsu.req_lh_w  = _3439_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:165" *) _3440_;
  assign _3498_ = _3441_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:171" *) _3442_;
  assign \u_lsu.req_sw_lw_w  = _3498_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:171" *) _3443_;
  assign _3499_ = _3444_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:172" *) _3445_;
  assign \u_lsu.req_sh_lh_w  = _3499_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:172" *) _3446_;
  assign _3500_ = \u_lsu.complete_err_e2_w  || (* src = "./riscv_core.v:362|./riscv_lsu.v:279" *) \u_lsu.mem_unaligned_e2_q ;
  assign _3501_ = \u_lsu.mem_rd_q  || (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *) _3612_;
  assign _3502_ = _3501_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *) \u_lsu.mem_unaligned_e1_q ;
  assign _3503_ = mem_d_writeback_o || (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) mem_d_invalidate_o;
  assign _3504_ = _3503_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) mem_d_flush_o;
  assign _3505_ = _3504_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) mem_d_rd_o;
  assign _3506_ = _3505_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) _3521_;
  assign _3507_ = \u_lsu.dcache_invalidate_w  || (* src = "./riscv_core.v:362|./riscv_lsu.v:316" *) \u_lsu.dcache_writeback_w ;
  assign _3508_ = _3507_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:316" *) \u_lsu.dcache_flush_w ;
  assign _3509_ = _3472_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:316" *) _3473_;
  assign _3510_ = mem_d_writeback_o || (* src = "./riscv_core.v:362|./riscv_lsu.v:337" *) mem_d_invalidate_o;
  assign _3511_ = _3510_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:337" *) mem_d_flush_o;
  assign _3512_ = _3511_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:337" *) mem_d_rd_o;
  assign _3513_ = _3512_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:337" *) _3522_;
  assign _3514_ = _3474_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:337" *) \u_lsu.delay_lsu_e2_w ;
  assign lsu_stall_w = _3514_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:337" *) \u_lsu.mem_unaligned_e1_q ;
  assign _3515_ = mem_d_rd_o || (* src = "./riscv_core.v:362|./riscv_lsu.v:356" *) _3613_;
  assign _3516_ = _3515_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:356" *) mem_d_writeback_o;
  assign _3517_ = _3516_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:356" *) mem_d_invalidate_o;
  assign _3518_ = _3517_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:356" *) mem_d_flush_o;
  assign \u_lsu.u_lsu_request.push_i  = _3475_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:356" *) _3476_;
  assign \u_lsu.u_lsu_request.pop_i  = mem_d_ack_i || (* src = "./riscv_core.v:362|./riscv_lsu.v:362" *) \u_lsu.mem_unaligned_e2_q ;
  assign _3519_ = _3477_ || (* src = "./riscv_core.v:362|./riscv_lsu.v:385" *) \u_lsu.mem_unaligned_e2_q ;
  assign _3520_ = \u_lsu.mem_addr_r [1:0] != (* src = "./riscv_core.v:362|./riscv_lsu.v:196" *) 2'h0;
  assign _3521_ = mem_d_wr_o != (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) 4'h0;
  assign _3522_ = mem_d_wr_o != (* src = "./riscv_core.v:362|./riscv_lsu.v:337" *) 4'h0;
  assign _3523_ = ~ (* src = "./riscv_core.v:362|./riscv_lsu.v:122" *) mem_d_error_i;
  assign _3524_ = ~ (* src = "./riscv_core.v:362|./riscv_lsu.v:143" *) \u_lsu.delay_lsu_e2_w ;
  assign _3525_ = ~ (* src = "./riscv_core.v:362|./riscv_lsu.v:328" *) \u_lsu.delay_lsu_e2_w ;
  assign _3526_ = ~ (* src = "./riscv_core.v:362|./riscv_lsu.v:329" *) { \u_lsu.delay_lsu_e2_w , \u_lsu.delay_lsu_e2_w , \u_lsu.delay_lsu_e2_w , \u_lsu.delay_lsu_e2_w  };
  assign _3527_ = ~ (* src = "./riscv_core.v:362|./riscv_lsu.v:356" *) \u_lsu.delay_lsu_e2_w ;
  assign _3528_ = ~ (* src = "./riscv_core.v:362|./riscv_lsu.v:421" *) \u_lsu.u_lsu_request.data_out_o [0];
  assign _3529_ = ~ (* src = "./riscv_core.v:362|./riscv_lsu.v:423" *) \u_lsu.u_lsu_request.data_out_o [0];
  assign _3530_ = \u_lsu.req_lb_w  | (* src = "./riscv_core.v:362|./riscv_lsu.v:309" *) \u_lsu.req_sb_w ;
  assign _3531_ = \u_lsu.req_lh_w  | (* src = "./riscv_core.v:362|./riscv_lsu.v:310" *) \u_lsu.req_sh_w ;
  assign \u_issue.u_pipe_ctrl.mem_complete_i  = mem_d_ack_i | (* src = "./riscv_core.v:362|./riscv_lsu.v:417" *) \u_lsu.mem_unaligned_e2_q ;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_lsu.mem_addr_q  <= 32'd0;
    else
      \u_lsu.mem_addr_q  <= _3363_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      mem_d_data_wr_o <= 32'd0;
    else
      mem_d_data_wr_o <= _3365_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_lsu.mem_rd_q  <= 1'h0;
    else
      \u_lsu.mem_rd_q  <= _3370_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_lsu.mem_wr_q  <= 4'h0;
    else
      \u_lsu.mem_wr_q  <= _3373_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      mem_d_cacheable_o <= 1'h0;
    else
      mem_d_cacheable_o <= _3364_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      mem_d_invalidate_o <= 1'h0;
    else
      mem_d_invalidate_o <= _3367_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      mem_d_writeback_o <= 1'h0;
    else
      mem_d_writeback_o <= _3374_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      mem_d_flush_o <= 1'h0;
    else
      mem_d_flush_o <= _3366_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_lsu.mem_unaligned_e1_q  <= 1'h0;
    else
      \u_lsu.mem_unaligned_e1_q  <= _3371_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_lsu.mem_load_q  <= 1'h0;
    else
      \u_lsu.mem_load_q  <= _3368_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_lsu.mem_xb_q  <= 1'h0;
    else
      \u_lsu.mem_xb_q  <= _3375_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_lsu.mem_xh_q  <= 1'h0;
    else
      \u_lsu.mem_xh_q  <= _3376_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_lsu.mem_ls_q  <= 1'h0;
    else
      \u_lsu.mem_ls_q  <= _3369_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_lsu.mem_unaligned_e2_q  <= 1'h0;
    else
      \u_lsu.mem_unaligned_e2_q  <= _3372_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_lsu.pending_lsu_e2_q  <= 1'h0;
    else
      \u_lsu.pending_lsu_e2_q  <= _3377_;
  assign _3532_ = _3480_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:409" *) { 16'hffff, _3393_[15:0] } : _3393_;
  assign _3533_ = \u_lsu.u_lsu_request.data_out_o [2] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:402" *) _3532_ : 32'hxxxxxxxx;
  assign _3534_ = \u_lsu.u_lsu_request.data_out_o [1] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:390" *) 32'hxxxxxxxx : _3533_;
  assign _3535_ = _3478_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:388" *) _3534_ : 32'hxxxxxxxx;
  assign _3394_ = _3519_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:385" *) 32'hxxxxxxxx : _3535_;
  assign _3536_ = \u_lsu.u_lsu_request.data_out_o [5] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:404" *) { 16'h0000, mem_d_data_rd_i[31:16] } : { 16'h0000, mem_d_data_rd_i[15:0] };
  assign _3537_ = \u_lsu.u_lsu_request.data_out_o [2] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:402" *) _3536_ : 32'hxxxxxxxx;
  assign _3538_ = \u_lsu.u_lsu_request.data_out_o [1] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:390" *) 32'hxxxxxxxx : _3537_;
  assign _3539_ = _3478_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:388" *) _3538_ : 32'hxxxxxxxx;
  assign _3393_ = _3519_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:385" *) 32'hxxxxxxxx : _3539_;
  assign _3540_ = \u_lsu.u_lsu_request.data_out_o [2] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:402" *) _3394_ : mem_d_data_rd_i;
  assign _3541_ = \u_lsu.u_lsu_request.data_out_o [1] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:390" *) 32'hxxxxxxxx : _3540_;
  assign _3542_ = _3478_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:388" *) _3541_ : 32'hxxxxxxxx;
  assign _3392_ = _3519_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:385" *) 32'hxxxxxxxx : _3542_;
  assign _3543_ = _3479_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:399" *) { 24'hffffff, _3388_[7:0] } : _3388_;
  assign _3544_ = \u_lsu.u_lsu_request.data_out_o [1] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:390" *) _3543_ : 32'hxxxxxxxx;
  assign _3545_ = _3478_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:388" *) _3544_ : 32'hxxxxxxxx;
  assign _3391_ = _3519_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:385" *) 32'hxxxxxxxx : _3545_;
  function [31:0] _7541_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:362|./riscv_lsu.v:392|./riscv_lsu.v:396" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _7541_ = b[31:0];
      4'b??1?:
        _7541_ = b[63:32];
      4'b?1??:
        _7541_ = b[95:64];
      4'b1???:
        _7541_ = b[127:96];
      default:
        _7541_ = a;
    endcase
  endfunction
  assign _3546_ = _7541_(32'hxxxxxxxx, { 24'h000000, mem_d_data_rd_i[31:24], 24'h000000, mem_d_data_rd_i[23:16], 24'h000000, mem_d_data_rd_i[15:8], 24'h000000, mem_d_data_rd_i[7:0] }, { _3550_, _3549_, _3548_, _3547_ });
  assign _3547_ = \u_lsu.u_lsu_request.data_out_o [5:4] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:392|./riscv_lsu.v:396" *) 2'h0;
  assign _3548_ = \u_lsu.u_lsu_request.data_out_o [5:4] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:392|./riscv_lsu.v:395" *) 2'h1;
  assign _3549_ = \u_lsu.u_lsu_request.data_out_o [5:4] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:392|./riscv_lsu.v:394" *) 2'h2;
  assign _3550_ = \u_lsu.u_lsu_request.data_out_o [5:4] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:392|./riscv_lsu.v:393" *) 2'h3;
  assign _3551_ = \u_lsu.u_lsu_request.data_out_o [1] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:390" *) _3546_ : 32'hxxxxxxxx;
  assign _3552_ = _3478_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:388" *) _3551_ : 32'hxxxxxxxx;
  assign _3388_ = _3519_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:385" *) 32'hxxxxxxxx : _3552_;
  assign _3553_ = \u_lsu.u_lsu_request.data_out_o [1] ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:390" *) _3391_ : _3392_;
  assign _3554_ = _3478_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:388" *) _3553_ : 32'hxxxxxxxx;
  assign _3385_ = _3519_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:385" *) 32'hxxxxxxxx : _3554_;
  assign _3555_ = _3478_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:388" *) _3385_ : 32'd0;
  assign _3382_ = _3519_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:385" *) 32'hxxxxxxxx : _3555_;
  assign \u_issue.u_pipe_ctrl.mem_result_e2_i  = _3519_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:385" *) \u_lsu.u_lsu_request.data_out_o [35:4] : _3382_;
  assign _3556_ = _3486_ ? (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) \u_lsu.load_signed_inst_w  : \u_lsu.mem_ls_q ;
  assign _3557_ = _3469_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *) \u_lsu.mem_ls_q  : _3556_;
  assign _3369_ = _3500_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:279" *) 1'h0 : _3557_;
  assign _3558_ = _3486_ ? (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) _3531_ : \u_lsu.mem_xh_q ;
  assign _3559_ = _3469_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *) \u_lsu.mem_xh_q  : _3558_;
  assign _3376_ = _3500_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:279" *) 1'h0 : _3559_;
  assign _3560_ = _3486_ ? (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) _3530_ : \u_lsu.mem_xb_q ;
  assign _3561_ = _3469_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *) \u_lsu.mem_xb_q  : _3560_;
  assign _3375_ = _3500_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:279" *) 1'h0 : _3561_;
  assign _3562_ = _3486_ ? (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) _3471_ : \u_lsu.mem_load_q ;
  assign _3563_ = _3469_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *) \u_lsu.mem_load_q  : _3562_;
  assign _3368_ = _3500_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:279" *) 1'h0 : _3563_;
  assign _3564_ = _3486_ ? (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) \u_lsu.mem_unaligned_r  : \u_lsu.mem_unaligned_e1_q ;
  assign _3565_ = _3469_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *) \u_lsu.mem_unaligned_e1_q  : _3564_;
  assign _3371_ = _3500_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:279" *) 1'h0 : _3565_;
  assign _3566_ = _3486_ ? (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) _3427_ : mem_d_flush_o;
  assign _3567_ = _3469_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *) mem_d_flush_o : _3566_;
  assign _3366_ = _3500_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:279" *) 1'h0 : _3567_;
  assign _3568_ = _3486_ ? (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) _3426_ : mem_d_writeback_o;
  assign _3569_ = _3469_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *) mem_d_writeback_o : _3568_;
  assign _3374_ = _3500_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:279" *) 1'h0 : _3569_;
  assign _3570_ = _3486_ ? (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) _3425_ : mem_d_invalidate_o;
  assign _3571_ = _3469_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *) mem_d_invalidate_o : _3570_;
  assign _3367_ = _3500_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:279" *) 1'h0 : _3571_;
  assign _3572_ = _3486_ ? (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) _3509_ : mem_d_cacheable_o;
  assign _3573_ = _3469_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *) mem_d_cacheable_o : _3572_;
  assign _3364_ = _3500_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:279" *) 1'h0 : _3573_;
  assign _3574_ = _3486_ ? (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) \u_lsu.mem_wr_r  : \u_lsu.mem_wr_q ;
  assign _3575_ = _3469_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *) \u_lsu.mem_wr_q  : _3574_;
  assign _3373_ = _3500_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:279" *) 4'h0 : _3575_;
  assign _3576_ = _3486_ ? (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) \u_lsu.mem_rd_r  : \u_lsu.mem_rd_q ;
  assign _3577_ = _3469_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *) \u_lsu.mem_rd_q  : _3576_;
  assign _3370_ = _3500_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:279" *) 1'h0 : _3577_;
  assign _3578_ = _3486_ ? (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) \u_lsu.mem_data_r  : mem_d_data_wr_o;
  assign _3579_ = _3469_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *) mem_d_data_wr_o : _3578_;
  assign _3365_ = _3500_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:279" *) 32'd0 : _3579_;
  assign _3580_ = _3486_ ? (* src = "./riscv_core.v:362|./riscv_lsu.v:297" *) \u_lsu.mem_addr_r  : \u_lsu.mem_addr_q ;
  assign _3581_ = _3469_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *) \u_lsu.mem_addr_q  : _3580_;
  assign _3363_ = _3500_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:279" *) 32'd0 : _3581_;
  function [3:0] _7594_;
    input [3:0] a;
    input [15:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:362|./riscv_lsu.v:224|./riscv_lsu.v:240" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _7594_ = b[3:0];
      4'b??1?:
        _7594_ = b[7:4];
      4'b?1??:
        _7594_ = b[11:8];
      4'b1???:
        _7594_ = b[15:12];
      default:
        _7594_ = a;
    endcase
  endfunction
  assign _3582_ = _7594_(4'hx, 16'h8421, { _3586_, _3585_, _3584_, _3583_ });
  assign _3583_ = \u_lsu.mem_addr_r [1:0] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:224|./riscv_lsu.v:240" *) 2'h0;
  assign _3584_ = \u_lsu.mem_addr_r [1:0] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:224|./riscv_lsu.v:235" *) 2'h1;
  assign _3585_ = \u_lsu.mem_addr_r [1:0] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:224|./riscv_lsu.v:230" *) 2'h2;
  assign _3586_ = \u_lsu.mem_addr_r [1:0] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:224|./riscv_lsu.v:225" *) 2'h3;
  assign _3587_ = _3468_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:222" *) _3582_ : 4'hx;
  assign _3588_ = _3467_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:207" *) 4'hx : _3587_;
  assign _3390_ = _3465_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *) 4'hx : _3588_;
  function [31:0] _7602_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:362|./riscv_lsu.v:224|./riscv_lsu.v:240" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _7602_ = b[31:0];
      4'b??1?:
        _7602_ = b[63:32];
      4'b?1??:
        _7602_ = b[95:64];
      4'b1???:
        _7602_ = b[127:96];
      default:
        _7602_ = a;
    endcase
  endfunction
  assign _3589_ = _7602_(32'hxxxxxxxx, { csr_opcode_rb_operand_w[7:0], 32'h00000000, csr_opcode_rb_operand_w[7:0], 32'h00000000, csr_opcode_rb_operand_w[7:0], 32'h00000000, csr_opcode_rb_operand_w[7:0] }, { _3593_, _3592_, _3591_, _3590_ });
  assign _3590_ = \u_lsu.mem_addr_r [1:0] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:224|./riscv_lsu.v:240" *) 2'h0;
  assign _3591_ = \u_lsu.mem_addr_r [1:0] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:224|./riscv_lsu.v:235" *) 2'h1;
  assign _3592_ = \u_lsu.mem_addr_r [1:0] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:224|./riscv_lsu.v:230" *) 2'h2;
  assign _3593_ = \u_lsu.mem_addr_r [1:0] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:224|./riscv_lsu.v:225" *) 2'h3;
  assign _3594_ = _3468_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:222" *) _3589_ : 32'hxxxxxxxx;
  assign _3595_ = _3467_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:207" *) 32'hxxxxxxxx : _3594_;
  assign _3389_ = _3465_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *) 32'hxxxxxxxx : _3595_;
  assign _3596_ = _3468_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:222" *) _3390_ : 4'h0;
  assign _3597_ = _3467_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:207" *) 4'hx : _3596_;
  assign _3387_ = _3465_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *) 4'hx : _3597_;
  assign _3598_ = _3468_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:222" *) _3389_ : 32'd0;
  assign _3599_ = _3467_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:207" *) 32'hxxxxxxxx : _3598_;
  assign _3386_ = _3465_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *) 32'hxxxxxxxx : _3599_;
  assign _3600_ = _3601_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:209|./riscv_lsu.v:210" *) 4'hc : 4'h3;
  assign _3601_ = \u_lsu.mem_addr_r [1:0] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:209|./riscv_lsu.v:210" *) 2'h2;
  assign _3602_ = _3467_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:207" *) _3600_ : 4'hx;
  assign _3384_ = _3465_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *) 4'hx : _3602_;
  assign _3603_ = _3604_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:209|./riscv_lsu.v:210" *) { csr_opcode_rb_operand_w[15:0], 16'h0000 } : { 16'h0000, csr_opcode_rb_operand_w[15:0] };
  assign _3604_ = \u_lsu.mem_addr_r [1:0] == (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:209|./riscv_lsu.v:210" *) 2'h2;
  assign _3605_ = _3467_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:207" *) _3603_ : 32'hxxxxxxxx;
  assign _3383_ = _3465_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *) 32'hxxxxxxxx : _3605_;
  assign _3606_ = _3467_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:207" *) _3384_ : _3387_;
  assign _3381_ = _3465_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *) 4'hx : _3606_;
  assign _3607_ = _3467_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:207" *) _3383_ : _3386_;
  assign _3379_ = _3465_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *) 32'hxxxxxxxx : _3607_;
  assign \u_lsu.mem_wr_r  = _3465_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *) 4'hf : _3381_;
  assign \u_lsu.mem_data_r  = _3465_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:202" *) csr_opcode_rb_operand_w : _3379_;
  assign _3608_ = _3462_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:197" *) \u_lsu.mem_addr_r [0] : 1'h0;
  assign _3380_ = _3461_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:195" *) 1'hx : _3608_;
  assign \u_lsu.mem_unaligned_r  = _3461_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:195" *) _3520_ : _3380_;
  assign _3609_ = _3460_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:190" *) _3395_ : _3396_;
  assign _3378_ = _3459_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:188" *) 32'hxxxxxxxx : _3609_;
  assign \u_lsu.mem_addr_r  = _3459_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:188" *) csr_opcode_ra_operand_w : _3378_;
  assign _3610_ = _3492_ ? (* src = "./riscv_core.v:362|./riscv_lsu.v:130" *) 1'h0 : \u_lsu.pending_lsu_e2_q ;
  assign _3377_ = \u_lsu.issue_lsu_e1_w  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:128" *) 1'h1 : _3610_;
  assign _3611_ = | (* src = "./riscv_core.v:362|./riscv_lsu.v:121" *) mem_d_wr_o;
  assign _3612_ = | (* src = "./riscv_core.v:362|./riscv_lsu.v:295" *) \u_lsu.mem_wr_q ;
  assign _3613_ = | (* src = "./riscv_core.v:362|./riscv_lsu.v:356" *) mem_d_wr_o;
  assign _3614_ = \u_lsu.fault_store_bus_w  ? (* src = "./riscv_core.v:362|./riscv_lsu.v:434" *) 6'h17 : 6'h00;
  assign _3615_ = \u_lsu.fault_load_bus_w  ? (* src = "./riscv_core.v:362|./riscv_lsu.v:434" *) 6'h15 : _3614_;
  assign _3616_ = \u_lsu.fault_store_page_w  ? (* src = "./riscv_core.v:362|./riscv_lsu.v:434" *) 6'h1f : _3615_;
  assign _3617_ = \u_lsu.fault_load_page_w  ? (* src = "./riscv_core.v:362|./riscv_lsu.v:434" *) 6'h1d : _3616_;
  assign _3618_ = \u_lsu.fault_store_align_w  ? (* src = "./riscv_core.v:362|./riscv_lsu.v:434" *) 6'h16 : _3617_;
  assign \u_issue.u_pipe_ctrl.mem_exception_e2_i  = \u_lsu.fault_load_align_w  ? (* src = "./riscv_core.v:362|./riscv_lsu.v:434" *) 6'h14 : _3618_;
  assign _3624_ = \u_lsu.u_lsu_request.wr_ptr_q  + (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:500" *) 32'd1;
  assign _3625_ = \u_lsu.u_lsu_request.rd_ptr_q  + (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:505" *) 32'd1;
  assign _3626_ = \u_lsu.u_lsu_request.count_q  + (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:509" *) 32'd1;
  assign _3627_ = \u_lsu.u_lsu_request.push_i  & (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:497" *) \u_lsu.u_lsu_request.accept_o ;
  assign _3628_ = \u_lsu.u_lsu_request.pop_i  & (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:504" *) \u_lsu.u_lsu_request.valid_o ;
  assign _3629_ = \u_lsu.u_lsu_request.push_i  & (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:508" *) \u_lsu.u_lsu_request.accept_o ;
  assign _3630_ = \u_lsu.u_lsu_request.pop_i  & (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:508" *) \u_lsu.u_lsu_request.valid_o ;
  assign _3631_ = _3629_ & (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:508" *) _3635_;
  assign _3632_ = \u_lsu.u_lsu_request.push_i  & (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:511" *) \u_lsu.u_lsu_request.accept_o ;
  assign _3633_ = \u_lsu.u_lsu_request.pop_i  & (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:511" *) \u_lsu.u_lsu_request.valid_o ;
  assign _3634_ = _3636_ & (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:511" *) _3633_;
  assign \u_lsu.u_lsu_request.valid_o  = \u_lsu.u_lsu_request.count_q  != (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:519" *) 32'd0;
  assign \u_lsu.u_lsu_request.accept_o  = \u_lsu.u_lsu_request.count_q  != (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:520" *) 32'd2;
  assign _3635_ = ~ (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:508" *) _3630_;
  assign _3636_ = ~ (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:511" *) _3632_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_lsu.u_lsu_request.ram_q[0]  <= 36'h000000000;
    else
      \u_lsu.u_lsu_request.ram_q[0]  <= _3620_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_lsu.u_lsu_request.ram_q[1]  <= 36'h000000000;
    else
      \u_lsu.u_lsu_request.ram_q[1]  <= _3621_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_lsu.u_lsu_request.rd_ptr_q  <= 1'h0;
    else
      \u_lsu.u_lsu_request.rd_ptr_q  <= _3622_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_lsu.u_lsu_request.wr_ptr_q  <= 1'h0;
    else
      \u_lsu.u_lsu_request.wr_ptr_q  <= _3623_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_lsu.u_lsu_request.count_q  <= 2'h0;
    else
      \u_lsu.u_lsu_request.count_q  <= _3619_;
  function [35:0] _7667_;
    input [35:0] a;
    input [71:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:438" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _7667_ = b[35:0];
      2'b1?:
        _7667_ = b[71:36];
      default:
        _7667_ = a;
    endcase
  endfunction
  assign \u_lsu.u_lsu_request.data_out_o  = _7667_(36'hxxxxxxxxx, { \u_lsu.u_lsu_request.ram_q[0] , \u_lsu.u_lsu_request.ram_q[1]  }, { _3637_, \u_lsu.u_lsu_request.rd_ptr_q  });
  assign _3637_ = \u_lsu.u_lsu_request.rd_ptr_q  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:438" *) 1'h0;
  assign _3638_ = _3634_ ? (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:511" *) _3642_[1:0] : \u_lsu.u_lsu_request.count_q ;
  assign _3619_ = _3631_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:508" *) _3626_[1:0] : _3638_;
  assign _3623_ = _3627_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:497" *) _3624_[0] : \u_lsu.u_lsu_request.wr_ptr_q ;
  assign _3622_ = _3628_ ? (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:504" *) _3625_[0] : \u_lsu.u_lsu_request.rd_ptr_q ;
  assign _3639_ = \u_lsu.u_lsu_request.wr_ptr_q  ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:438" *) { \u_lsu.mem_addr_q , \u_lsu.mem_ls_q , \u_lsu.mem_xh_q , \u_lsu.mem_xb_q , \u_lsu.mem_load_q  } : \u_lsu.u_lsu_request.ram_q[1] ;
  assign _3621_ = _3627_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:497" *) _3639_ : \u_lsu.u_lsu_request.ram_q[1] ;
  assign _3640_ = _3641_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:438" *) { \u_lsu.mem_addr_q , \u_lsu.mem_ls_q , \u_lsu.mem_xh_q , \u_lsu.mem_xb_q , \u_lsu.mem_load_q  } : \u_lsu.u_lsu_request.ram_q[0] ;
  assign _3641_ = \u_lsu.u_lsu_request.wr_ptr_q  == (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:438" *) 1'h0;
  assign _3620_ = _3627_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:497" *) _3640_ : \u_lsu.u_lsu_request.ram_q[0] ;
  assign _3642_ = \u_lsu.u_lsu_request.count_q  - (* src = "./riscv_core.v:362|./riscv_lsu.v:345|./riscv_lsu.v:512" *) 32'd1;
  assign _3650_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:454|./riscv_multiplier.v:107" *) 32'd4261441663;
  assign _3651_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:454|./riscv_multiplier.v:109" *) 32'd4261441663;
  assign _3652_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:454|./riscv_multiplier.v:130" *) 32'd4261441663;
  assign _3653_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:454|./riscv_multiplier.v:89" *) 32'd4261441663;
  assign _3654_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:454|./riscv_multiplier.v:90" *) 32'd4261441663;
  assign _3655_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:454|./riscv_multiplier.v:91" *) 32'd4261441663;
  assign _3656_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:454|./riscv_multiplier.v:92" *) 32'd4261441663;
  assign _3657_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:454|./riscv_multiplier.v:97" *) 32'd4261441663;
  assign _3658_ = csr_opcode_opcode_w & (* src = "./riscv_core.v:454|./riscv_multiplier.v:99" *) 32'd4261441663;
  assign _3659_ = _3650_ == (* src = "./riscv_core.v:454|./riscv_multiplier.v:107" *) 32'd33562675;
  assign _3660_ = _3651_ == (* src = "./riscv_core.v:454|./riscv_multiplier.v:109" *) 32'd33558579;
  assign _3661_ = _3652_ == (* src = "./riscv_core.v:454|./riscv_multiplier.v:130" *) 32'd33554483;
  assign _3662_ = _3653_ == (* src = "./riscv_core.v:454|./riscv_multiplier.v:89" *) 32'd33554483;
  assign _3663_ = _3654_ == (* src = "./riscv_core.v:454|./riscv_multiplier.v:90" *) 32'd33558579;
  assign _3664_ = _3655_ == (* src = "./riscv_core.v:454|./riscv_multiplier.v:91" *) 32'd33562675;
  assign _3665_ = _3656_ == (* src = "./riscv_core.v:454|./riscv_multiplier.v:92" *) 32'd33566771;
  assign _3666_ = _3657_ == (* src = "./riscv_core.v:454|./riscv_multiplier.v:97" *) 32'd33562675;
  assign _3667_ = _3658_ == (* src = "./riscv_core.v:454|./riscv_multiplier.v:99" *) 32'd33558579;
  assign _3668_ = mul_opcode_valid_w && (* src = "./riscv_core.v:454|./riscv_multiplier.v:126" *) \u_mul.mult_inst_w ;
  assign _3669_ = _3662_ || (* src = "./riscv_core.v:454|./riscv_multiplier.v:90" *) _3663_;
  assign _3670_ = _3669_ || (* src = "./riscv_core.v:454|./riscv_multiplier.v:91" *) _3664_;
  assign \u_mul.mult_inst_w  = _3670_ || (* src = "./riscv_core.v:454|./riscv_multiplier.v:92" *) _3665_;
  assign \u_mul.mult_result_w  = { \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q  } * (* src = "./riscv_core.v:454|./riscv_multiplier.v:139" *) { \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q  };
  assign _3671_ = ~ (* src = "./riscv_core.v:454|./riscv_multiplier.v:130" *) _3661_;
  assign _3672_ = ~ (* src = "./riscv_core.v:454|./riscv_multiplier.v:149" *) exec_hold_w;
  assign _3673_ = ~ (* src = "./riscv_core.v:454|./riscv_multiplier.v:155" *) exec_hold_w;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_mul.result_e3_q  <= 32'd0;
    else
      \u_mul.result_e3_q  <= _3647_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_mul.result_e2_q  <= 32'd0;
    else
      \u_mul.result_e2_q  <= _3646_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_mul.operand_a_e1_q  <= 33'h000000000;
    else
      \u_mul.operand_a_e1_q  <= _3644_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_mul.operand_b_e1_q  <= 33'h000000000;
    else
      \u_mul.operand_b_e1_q  <= _3645_;
  always @(posedge clk_i or posedge rst_i)
    if (rst_i)
      \u_mul.mulhi_sel_e1_q  <= 1'h0;
    else
      \u_mul.mulhi_sel_e1_q  <= _3643_;
  assign _3647_ = _3673_ ? (* src = "./riscv_core.v:454|./riscv_multiplier.v:155" *) \u_mul.result_e2_q  : \u_mul.result_e3_q ;
  assign _3646_ = _3672_ ? (* src = "./riscv_core.v:454|./riscv_multiplier.v:149" *) \u_mul.result_r  : \u_mul.result_e2_q ;
  assign _3674_ = _3668_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:454|./riscv_multiplier.v:126" *) _3671_ : 1'h0;
  assign _3643_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:454|./riscv_multiplier.v:124" *) \u_mul.mulhi_sel_e1_q  : _3674_;
  assign _3675_ = _3668_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:454|./riscv_multiplier.v:126" *) \u_mul.operand_b_r  : 33'h000000000;
  assign _3645_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:454|./riscv_multiplier.v:124" *) \u_mul.operand_b_e1_q  : _3675_;
  assign _3676_ = _3668_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:454|./riscv_multiplier.v:126" *) \u_mul.operand_a_r  : 33'h000000000;
  assign _3644_ = exec_hold_w ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:454|./riscv_multiplier.v:124" *) \u_mul.operand_a_e1_q  : _3676_;
  assign _3677_ = _3660_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:454|./riscv_multiplier.v:109" *) { csr_opcode_rb_operand_w[31], csr_opcode_rb_operand_w } : { 1'h0, csr_opcode_rb_operand_w };
  assign _3649_ = _3659_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:454|./riscv_multiplier.v:107" *) 33'hxxxxxxxxx : _3677_;
  assign \u_mul.operand_b_r  = _3659_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:454|./riscv_multiplier.v:107" *) { 1'h0, csr_opcode_rb_operand_w } : _3649_;
  assign _3678_ = _3667_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:454|./riscv_multiplier.v:99" *) { csr_opcode_ra_operand_w[31], csr_opcode_ra_operand_w } : { 1'h0, csr_opcode_ra_operand_w };
  assign _3648_ = _3666_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:454|./riscv_multiplier.v:97" *) 33'hxxxxxxxxx : _3678_;
  assign \u_mul.operand_a_r  = _3666_ ? (* full_case = 32'd1 *) (* src = "./riscv_core.v:454|./riscv_multiplier.v:97" *) { csr_opcode_ra_operand_w[31], csr_opcode_ra_operand_w } : _3648_;
  assign \u_mul.result_r  = \u_mul.mulhi_sel_e1_q  ? (* src = "./riscv_core.v:454|./riscv_multiplier.v:143" *) \u_mul.mult_result_w [63:32] : \u_mul.mult_result_w [31:0];
  assign \u_issue.u_pipe_ctrl.mul_result_e2_i  = 1'h0 ? (* src = "./riscv_core.v:454|./riscv_multiplier.v:158" *) \u_mul.result_e3_q  : \u_mul.result_e2_q ;
  assign { \u_csr.u_csrfile.csr_mip_next_r [31:12], \u_csr.u_csrfile.csr_mip_next_r [10], \u_csr.u_csrfile.csr_mip_next_r [8], \u_csr.u_csrfile.csr_mip_next_r [6], \u_csr.u_csrfile.csr_mip_next_r [4:0] } = { \u_csr.u_csrfile.csr_mip_next_q [31:12], \u_csr.u_csrfile.csr_mip_next_q [10], \u_csr.u_csrfile.csr_mip_next_q [8], \u_csr.u_csrfile.csr_mip_next_q [6], \u_csr.u_csrfile.csr_mip_next_q [4:0] };
  assign mem_i_pc_o = { \u_fetch.icache_pc_w [31:2], 2'h0 };
  assign mem_i_invalidate_o = 1'h0;
  assign mem_d_req_tag_o = 11'h000;
  assign mem_d_addr_o = { \u_lsu.mem_addr_q [31:2], 2'h0 };
endmodule
