# The_gem5_Simulator
Simulation of L1 block size in a hardware simulator and measure its effect on L1 cache hit rate for the matrix multiplication benchmark. The average L1 hit rate is defined as the ratio of the memory operations which hit in L1 cache. 
