Fitter report for HPS_FPGA
Tue Oct 03 06:36:07 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Tue Oct 03 06:36:07 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; HPS_FPGA                                    ;
; Top-level Entity Name           ; HPS_FPGA                                    ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 3,183 / 32,070 ( 10 % )                     ;
; Total registers                 ; 4032                                        ;
; Total pins                      ; 143 / 457 ( 31 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,597,888 / 4,065,280 ( 64 % )              ;
; Total RAM Blocks                ; 328 / 397 ( 83 % )                          ;
; Total DSP Blocks                ; 2 / 87 ( 2 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6                          ;                                       ;
; Maximum processors allowed for parallel compilation                ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                                    ; Off                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.1%      ;
;     Processor 3            ;   2.1%      ;
;     Processor 4            ;   2.0%      ;
;     Processor 5            ;   2.0%      ;
;     Processor 6            ;   2.0%      ;
;     Processor 7            ;   2.0%      ;
;     Processor 8            ;   1.9%      ;
;     Processor 9            ;   1.9%      ;
;     Processor 10           ;   1.9%      ;
;     Processor 11           ;   1.9%      ;
;     Processor 12           ;   1.8%      ;
;     Processor 13           ;   1.8%      ;
;     Processor 14           ;   1.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                    ; Action          ; Operation                                         ; Reason                                 ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port         ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; clk_clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps               ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps               ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps               ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps               ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps               ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps               ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps               ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps               ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps               ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps               ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps               ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps               ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps               ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps               ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps               ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps               ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps               ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps               ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                              ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                               ; CLKOUT                   ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_addr[0]~output                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_addr[1]~output                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_addr[2]~output                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_addr[3]~output                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_addr[4]~output                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_addr[5]~output                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_addr[6]~output                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_addr[7]~output                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_addr[8]~output                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_addr[9]~output                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_addr[10]~output                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_addr[11]~output                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_addr[12]~output                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_ba[0]~output                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_ba[1]~output                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_we_n~output                                                                                                                                                                                                                                                                                                                                             ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_cas_n~output                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_ras_n~output                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_cs_n~output                                                                                                                                                                                                                                                                                                                                             ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                       ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_dq[0]~output                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[0]~SLOAD_MUX                                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_dq[1]~output                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[1]~SLOAD_MUX                                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_dq[2]~output                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[2]~SLOAD_MUX                                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_dq[3]~output                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[3]~SLOAD_MUX                                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_dq[4]~output                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[4]~SLOAD_MUX                                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_dq[5]~output                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[5]~SLOAD_MUX                                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_dq[6]~output                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[6]~SLOAD_MUX                                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_dq[7]~output                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[7]~SLOAD_MUX                                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_dq[8]~output                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[8]~SLOAD_MUX                                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_dq[9]~output                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[9]~SLOAD_MUX                                                                                                                                                                                                                                                                                                            ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_dq[10]~output                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[10]~SLOAD_MUX                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_dq[11]~output                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[11]~SLOAD_MUX                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_dq[12]~output                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[12]~SLOAD_MUX                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_dq[13]~output                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[13]~SLOAD_MUX                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_dq[14]~output                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[14]~SLOAD_MUX                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_dq[15]~output                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[15]~SLOAD_MUX                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_dqm[0]~output                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; sdram_wire_dqm[1]~output                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sdram_wire_dq[0]~output                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sdram_wire_dq[1]~output                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sdram_wire_dq[2]~output                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sdram_wire_dq[3]~output                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sdram_wire_dq[4]~output                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sdram_wire_dq[5]~output                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sdram_wire_dq[6]~output                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sdram_wire_dq[7]~output                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sdram_wire_dq[8]~output                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sdram_wire_dq[9]~output                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sdram_wire_dq[10]~output                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sdram_wire_dq[11]~output                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sdram_wire_dq[12]~output                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sdram_wire_dq[13]~output                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sdram_wire_dq[14]~output                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; sdram_wire_dq[15]~output                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; sdram_wire_dq[0]~input                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; sdram_wire_dq[1]~input                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; sdram_wire_dq[2]~input                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; sdram_wire_dq[3]~input                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; sdram_wire_dq[4]~input                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; sdram_wire_dq[5]~input                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; sdram_wire_dq[6]~input                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; sdram_wire_dq[7]~input                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; sdram_wire_dq[8]~input                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; sdram_wire_dq[9]~input                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; sdram_wire_dq[10]~input                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; sdram_wire_dq[11]~input                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; sdram_wire_dq[12]~input                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; sdram_wire_dq[13]~input                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; sdram_wire_dq[14]~input                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; sdram_wire_dq[15]~input                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[0]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[0]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[0]~SCLR_LUT                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[1]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[1]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[1]~SCLR_LUT                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[2]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[2]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[2]~SCLR_LUT                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[3]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[3]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[3]~SCLR_LUT                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[4]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[4]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[4]~SCLR_LUT                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[5]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[5]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[5]~SCLR_LUT                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[6]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[6]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[6]~SCLR_LUT                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[7]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[7]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[7]~SCLR_LUT                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[8]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[8]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[8]~SCLR_LUT                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[9]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[9]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[9]~SCLR_LUT                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[10]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[10]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[10]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[11]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[11]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[11]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[12]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[12]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[12]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[13]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[13]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[13]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[14]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[14]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[14]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[15]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AY                       ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[15]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_src1[15]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_LEDS:leds|data_out[2]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_LEDS:leds|data_out[2]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|NUEVO_DESIGN_SDRAM_input_efifo_module:the_NUEVO_DESIGN_SDRAM_input_efifo_module|entries[0]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|NUEVO_DESIGN_SDRAM_input_efifo_module:the_NUEVO_DESIGN_SDRAM_input_efifo_module|entries[0]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|active_addr[17]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|active_addr[17]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|active_addr[18]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|active_addr[18]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|active_addr[23]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|active_addr[23]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_addr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_state.010                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_state.010~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|init_done                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|init_done~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_count[2]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_state.000000100~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_state.000001000                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_state.000001000~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|refresh_counter[11]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|refresh_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|refresh_request                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|refresh_request~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg1|data_out[1]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg1|data_out[1]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg5|data_out[6]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg5|data_out[6]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[1]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[9]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[11]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[13]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[17]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[23]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[23]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[24]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[24]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[25]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[25]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[26]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[26]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[29]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[29]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[30]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[30]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[31]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[31]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|period_l_register[2]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|period_l_register[2]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|period_l_register[14]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|period_l_register[14]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|timeout_occurred                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|timeout_occurred~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006|saved_grant[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007|saved_grant[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009|saved_grant[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][80]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[0][97]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                           ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                                           ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                        ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]~DUPLICATE                                                                                                                             ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]~DUPLICATE                                                                                                                             ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]~DUPLICATE                                                                                                                             ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]~DUPLICATE                                                                                                                             ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                          ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                   ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE                                                                                                                                         ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                   ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                                 ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                   ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                           ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]~DUPLICATE                                                                                                                            ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                         ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                   ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                     ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg4_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg4_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg6_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg6_s1_translator|av_readdata_pre[3]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[2]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[6]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[6]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[11]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[11]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[15]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[15]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[17]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[17]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[23]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[23]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[24]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[24]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[25]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[25]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[9]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[9]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[21]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[21]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|D_iw[16]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|D_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|D_iw[20]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|D_iw[20]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|D_iw[28]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|D_iw[28]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|D_pc[18]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|D_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_compare_op[1]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_compare_op[1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_iw[8]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_iw[8]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_iw[14]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_src2_imm[30]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_src2_imm[30]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_src2_prelim[2]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_src2_prelim[2]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_src2_prelim[4]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_src2_prelim[4]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_src2_prelim[26]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_src2_prelim[26]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|F_pc[0]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|F_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|F_pc[4]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|F_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|F_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|F_pc[18]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|F_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|F_pc[19]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|F_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|F_pc[22]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|F_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_alu_result[4]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_alu_result[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_bstatus_reg_pie                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_bstatus_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_ienable_reg_irq0                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_ienable_reg_irq0~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_cnt[0]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[0]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[1]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[3]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[4]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[11]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[12]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[13]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[15]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[16]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[21]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[23]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[24]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[26]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[31]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_result[31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_valid_from_E                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_valid_from_E~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|d_readdata_d1[19]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|d_readdata_d1[19]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|d_readdata_d1[25]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|d_readdata_d1[25]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|d_readdata_d1[27]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|d_readdata_d1[27]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|d_read~reg0                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|d_read~reg0DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|d_write~reg0                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|d_write~reg0DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[1]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[13]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[7]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[7]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[3]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[5]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[5]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE ;                          ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                  ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                   ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; PLL Compensation Mode       ; HPS_FPGA                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal               ; HPS_FPGA                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; HPS_FPGA                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; HPS_FPGA                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; HPS_FPGA                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal               ; HPS_FPGA                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
; Fast Input Register         ; NUEVO_DESIGN_SDRAM                          ;              ; za_data[0]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NUEVO_DESIGN_SDRAM                          ;              ; za_data[10]~reg0                                                                             ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NUEVO_DESIGN_SDRAM                          ;              ; za_data[11]~reg0                                                                             ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NUEVO_DESIGN_SDRAM                          ;              ; za_data[12]~reg0                                                                             ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NUEVO_DESIGN_SDRAM                          ;              ; za_data[13]~reg0                                                                             ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NUEVO_DESIGN_SDRAM                          ;              ; za_data[14]~reg0                                                                             ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NUEVO_DESIGN_SDRAM                          ;              ; za_data[15]~reg0                                                                             ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NUEVO_DESIGN_SDRAM                          ;              ; za_data[1]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NUEVO_DESIGN_SDRAM                          ;              ; za_data[2]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NUEVO_DESIGN_SDRAM                          ;              ; za_data[3]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NUEVO_DESIGN_SDRAM                          ;              ; za_data[4]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NUEVO_DESIGN_SDRAM                          ;              ; za_data[5]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NUEVO_DESIGN_SDRAM                          ;              ; za_data[6]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NUEVO_DESIGN_SDRAM                          ;              ; za_data[7]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NUEVO_DESIGN_SDRAM                          ;              ; za_data[8]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; NUEVO_DESIGN_SDRAM                          ;              ; za_data[9]~reg0                                                                              ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NUEVO_DESIGN_SDRAM                          ;              ; m_data[0]                                                                                    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NUEVO_DESIGN_SDRAM                          ;              ; m_data[10]                                                                                   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NUEVO_DESIGN_SDRAM                          ;              ; m_data[11]                                                                                   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NUEVO_DESIGN_SDRAM                          ;              ; m_data[12]                                                                                   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NUEVO_DESIGN_SDRAM                          ;              ; m_data[13]                                                                                   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NUEVO_DESIGN_SDRAM                          ;              ; m_data[14]                                                                                   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NUEVO_DESIGN_SDRAM                          ;              ; m_data[15]                                                                                   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NUEVO_DESIGN_SDRAM                          ;              ; m_data[1]                                                                                    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NUEVO_DESIGN_SDRAM                          ;              ; m_data[2]                                                                                    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NUEVO_DESIGN_SDRAM                          ;              ; m_data[3]                                                                                    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NUEVO_DESIGN_SDRAM                          ;              ; m_data[4]                                                                                    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NUEVO_DESIGN_SDRAM                          ;              ; m_data[5]                                                                                    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NUEVO_DESIGN_SDRAM                          ;              ; m_data[6]                                                                                    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NUEVO_DESIGN_SDRAM                          ;              ; m_data[7]                                                                                    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NUEVO_DESIGN_SDRAM                          ;              ; m_data[8]                                                                                    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; NUEVO_DESIGN_SDRAM                          ;              ; m_data[9]                                                                                    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 10035 ) ; 0.00 % ( 0 / 10035 )       ; 0.00 % ( 0 / 10035 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 10035 ) ; 0.00 % ( 0 / 10035 )       ; 0.00 % ( 0 / 10035 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                         ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Partition Name                          ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                          ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Top                                     ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                   ;
; NUEVO_DESIGN_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border ;
; pzdyqx:nabboc                           ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                                                                                                     ;
; sld_hub:auto_hub                        ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                  ;
; hard_block:auto_generated_inst          ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                    ;
+-----------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                              ;
+-----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                          ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                     ; 0.00 % ( 0 / 9430 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; NUEVO_DESIGN_hps_0_hps_io_border:border ; 0.00 % ( 0 / 252 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; pzdyqx:nabboc                           ; 0.00 % ( 0 / 166 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                        ; 0.00 % ( 0 / 166 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst          ; 0.00 % ( 0 / 21 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+-----------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Zaet/Desktop/JAJA/NUEVO/output_files/HPS_FPGA.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,183 / 32,070        ; 10 %  ;
; ALMs needed [=A-B+C]                                        ; 3,183                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3,448 / 32,070        ; 11 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,362                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,607                 ;       ;
;         [c] ALMs used for registers                         ; 479                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 298 / 32,070          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 33 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 33                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 449 / 3,207           ; 14 %  ;
;     -- Logic LABs                                           ; 449                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 5,262                 ;       ;
;     -- 7 input functions                                    ; 54                    ;       ;
;     -- 6 input functions                                    ; 690                   ;       ;
;     -- 5 input functions                                    ; 1,085                 ;       ;
;     -- 4 input functions                                    ; 1,398                 ;       ;
;     -- <=3 input functions                                  ; 2,035                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 548                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 3,873                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 3,682 / 64,140        ; 6 %   ;
;         -- Secondary logic registers                        ; 191 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 3,705                 ;       ;
;         -- Routing optimization registers                   ; 168                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 143 / 457             ; 31 %  ;
;     -- Clock pins                                           ; 4 / 8                 ; 50 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 159                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 328 / 397             ; 83 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,597,888 / 4,065,280 ; 64 %  ;
; Total block memory implementation bits                      ; 3,358,720 / 4,065,280 ; 83 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 2 / 87                ; 2 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 4.5% / 4.3% / 4.9%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 26.8% / 26.4% / 28.3% ;       ;
; Maximum fan-out                                             ; 4117                  ;       ;
; Highest non-global fan-out                                  ; 2608                  ;       ;
; Total fan-out                                               ; 43577                 ;       ;
; Average fan-out                                             ; 4.11                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                                  ;
+-------------------------------------------------------------+-----------------------+-----------------------------------------+----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; NUEVO_DESIGN_hps_0_hps_io_border:border ; pzdyqx:nabboc        ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------------------------+----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3071 / 32070 ( 10 % ) ; 0 / 32070 ( 0 % )                       ; 61 / 32070 ( < 1 % ) ; 51 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 3071                  ; 0                                       ; 61                   ; 51                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3310 / 32070 ( 10 % ) ; 0 / 32070 ( 0 % )                       ; 74 / 32070 ( < 1 % ) ; 64 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1328                  ; 0                                       ; 12                   ; 22                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1543                  ; 0                                       ; 38                   ; 26                   ; 0                              ;
;         [c] ALMs used for registers                         ; 439                   ; 0                                       ; 24                   ; 16                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                                       ; 0                    ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 272 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )                       ; 13 / 32070 ( < 1 % ) ; 13 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 33 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )                       ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                       ; 0                    ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                                       ; 0                    ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 33                    ; 0                                       ; 0                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                       ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                                         ;                      ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                     ; Low                  ; Low                  ; Low                            ;
;                                                             ;                       ;                                         ;                      ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 429 / 3207 ( 13 % )   ; 0 / 3207 ( 0 % )                        ; 11 / 3207 ( < 1 % )  ; 9 / 3207 ( < 1 % )   ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 429                   ; 0                                       ; 11                   ; 9                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                                       ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                                         ;                      ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 5079                  ; 0                                       ; 94                   ; 89                   ; 0                              ;
;     -- 7 input functions                                    ; 50                    ; 0                                       ; 3                    ; 1                    ; 0                              ;
;     -- 6 input functions                                    ; 666                   ; 0                                       ; 13                   ; 11                   ; 0                              ;
;     -- 5 input functions                                    ; 1047                  ; 0                                       ; 15                   ; 23                   ; 0                              ;
;     -- 4 input functions                                    ; 1366                  ; 0                                       ; 18                   ; 14                   ; 0                              ;
;     -- <=3 input functions                                  ; 1950                  ; 0                                       ; 45                   ; 40                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 499                   ; 0                                       ; 39                   ; 10                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                                       ; 0                    ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                       ; 0                    ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                                       ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                                         ;                      ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                       ; 0                    ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                                         ;                      ;                      ;                                ;
;         -- Primary logic registers                          ; 3534 / 64140 ( 6 % )  ; 0 / 64140 ( 0 % )                       ; 72 / 64140 ( < 1 % ) ; 76 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 178 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )                       ; 5 / 64140 ( < 1 % )  ; 8 / 64140 ( < 1 % )  ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                         ;                      ;                      ;                                ;
;         -- Design implementation registers                  ; 3556                  ; 0                                       ; 72                   ; 77                   ; 0                              ;
;         -- Routing optimization registers                   ; 156                   ; 0                                       ; 5                    ; 7                    ; 0                              ;
;                                                             ;                       ;                                         ;                      ;                      ;                                ;
;                                                             ;                       ;                                         ;                      ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                                       ; 0                    ; 0                    ; 0                              ;
; I/O pins                                                    ; 129                   ; 13                                      ; 0                    ; 0                    ; 1                              ;
; I/O registers                                               ; 115                   ; 44                                      ; 0                    ; 0                    ; 0                              ;
; Total block memory bits                                     ; 2597888               ; 0                                       ; 0                    ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 3358720               ; 0                                       ; 0                    ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 328 / 397 ( 82 % )    ; 0 / 397 ( 0 % )                         ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 2 / 87 ( 2 % )        ; 0 / 87 ( 0 % )                          ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                          ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                         ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )      ; 2 / 116 ( 1 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                          ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 80 / 1325 ( 6 % )                       ; 0 / 1325 ( 0 % )     ; 0 / 1325 ( 0 % )     ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 8 / 400 ( 2 % )                         ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 37 / 400 ( 9 % )      ; 34 / 400 ( 8 % )                        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 10 / 425 ( 2 % )                        ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 1 / 8 ( 12 % )                          ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                          ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                          ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 31 / 1300 ( 2 % )                       ; 0 / 1300 ( 0 % )     ; 0 / 1300 ( 0 % )     ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 10 / 400 ( 2 % )                        ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                          ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 2 / 400 ( < 1 % )                       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 4 / 36 ( 11 % )                         ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 11 / 175 ( 6 % )                        ; 0 / 175 ( 0 % )      ; 0 / 175 ( 0 % )      ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 8 / 400 ( 2 % )                         ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                          ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                           ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 8 / 400 ( 2 % )                         ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 1 / 25 ( 4 % )                          ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                         ;                      ;                      ;                                ;
; Connections                                                 ;                       ;                                         ;                      ;                      ;                                ;
;     -- Input Connections                                    ; 5383                  ; 11                                      ; 64                   ; 119                  ; 135                            ;
;     -- Registered Input Connections                         ; 3812                  ; 0                                       ; 29                   ; 92                   ; 0                              ;
;     -- Output Connections                                   ; 152                   ; 33                                      ; 4                    ; 34                   ; 5489                           ;
;     -- Registered Output Connections                        ; 24                    ; 0                                       ; 3                    ; 34                   ; 0                              ;
;                                                             ;                       ;                                         ;                      ;                      ;                                ;
; Internal Connections                                        ;                       ;                                         ;                      ;                      ;                                ;
;     -- Total Connections                                    ; 47313                 ; 1819                                    ; 583                  ; 635                  ; 5637                           ;
;     -- Registered Connections                               ; 26276                 ; 25                                      ; 351                  ; 445                  ; 0                              ;
;                                                             ;                       ;                                         ;                      ;                      ;                                ;
; External Connections                                        ;                       ;                                         ;                      ;                      ;                                ;
;     -- Top                                                  ; 32                    ; 24                                      ; 1                    ; 1                    ; 5477                           ;
;     -- NUEVO_DESIGN_hps_0_hps_io_border:border              ; 24                    ; 20                                      ; 0                    ; 0                    ; 0                              ;
;     -- pzdyqx:nabboc                                        ; 1                     ; 0                                       ; 0                    ; 36                   ; 31                             ;
;     -- sld_hub:auto_hub                                     ; 1                     ; 0                                       ; 36                   ; 0                    ; 116                            ;
;     -- hard_block:auto_generated_inst                       ; 5477                  ; 0                                       ; 31                   ; 116                  ; 0                              ;
;                                                             ;                       ;                                         ;                      ;                      ;                                ;
; Partition Interface                                         ;                       ;                                         ;                      ;                      ;                                ;
;     -- Input Ports                                          ; 21                    ; 1                                       ; 11                   ; 37                   ; 139                            ;
;     -- Output Ports                                         ; 101                   ; 26                                      ; 4                    ; 54                   ; 261                            ;
;     -- Bidir Ports                                          ; 26                    ; 10                                      ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                                         ;                      ;                      ;                                ;
; Registered Ports                                            ;                       ;                                         ;                      ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                       ; 2                    ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                       ; 3                    ; 21                   ; 0                              ;
;                                                             ;                       ;                                         ;                      ;                      ;                                ;
; Port Connectivity                                           ;                       ;                                         ;                      ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                       ; 0                    ; 1                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                       ; 0                    ; 28                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                       ; 0                    ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                       ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                       ; 0                    ; 25                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                       ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                       ; 2                    ; 30                   ; 12                             ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                       ; 0                    ; 42                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------------------------+----------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                         ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; clk_clk          ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 4117                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; keys_export[0]   ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; keys_export[1]   ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; keys_export[2]   ; W15   ; 3B       ; 40           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; keys_export[3]   ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; memory_oct_rzqin ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; reset_reset_n    ; AK23  ; 4A       ; 72           ; 0            ; 34           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; sw_export[0]     ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; sw_export[1]     ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; sw_export[2]     ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; sw_export[3]     ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; sw_export[4]     ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; sw_export[5]     ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; sw_export[6]     ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; sw_export[7]     ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; sw_export[8]     ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; sw_export[9]     ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                        ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; leds_export[0]      ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_export[1]      ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_export[2]      ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_export[3]      ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_export[4]      ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_export[5]      ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_export[6]      ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_export[7]      ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_export[8]      ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_export[9]      ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[0]     ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[10]    ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[11]    ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[12]    ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[1]     ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[2]     ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[3]     ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[4]     ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[5]     ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[6]     ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[7]     ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[8]     ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[9]     ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[0]    ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[1]    ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[2]    ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cas_n    ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ck       ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ck_n     ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cke      ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cs_n     ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm       ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_odt      ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ras_n    ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_reset_n  ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_we_n     ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_addr[0]  ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_addr[10] ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_addr[11] ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_addr[12] ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_addr[1]  ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_addr[2]  ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_addr[3]  ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_addr[4]  ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_addr[5]  ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_addr[6]  ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_addr[7]  ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_addr[8]  ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_addr[9]  ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_ba[0]    ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_ba[1]    ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_cas_n    ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_cke      ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_cs_n     ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_dqm[0]   ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_dqm[1]   ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_ras_n    ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sdram_wire_we_n     ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg1_export[0]      ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg1_export[1]      ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg1_export[2]      ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg1_export[3]      ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg1_export[4]      ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg1_export[5]      ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg1_export[6]      ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg2_export[0]      ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg2_export[1]      ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg2_export[2]      ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg2_export[3]      ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg2_export[4]      ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg2_export[5]      ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg2_export[6]      ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg3_export[0]      ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg3_export[1]      ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg3_export[2]      ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg3_export[3]      ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg3_export[4]      ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg3_export[5]      ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg3_export[6]      ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg4_export[0]      ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg4_export[1]      ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg4_export[2]      ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg4_export[3]      ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg4_export[4]      ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg4_export[5]      ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg4_export[6]      ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg5_export[0]      ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg5_export[1]      ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg5_export[2]      ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg5_export[3]      ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg5_export[4]      ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg5_export[5]      ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg5_export[6]      ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg6_export[0]      ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg6_export[1]      ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg6_export[2]      ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg6_export[3]      ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg6_export[4]      ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg6_export[5]      ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; seg6_export[6]      ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                                                                                                                        ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; memory_mem_dq[0]  ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[1]  ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[2]  ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[3]  ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[4]  ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[5]  ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[6]  ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[7]  ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dqs    ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs_n  ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; sdram_wire_dq[0]  ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                               ;
; sdram_wire_dq[10] ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                 ;
; sdram_wire_dq[11] ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                 ;
; sdram_wire_dq[12] ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                 ;
; sdram_wire_dq[13] ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                 ;
; sdram_wire_dq[14] ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                 ;
; sdram_wire_dq[15] ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                 ;
; sdram_wire_dq[1]  ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ;
; sdram_wire_dq[2]  ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                  ;
; sdram_wire_dq[3]  ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                  ;
; sdram_wire_dq[4]  ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                  ;
; sdram_wire_dq[5]  ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                  ;
; sdram_wire_dq[6]  ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                  ;
; sdram_wire_dq[7]  ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                  ;
; sdram_wire_dq[8]  ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                  ;
; sdram_wire_dq[9]  ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                               ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 43 / 48 ( 90 % )  ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 8 / 80 ( 10 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 13 / 16 ( 81 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 1 / 44 ( 2 % )    ; 1.5V          ; --           ; 2.5V          ;
; 6A       ; 35 / 56 ( 63 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; sdram_wire_we_n                 ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; keys_export[0]                  ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; keys_export[1]                  ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; seg5_export[0]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; seg6_export[6]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; seg6_export[5]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; seg6_export[1]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; sw_export[0]                    ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; sdram_wire_dqm[0]               ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; sdram_wire_addr[4]              ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; seg4_export[6]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; seg3_export[0]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; seg4_export[5]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; seg6_export[4]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; seg6_export[3]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; seg4_export[4]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; sw_export[7]                    ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; sw_export[1]                    ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; sdram_wire_addr[5]              ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; seg4_export[3]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; seg4_export[1]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; seg3_export[3]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; seg3_export[5]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; seg3_export[6]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; sw_export[8]                    ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; sw_export[4]                    ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; sw_export[5]                    ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; sdram_wire_addr[6]              ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; seg4_export[2]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; seg4_export[0]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; seg2_export[6]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; seg3_export[2]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; seg3_export[4]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; sw_export[6]                    ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; sw_export[9]                    ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; sdram_wire_ras_n                ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; sdram_wire_addr[3]              ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; seg1_export[0]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; seg1_export[1]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; seg1_export[2]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; seg3_export[1]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; sw_export[2]                    ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; sw_export[3]                    ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; sdram_wire_cas_n                ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; sdram_wire_ba[0]                ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; clk_clk                         ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; sdram_wire_addr[7]              ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; seg1_export[4]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; seg2_export[4]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; seg2_export[5]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; sdram_wire_dq[5]                ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; sdram_wire_cs_n                 ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; sdram_wire_addr[10]             ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; sdram_wire_addr[9]              ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; sdram_wire_addr[2]              ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; seg1_export[3]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; seg1_export[5]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; seg2_export[3]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; sdram_wire_dq[13]               ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; sdram_wire_dq[12]               ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; sdram_wire_dq[11]               ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; sdram_wire_dq[8]                ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; sdram_wire_addr[11]             ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; sdram_wire_addr[1]              ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; sdram_wire_addr[8]              ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; seg1_export[6]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; seg2_export[1]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; seg2_export[2]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; sdram_wire_dq[15]               ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; sdram_wire_dq[14]               ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; sdram_wire_dq[1]                ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; sdram_wire_dq[10]               ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; sdram_wire_dq[9]                ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; sdram_wire_dq[7]                ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; sdram_wire_ba[1]                ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; sdram_wire_addr[12]             ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; seg2_export[0]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; sdram_wire_dq[0]                ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; sdram_wire_dq[2]                ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; sdram_wire_dq[3]                ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; sdram_wire_dq[4]                ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; sdram_wire_dq[6]                ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; sdram_wire_dqm[1]               ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; sdram_wire_cke                  ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; sdram_wire_addr[0]              ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; reset_reset_n                   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; memory_mem_a[12]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; memory_mem_we_n                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; memory_mem_a[11]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; memory_oct_rzqin                ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; memory_mem_a[10]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; memory_mem_ras_n                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; memory_mem_cas_n                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; memory_mem_a[7]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; memory_mem_ba[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; memory_mem_a[0]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; memory_mem_a[2]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; memory_mem_a[6]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; memory_mem_a[3]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; memory_mem_a[9]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; memory_mem_dq[3]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; memory_mem_a[1]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; memory_mem_cs_n                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; memory_mem_a[8]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; memory_mem_odt                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; memory_mem_dq[2]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; memory_mem_ba[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; memory_mem_ba[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; memory_mem_a[4]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; memory_mem_a[5]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; memory_mem_dq[7]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; memory_mem_dq[6]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; memory_mem_dq[1]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; memory_mem_dq[0]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; memory_mem_dm                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; memory_mem_ck_n                 ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; memory_mem_dq[5]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; memory_mem_dq[4]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; memory_mem_cke                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; memory_mem_dqs_n                ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; memory_mem_ck                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; memory_mem_dqs                  ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; memory_mem_reset_n              ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; leds_export[0]                  ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; leds_export[2]                  ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; leds_export[3]                  ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; seg5_export[5]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; seg6_export[0]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; keys_export[2]                  ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; leds_export[1]                  ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; leds_export[4]                  ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; leds_export[5]                  ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; leds_export[7]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; leds_export[8]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; seg5_export[3]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; seg5_export[4]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; seg5_export[6]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; keys_export[3]                  ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; leds_export[6]                  ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; leds_export[9]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; seg5_export[1]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; seg5_export[2]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; seg6_export[2]                  ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                 ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+---------------------+-------------------------------+
; Pin Name            ; Reason                        ;
+---------------------+-------------------------------+
; seg6_export[0]      ; Incomplete set of assignments ;
; seg6_export[1]      ; Incomplete set of assignments ;
; seg6_export[2]      ; Incomplete set of assignments ;
; seg6_export[3]      ; Incomplete set of assignments ;
; seg6_export[4]      ; Incomplete set of assignments ;
; seg6_export[5]      ; Incomplete set of assignments ;
; seg6_export[6]      ; Incomplete set of assignments ;
; seg1_export[0]      ; Incomplete set of assignments ;
; seg1_export[1]      ; Incomplete set of assignments ;
; seg1_export[2]      ; Incomplete set of assignments ;
; seg1_export[3]      ; Incomplete set of assignments ;
; seg1_export[4]      ; Incomplete set of assignments ;
; seg1_export[5]      ; Incomplete set of assignments ;
; seg1_export[6]      ; Incomplete set of assignments ;
; seg2_export[0]      ; Incomplete set of assignments ;
; seg2_export[1]      ; Incomplete set of assignments ;
; seg2_export[2]      ; Incomplete set of assignments ;
; seg2_export[3]      ; Incomplete set of assignments ;
; seg2_export[4]      ; Incomplete set of assignments ;
; seg2_export[5]      ; Incomplete set of assignments ;
; seg2_export[6]      ; Incomplete set of assignments ;
; seg5_export[0]      ; Incomplete set of assignments ;
; seg5_export[1]      ; Incomplete set of assignments ;
; seg5_export[2]      ; Incomplete set of assignments ;
; seg5_export[3]      ; Incomplete set of assignments ;
; seg5_export[4]      ; Incomplete set of assignments ;
; seg5_export[5]      ; Incomplete set of assignments ;
; seg5_export[6]      ; Incomplete set of assignments ;
; seg3_export[0]      ; Incomplete set of assignments ;
; seg3_export[1]      ; Incomplete set of assignments ;
; seg3_export[2]      ; Incomplete set of assignments ;
; seg3_export[3]      ; Incomplete set of assignments ;
; seg3_export[4]      ; Incomplete set of assignments ;
; seg3_export[5]      ; Incomplete set of assignments ;
; seg3_export[6]      ; Incomplete set of assignments ;
; seg4_export[0]      ; Incomplete set of assignments ;
; seg4_export[1]      ; Incomplete set of assignments ;
; seg4_export[2]      ; Incomplete set of assignments ;
; seg4_export[3]      ; Incomplete set of assignments ;
; seg4_export[4]      ; Incomplete set of assignments ;
; seg4_export[5]      ; Incomplete set of assignments ;
; seg4_export[6]      ; Incomplete set of assignments ;
; leds_export[0]      ; Incomplete set of assignments ;
; leds_export[1]      ; Incomplete set of assignments ;
; leds_export[2]      ; Incomplete set of assignments ;
; leds_export[3]      ; Incomplete set of assignments ;
; leds_export[4]      ; Incomplete set of assignments ;
; leds_export[5]      ; Incomplete set of assignments ;
; leds_export[6]      ; Incomplete set of assignments ;
; leds_export[7]      ; Incomplete set of assignments ;
; leds_export[8]      ; Incomplete set of assignments ;
; leds_export[9]      ; Incomplete set of assignments ;
; sdram_wire_addr[0]  ; Incomplete set of assignments ;
; sdram_wire_addr[1]  ; Incomplete set of assignments ;
; sdram_wire_addr[2]  ; Incomplete set of assignments ;
; sdram_wire_addr[3]  ; Incomplete set of assignments ;
; sdram_wire_addr[4]  ; Incomplete set of assignments ;
; sdram_wire_addr[5]  ; Incomplete set of assignments ;
; sdram_wire_addr[6]  ; Incomplete set of assignments ;
; sdram_wire_addr[7]  ; Incomplete set of assignments ;
; sdram_wire_addr[8]  ; Incomplete set of assignments ;
; sdram_wire_addr[9]  ; Incomplete set of assignments ;
; sdram_wire_addr[10] ; Incomplete set of assignments ;
; sdram_wire_addr[11] ; Incomplete set of assignments ;
; sdram_wire_addr[12] ; Incomplete set of assignments ;
; sdram_wire_ba[0]    ; Incomplete set of assignments ;
; sdram_wire_ba[1]    ; Incomplete set of assignments ;
; sdram_wire_cas_n    ; Incomplete set of assignments ;
; sdram_wire_cs_n     ; Incomplete set of assignments ;
; sdram_wire_dqm[0]   ; Incomplete set of assignments ;
; sdram_wire_dqm[1]   ; Incomplete set of assignments ;
; sdram_wire_ras_n    ; Incomplete set of assignments ;
; sdram_wire_we_n     ; Incomplete set of assignments ;
; memory_mem_a[0]     ; Missing slew rate             ;
; memory_mem_a[1]     ; Missing slew rate             ;
; memory_mem_a[2]     ; Missing slew rate             ;
; memory_mem_a[3]     ; Missing slew rate             ;
; memory_mem_a[4]     ; Missing slew rate             ;
; memory_mem_a[5]     ; Missing slew rate             ;
; memory_mem_a[6]     ; Missing slew rate             ;
; memory_mem_a[7]     ; Missing slew rate             ;
; memory_mem_a[8]     ; Missing slew rate             ;
; memory_mem_a[9]     ; Missing slew rate             ;
; memory_mem_a[10]    ; Missing slew rate             ;
; memory_mem_a[11]    ; Missing slew rate             ;
; memory_mem_a[12]    ; Missing slew rate             ;
; memory_mem_ba[0]    ; Missing slew rate             ;
; memory_mem_ba[1]    ; Missing slew rate             ;
; memory_mem_ba[2]    ; Missing slew rate             ;
; memory_mem_cke      ; Missing slew rate             ;
; memory_mem_cs_n     ; Missing slew rate             ;
; memory_mem_ras_n    ; Missing slew rate             ;
; memory_mem_cas_n    ; Missing slew rate             ;
; memory_mem_we_n     ; Missing slew rate             ;
; memory_mem_reset_n  ; Missing slew rate             ;
; memory_mem_odt      ; Missing slew rate             ;
; sdram_wire_cke      ; Incomplete set of assignments ;
; sdram_wire_dq[0]    ; Incomplete set of assignments ;
; sdram_wire_dq[1]    ; Incomplete set of assignments ;
; sdram_wire_dq[2]    ; Incomplete set of assignments ;
; sdram_wire_dq[3]    ; Incomplete set of assignments ;
; sdram_wire_dq[4]    ; Incomplete set of assignments ;
; sdram_wire_dq[5]    ; Incomplete set of assignments ;
; sdram_wire_dq[6]    ; Incomplete set of assignments ;
; sdram_wire_dq[7]    ; Incomplete set of assignments ;
; sdram_wire_dq[8]    ; Incomplete set of assignments ;
; sdram_wire_dq[9]    ; Incomplete set of assignments ;
; sdram_wire_dq[10]   ; Incomplete set of assignments ;
; sdram_wire_dq[11]   ; Incomplete set of assignments ;
; sdram_wire_dq[12]   ; Incomplete set of assignments ;
; sdram_wire_dq[13]   ; Incomplete set of assignments ;
; sdram_wire_dq[14]   ; Incomplete set of assignments ;
; sdram_wire_dq[15]   ; Incomplete set of assignments ;
; clk_clk             ; Incomplete set of assignments ;
; sw_export[0]        ; Incomplete set of assignments ;
; keys_export[0]      ; Incomplete set of assignments ;
; sw_export[1]        ; Incomplete set of assignments ;
; keys_export[1]      ; Incomplete set of assignments ;
; sw_export[2]        ; Incomplete set of assignments ;
; keys_export[2]      ; Incomplete set of assignments ;
; sw_export[3]        ; Incomplete set of assignments ;
; keys_export[3]      ; Incomplete set of assignments ;
; sw_export[4]        ; Incomplete set of assignments ;
; sw_export[5]        ; Incomplete set of assignments ;
; sw_export[6]        ; Incomplete set of assignments ;
; sw_export[7]        ; Incomplete set of assignments ;
; sw_export[8]        ; Incomplete set of assignments ;
; sw_export[9]        ; Incomplete set of assignments ;
; reset_reset_n       ; Incomplete set of assignments ;
; memory_mem_a[0]     ; Missing location assignment   ;
; memory_mem_a[1]     ; Missing location assignment   ;
; memory_mem_a[2]     ; Missing location assignment   ;
; memory_mem_a[3]     ; Missing location assignment   ;
; memory_mem_a[4]     ; Missing location assignment   ;
; memory_mem_a[5]     ; Missing location assignment   ;
; memory_mem_a[6]     ; Missing location assignment   ;
; memory_mem_a[7]     ; Missing location assignment   ;
; memory_mem_a[8]     ; Missing location assignment   ;
; memory_mem_a[9]     ; Missing location assignment   ;
; memory_mem_a[10]    ; Missing location assignment   ;
; memory_mem_a[11]    ; Missing location assignment   ;
; memory_mem_a[12]    ; Missing location assignment   ;
; memory_mem_ba[0]    ; Missing location assignment   ;
; memory_mem_ba[1]    ; Missing location assignment   ;
; memory_mem_ba[2]    ; Missing location assignment   ;
; memory_mem_ck       ; Missing location assignment   ;
; memory_mem_ck_n     ; Missing location assignment   ;
; memory_mem_cke      ; Missing location assignment   ;
; memory_mem_cs_n     ; Missing location assignment   ;
; memory_mem_ras_n    ; Missing location assignment   ;
; memory_mem_cas_n    ; Missing location assignment   ;
; memory_mem_we_n     ; Missing location assignment   ;
; memory_mem_reset_n  ; Missing location assignment   ;
; memory_mem_odt      ; Missing location assignment   ;
; memory_mem_dm       ; Missing location assignment   ;
; memory_mem_dq[0]    ; Missing location assignment   ;
; memory_mem_dq[1]    ; Missing location assignment   ;
; memory_mem_dq[2]    ; Missing location assignment   ;
; memory_mem_dq[3]    ; Missing location assignment   ;
; memory_mem_dq[4]    ; Missing location assignment   ;
; memory_mem_dq[5]    ; Missing location assignment   ;
; memory_mem_dq[6]    ; Missing location assignment   ;
; memory_mem_dq[7]    ; Missing location assignment   ;
; memory_mem_dqs      ; Missing location assignment   ;
; memory_mem_dqs_n    ; Missing location assignment   ;
; memory_oct_rzqin    ; Missing location assignment   ;
+---------------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |HPS_FPGA                                                                                                                               ; 3183.0 (0.5)         ; 3448.0 (0.5)                     ; 298.0 (0.0)                                       ; 33.0 (0.0)                       ; 0.0 (0.0)            ; 5262 (1)            ; 3873 (0)                  ; 159 (159)     ; 2597888           ; 328   ; 2          ; 143  ; 0            ; |HPS_FPGA                                                                                                                                                                                                                                                                                                                                                            ; HPS_FPGA                                          ; work         ;
;    |NUEVO_DESIGN:u0|                                                                                                                    ; 3070.5 (0.0)         ; 3309.5 (0.0)                     ; 272.0 (0.0)                                       ; 33.0 (0.0)                       ; 0.0 (0.0)            ; 5078 (0)            ; 3712 (0)                  ; 0 (0)         ; 2597888           ; 328   ; 2          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0                                                                                                                                                                                                                                                                                                                                            ; NUEVO_DESIGN                                      ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_KEYS:keys|                                                                                                          ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys                                                                                                                                                                                                                                                                                                                     ; NUEVO_DESIGN_KEYS                                 ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_LEDS:leds|                                                                                                          ; 6.3 (6.3)            ; 7.9 (7.9)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_LEDS:leds                                                                                                                                                                                                                                                                                                                     ; NUEVO_DESIGN_LEDS                                 ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_RAM:ram|                                                                                                            ; 48.7 (0.0)           ; 49.3 (0.0)                       ; 1.6 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 105 (0)             ; 3 (0)                     ; 0 (0)         ; 1280000           ; 160   ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram                                                                                                                                                                                                                                                                                                                       ; NUEVO_DESIGN_RAM                                  ; NUEVO_DESIGN ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 48.7 (0.0)           ; 49.3 (0.0)                       ; 1.6 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 105 (0)             ; 3 (0)                     ; 0 (0)         ; 1280000           ; 160   ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                             ; altsyncram                                        ; work         ;
;             |altsyncram_2nm1:auto_generated|                                                                                            ; 48.7 (1.0)           ; 49.3 (1.3)                       ; 1.6 (0.3)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 105 (0)             ; 3 (3)                     ; 0 (0)         ; 1280000           ; 160   ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram|altsyncram_2nm1:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_2nm1                                   ; work         ;
;                |decode_ala:decode3|                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram|altsyncram_2nm1:auto_generated|decode_ala:decode3                                                                                                                                                                                                                                           ; decode_ala                                        ; work         ;
;                |mux_7hb:mux2|                                                                                                           ; 45.2 (45.2)          ; 45.4 (45.4)                      ; 1.3 (1.3)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 100 (100)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram|altsyncram_2nm1:auto_generated|mux_7hb:mux2                                                                                                                                                                                                                                                 ; mux_7hb                                           ; work         ;
;       |NUEVO_DESIGN_ROM:rom|                                                                                                            ; 42.5 (0.0)           ; 39.7 (0.0)                       ; 0.0 (0.0)                                         ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 100 (0)             ; 3 (0)                     ; 0 (0)         ; 1280000           ; 160   ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom                                                                                                                                                                                                                                                                                                                       ; NUEVO_DESIGN_ROM                                  ; NUEVO_DESIGN ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 42.5 (0.0)           ; 39.7 (0.0)                       ; 0.0 (0.0)                                         ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 100 (0)             ; 3 (0)                     ; 0 (0)         ; 1280000           ; 160   ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                             ; altsyncram                                        ; work         ;
;             |altsyncram_gnm1:auto_generated|                                                                                            ; 42.5 (0.8)           ; 39.7 (0.8)                       ; 0.0 (0.0)                                         ; 2.9 (0.0)                        ; 0.0 (0.0)            ; 100 (0)             ; 3 (3)                     ; 0 (0)         ; 1280000           ; 160   ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom|altsyncram:the_altsyncram|altsyncram_gnm1:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_gnm1                                   ; work         ;
;                |mux_7hb:mux2|                                                                                                           ; 41.7 (41.7)          ; 38.8 (38.8)                      ; 0.0 (0.0)                                         ; 2.9 (2.9)                        ; 0.0 (0.0)            ; 100 (100)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom|altsyncram:the_altsyncram|altsyncram_gnm1:auto_generated|mux_7hb:mux2                                                                                                                                                                                                                                                 ; mux_7hb                                           ; work         ;
;       |NUEVO_DESIGN_SDRAM:sdram|                                                                                                        ; 130.7 (108.3)        ; 161.8 (110.8)                    ; 31.1 (2.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 230 (178)           ; 210 (117)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram                                                                                                                                                                                                                                                                                                                   ; NUEVO_DESIGN_SDRAM                                ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_SDRAM_input_efifo_module:the_NUEVO_DESIGN_SDRAM_input_efifo_module|                                              ; 22.3 (22.3)          ; 50.9 (50.9)                      ; 28.6 (28.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|NUEVO_DESIGN_SDRAM_input_efifo_module:the_NUEVO_DESIGN_SDRAM_input_efifo_module                                                                                                                                                                                                                                   ; NUEVO_DESIGN_SDRAM_input_efifo_module             ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_SEG1:seg1|                                                                                                          ; 2.5 (2.5)            ; 5.7 (5.7)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg1                                                                                                                                                                                                                                                                                                                     ; NUEVO_DESIGN_SEG1                                 ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_SEG1:seg2|                                                                                                          ; 2.9 (2.9)            ; 5.8 (5.8)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg2                                                                                                                                                                                                                                                                                                                     ; NUEVO_DESIGN_SEG1                                 ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_SEG1:seg3|                                                                                                          ; 2.4 (2.4)            ; 5.6 (5.6)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg3                                                                                                                                                                                                                                                                                                                     ; NUEVO_DESIGN_SEG1                                 ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_SEG1:seg4|                                                                                                          ; 2.3 (2.3)            ; 5.4 (5.4)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg4                                                                                                                                                                                                                                                                                                                     ; NUEVO_DESIGN_SEG1                                 ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_SEG1:seg5|                                                                                                          ; 2.9 (2.9)            ; 5.8 (5.8)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg5                                                                                                                                                                                                                                                                                                                     ; NUEVO_DESIGN_SEG1                                 ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_SEG1:seg6|                                                                                                          ; 2.2 (2.2)            ; 4.6 (4.6)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg6                                                                                                                                                                                                                                                                                                                     ; NUEVO_DESIGN_SEG1                                 ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_SW:sw|                                                                                                              ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw                                                                                                                                                                                                                                                                                                                         ; NUEVO_DESIGN_SW                                   ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_TIMER:timer|                                                                                                        ; 62.6 (62.6)          ; 78.8 (78.8)                      ; 16.3 (16.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 106 (106)           ; 135 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer                                                                                                                                                                                                                                                                                                                   ; NUEVO_DESIGN_TIMER                                ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_hps_0:hps_0|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0                                                                                                                                                                                                                                                                                                                   ; NUEVO_DESIGN_hps_0                                ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                ; NUEVO_DESIGN_hps_0_fpga_interfaces                ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_hps_0_hps_io:hps_io|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                  ; NUEVO_DESIGN_hps_0_hps_io                         ; NUEVO_DESIGN ;
;             |NUEVO_DESIGN_hps_0_hps_io_border:border|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; NUEVO_DESIGN_hps_0_hps_io_border                  ; NUEVO_DESIGN ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; NUEVO_DESIGN ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; NUEVO_DESIGN ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; NUEVO_DESIGN ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; NUEVO_DESIGN ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; NUEVO_DESIGN ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; NUEVO_DESIGN ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; NUEVO_DESIGN ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; NUEVO_DESIGN ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; NUEVO_DESIGN ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; NUEVO_DESIGN ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; NUEVO_DESIGN ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|                                                                                ; 2144.4 (0.0)         ; 2236.6 (0.0)                     ; 98.1 (0.0)                                        ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 3560 (0)            ; 2383 (0)                  ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                           ; NUEVO_DESIGN_mm_interconnect_0                    ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 15.7 (15.7)          ; 15.7 (15.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                        ; NUEVO_DESIGN_mm_interconnect_0_cmd_demux          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                   ; 19.0 (19.0)          ; 20.2 (20.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001:cmd_demux_002|                                                                   ; 12.1 (12.1)          ; 15.2 (15.2)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001:cmd_demux_002                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                       ; 102.7 (97.3)         ; 108.7 (103.2)                    ; 6.4 (6.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 208 (202)           ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5.3 (5.3)            ; 5.5 (5.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                       ; 20.1 (15.8)          ; 20.3 (16.3)                      ; 0.3 (0.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 46 (41)             ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                       ; 21.4 (16.7)          ; 22.5 (18.1)                      ; 1.3 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 54 (48)             ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.4 (4.4)            ; 4.4 (4.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_005|                                                                       ; 22.4 (18.4)          ; 24.5 (20.7)                      ; 2.1 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (49)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006|                                                                       ; 22.3 (18.2)          ; 22.7 (18.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (49)             ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007|                                                                       ; 22.1 (17.2)          ; 24.3 (19.6)                      ; 2.2 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (48)             ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_008|                                                                       ; 22.7 (17.8)          ; 23.1 (18.4)                      ; 0.4 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (48)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_008                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009|                                                                       ; 21.8 (17.5)          ; 24.2 (20.1)                      ; 2.3 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (49)             ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|                                                                       ; 14.0 (11.1)          ; 15.7 (12.7)                      ; 1.7 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (35)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.9 (2.9)            ; 3.0 (3.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_011|                                                                       ; 21.1 (16.6)          ; 22.8 (18.5)                      ; 2.0 (2.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 56 (50)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_011                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_router:router|                                                                                 ; 11.7 (11.7)          ; 12.0 (12.0)                      ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router:router                                                                                                                                                                                                                                              ; NUEVO_DESIGN_mm_interconnect_0_router             ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_router_001:router_001|                                                                         ; 5.8 (5.8)            ; 6.0 (6.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                      ; NUEVO_DESIGN_mm_interconnect_0_router_001         ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_router_001:router_002|                                                                         ; 3.6 (3.6)            ; 4.3 (4.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_001:router_002                                                                                                                                                                                                                                      ; NUEVO_DESIGN_mm_interconnect_0_router_001         ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                   ; 3.5 (3.5)            ; 4.2 (4.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                   ; 1.4 (1.4)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_004|                                                                   ; 1.4 (1.4)            ; 2.2 (2.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_005|                                                                   ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_006|                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_006                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_007|                                                                   ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_007                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_008|                                                                   ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_008                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_009|                                                                   ; 1.4 (1.4)            ; 2.0 (2.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_009                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_010|                                                                   ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_010                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_011|                                                                   ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_011                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 61.0 (61.0)          ; 64.1 (64.1)                      ; 3.1 (3.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 175 (175)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                            ; NUEVO_DESIGN_mm_interconnect_0_rsp_mux            ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                       ; 37.4 (37.4)          ; 37.2 (37.2)                      ; 0.1 (0.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 86 (86)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001        ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_002|                                                                       ; 64.0 (64.0)          ; 65.1 (65.1)                      ; 1.5 (1.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 136 (136)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_002                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001        ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|                                                                               ; 5.3 (5.3)            ; 5.7 (5.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|                                                                                 ; 20.1 (20.1)          ; 20.7 (20.7)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|                                                                               ; 10.6 (10.6)          ; 10.6 (10.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                 ; 23.8 (23.8)          ; 25.7 (25.7)                      ; 2.1 (2.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 30 (30)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo|                                                                                ; 26.7 (26.7)          ; 30.6 (30.6)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|                                                                                  ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 8.8 (8.8)            ; 9.3 (9.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 11 (11)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                       ; altsyncram_40n1                                   ; work         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 144.7 (144.7)        ; 155.3 (155.3)                    ; 10.7 (10.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 315 (315)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|                                                                               ; 7.2 (7.2)            ; 8.0 (8.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|                                                                                 ; 24.0 (24.0)          ; 26.0 (26.0)                      ; 2.1 (2.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 31 (31)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|                                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|                                                                                 ; 23.0 (23.0)          ; 23.0 (23.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|                                                                               ; 6.9 (6.9)            ; 7.1 (7.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|                                                                                 ; 23.5 (23.5)          ; 23.5 (23.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|                                                                               ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|                                                                                 ; 23.3 (23.3)          ; 23.3 (23.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|                                                                               ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|                                                                                 ; 23.7 (23.7)          ; 25.5 (25.5)                      ; 2.3 (2.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 30 (30)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|                                                                               ; 6.7 (6.7)            ; 6.8 (6.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|                                                                                 ; 23.3 (23.3)          ; 23.8 (23.8)                      ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 30 (30)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|                                                                                 ; 9.3 (9.3)            ; 9.7 (9.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 22.9 (22.9)          ; 26.0 (26.0)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|                                                                              ; 15.0 (15.0)          ; 15.8 (15.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                                                       ; 74.3 (27.8)          ; 75.3 (29.1)                      ; 1.2 (1.2)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 119 (51)            ; 39 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                    ; altera_merlin_axi_master_ni                       ; NUEVO_DESIGN ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 46.4 (46.4)          ; 46.3 (46.3)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 68 (68)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                              ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                    ; 51.5 (31.5)          ; 52.0 (31.5)                      ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (59)             ; 16 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                 ; altera_merlin_axi_master_ni                       ; NUEVO_DESIGN ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 19.7 (19.7)          ; 20.5 (20.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                           ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:keys_s1_burst_adapter|                                                                            ; 47.3 (0.0)           ; 50.2 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 47.3 (47.1)          ; 50.2 (49.9)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (71)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                   ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:leds_s1_burst_adapter|                                                                            ; 54.1 (0.0)           ; 57.1 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (0)              ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 54.1 (53.8)          ; 57.1 (56.8)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (77)             ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                   ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                                           ; 99.2 (0.0)           ; 101.3 (0.0)                      ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 156 (0)             ; 141 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                        ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 99.2 (98.7)          ; 101.3 (100.8)                    ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 156 (155)           ; 141 (141)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                        ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                  ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:seg1_s1_burst_adapter|                                                                            ; 53.8 (0.0)           ; 55.6 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 53.8 (53.6)          ; 55.6 (55.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (78)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                   ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:seg2_s1_burst_adapter|                                                                            ; 52.6 (0.0)           ; 53.9 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 52.6 (52.3)          ; 53.9 (53.7)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (78)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                   ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:seg3_s1_burst_adapter|                                                                            ; 52.4 (0.0)           ; 55.0 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 52.4 (52.2)          ; 55.0 (54.7)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (78)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                   ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:seg4_s1_burst_adapter|                                                                            ; 52.4 (0.0)           ; 54.8 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 52.4 (52.2)          ; 54.8 (54.6)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (79)             ; 75 (75)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                   ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:seg5_s1_burst_adapter|                                                                            ; 53.0 (0.0)           ; 55.2 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 53.0 (52.7)          ; 55.2 (55.0)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (78)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                   ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:seg6_s1_burst_adapter|                                                                            ; 53.2 (0.0)           ; 56.1 (0.0)                       ; 3.7 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 53.2 (52.9)          ; 56.1 (55.8)                      ; 3.7 (3.7)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 80 (79)             ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                   ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:sw_s1_burst_adapter|                                                                              ; 52.2 (0.0)           ; 55.1 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter                                                                                                                                                                                                                                           ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 52.2 (52.0)          ; 55.1 (54.8)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (79)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                           ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                     ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                 ; altera_merlin_master_agent                        ; NUEVO_DESIGN ;
;          |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                          ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                       ; altera_merlin_master_translator                   ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:keys_s1_agent|                                                                                      ; 14.5 (3.0)           ; 15.5 (3.2)                       ; 1.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (7)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.5 (11.5)          ; 12.3 (12.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:leds_s1_agent|                                                                                      ; 16.5 (4.5)           ; 17.6 (5.6)                       ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (10)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 12.0 (12.0)          ; 12.0 (12.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:ram_s1_agent|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 31.9 (3.9)           ; 32.7 (4.5)                       ; 0.7 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (9)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 28.0 (28.0)          ; 28.2 (28.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (56)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:seg1_s1_agent|                                                                                      ; 16.0 (4.0)           ; 16.3 (4.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (9)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg1_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.8 (11.8)          ; 12.3 (12.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg1_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:seg2_s1_agent|                                                                                      ; 15.8 (3.9)           ; 15.9 (3.9)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (9)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg2_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.8 (11.8)          ; 12.0 (12.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg2_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:seg3_s1_agent|                                                                                      ; 15.8 (4.1)           ; 16.3 (4.4)                       ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg3_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.7 (11.7)          ; 11.8 (11.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg3_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:seg4_s1_agent|                                                                                      ; 16.7 (4.6)           ; 16.9 (4.6)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (9)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg4_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 12.0 (12.0)          ; 12.3 (12.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg4_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:seg5_s1_agent|                                                                                      ; 15.9 (4.0)           ; 16.3 (4.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg5_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.9 (11.9)          ; 12.3 (12.3)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg5_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:seg6_s1_agent|                                                                                      ; 15.8 (4.0)           ; 16.9 (4.2)                       ; 1.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (9)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11.8 (11.8)          ; 12.7 (12.7)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                                        ; 16.8 (4.1)           ; 16.6 (4.1)                       ; 0.3 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 29 (9)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 12.3 (12.3)          ; 12.6 (12.6)                      ; 0.7 (0.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                       ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                                                     ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:keys_s1_translator|                                                                            ; 4.7 (4.7)            ; 5.4 (5.4)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                                                            ; 5.2 (5.2)            ; 5.3 (5.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:ram_s1_translator|                                                                             ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:seg1_s1_translator|                                                                            ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg1_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:seg2_s1_translator|                                                                            ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg2_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:seg3_s1_translator|                                                                            ; 4.9 (4.9)            ; 4.9 (4.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg3_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:seg4_s1_translator|                                                                            ; 4.8 (4.8)            ; 4.9 (4.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg4_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:seg5_s1_translator|                                                                            ; 4.6 (4.6)            ; 4.6 (4.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg5_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:seg6_s1_translator|                                                                            ; 4.8 (4.8)            ; 5.1 (5.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg6_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 5.8 (5.8)            ; 6.0 (6.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 3.2 (3.2)            ; 9.5 (9.5)                        ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                                                             ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                     ; NUEVO_DESIGN ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                                                             ; 13.3 (13.3)          ; 13.2 (13.2)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 14 (14)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                     ; NUEVO_DESIGN ;
;          |altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|                                            ; 6.0 (6.0)            ; 6.3 (6.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                         ; altera_merlin_width_adapter                       ; NUEVO_DESIGN ;
;          |altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|                                            ; 56.7 (55.7)          ; 55.2 (54.2)                      ; 0.5 (0.5)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 86 (84)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                         ; altera_merlin_width_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_address_alignment:check_and_align_address_to_size|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size                                                                                                                                         ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|                                           ; 32.2 (32.2)          ; 33.0 (33.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                        ; altera_merlin_width_adapter                       ; NUEVO_DESIGN ;
;          |altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|                                            ; 59.0 (59.0)          ; 59.0 (59.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 118 (118)           ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter                                                                                                                                                                                                         ; altera_merlin_width_adapter                       ; NUEVO_DESIGN ;
;          |altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|                                            ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter                                                                                                                                                                                                         ; altera_merlin_width_adapter                       ; NUEVO_DESIGN ;
;          |altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|                                           ; 10.8 (10.8)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter                                                                                                                                                                                                        ; altera_merlin_width_adapter                       ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|                                                                                ; 1.6 (0.0)            ; 1.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                           ; NUEVO_DESIGN_mm_interconnect_1                    ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                                                                                                          ; altera_merlin_master_agent                        ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:rom_s1_translator|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|                                                                                          ; 607.4 (603.4)        ; 684.7 (680.7)                    ; 100.5 (100.5)                                     ; 23.1 (23.1)                      ; 0.0 (0.0)            ; 892 (876)           ; 886 (886)                 ; 0 (0)         ; 37760             ; 7     ; 2          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                     ; NUEVO_DESIGN_nios2_qsys_0                         ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data                                                                                                                                                                                                                          ; NUEVO_DESIGN_nios2_qsys_0_ic_data_module          ; NUEVO_DESIGN ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                ; altsyncram                                        ; work         ;
;                |altsyncram_spj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                 ; altsyncram_spj1                                   ; work         ;
;          |NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag                                                                                                                                                                                                                            ; NUEVO_DESIGN_nios2_qsys_0_ic_tag_module           ; NUEVO_DESIGN ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                  ; altsyncram                                        ; work         ;
;                |altsyncram_aio1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2944              ; 1     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_aio1:auto_generated                                                                                                                                                                   ; altsyncram_aio1                                   ; work         ;
;          |NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|                                                  ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell                                                                                                                                                                                                                         ; NUEVO_DESIGN_nios2_qsys_0_mult_cell               ; NUEVO_DESIGN ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                  ; altera_mult_add                                   ; work         ;
;                |altera_mult_add_ujt2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated                                                                                                                                              ; altera_mult_add_ujt2                              ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                     ; altera_mult_add_rtl                               ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                            ; ama_multiplier_function                           ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                  ; altera_mult_add                                   ; work         ;
;                |altera_mult_add_0kt2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated                                                                                                                                              ; altera_mult_add_0kt2                              ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                     ; altera_mult_add_rtl                               ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                            ; ama_multiplier_function                           ; work         ;
;          |NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a                                                                                                                                                                                                          ; NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module  ; NUEVO_DESIGN ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                ; altsyncram                                        ; work         ;
;                |altsyncram_b8o1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_b8o1:auto_generated                                                                                                                                                 ; altsyncram_b8o1                                   ; work         ;
;          |NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b                                                                                                                                                                                                          ; NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module  ; NUEVO_DESIGN ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                ; altsyncram                                        ; work         ;
;                |altsyncram_c8o1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c8o1:auto_generated                                                                                                                                                 ; altsyncram_c8o1                                   ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3.0 (2.5)            ; 8.0 (5.2)                        ; 5.0 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                           ; NUEVO_DESIGN ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                         ; NUEVO_DESIGN ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                         ; NUEVO_DESIGN ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0.5 (0.0)            ; 1.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                           ; NUEVO_DESIGN ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                         ; NUEVO_DESIGN ;
;    |pzdyqx:nabboc|                                                                                                                      ; 61.0 (0.0)           ; 74.0 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                            ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 61.0 (6.5)           ; 74.0 (7.5)                       ; 13.0 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (12)             ; 77 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                                       ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 27.5 (11.0)          ; 34.0 (14.8)                      ; 6.5 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 29 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                   ; GHVD5181                                          ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 16.5 (16.5)          ; 19.2 (19.2)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                 ; LQYT7093                                          ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                               ; KIFI3548                                          ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 11.0 (11.0)          ; 15.7 (15.7)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                               ; LQYT7093                                          ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 9.2 (9.2)            ; 10.0 (10.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                               ; PUDL0439                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 51.0 (0.5)           ; 64.0 (0.5)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (1)              ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                           ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 50.5 (0.0)           ; 63.5 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (0)              ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 50.5 (0.0)           ; 63.5 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (0)              ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                        ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 50.5 (0.3)           ; 63.5 (2.8)                       ; 13.0 (2.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (1)              ; 84 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                    ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 50.3 (0.0)           ; 60.8 (0.0)                       ; 10.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 87 (0)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 50.3 (31.8)          ; 60.8 (39.6)                      ; 10.5 (7.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 87 (55)             ; 79 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                           ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 8.5 (8.5)            ; 9.5 (9.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                   ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.0 (10.0)          ; 11.7 (11.7)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |HPS_FPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                 ; sld_shadow_jsm                                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                     ;
+---------------------+----------+------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; seg6_export[0]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg6_export[1]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg6_export[2]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg6_export[3]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg6_export[4]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg6_export[5]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg6_export[6]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg1_export[0]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg1_export[1]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg1_export[2]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg1_export[3]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg1_export[4]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg1_export[5]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg1_export[6]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg2_export[0]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg2_export[1]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg2_export[2]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg2_export[3]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg2_export[4]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg2_export[5]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg2_export[6]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg5_export[0]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg5_export[1]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg5_export[2]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg5_export[3]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg5_export[4]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg5_export[5]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg5_export[6]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg3_export[0]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg3_export[1]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg3_export[2]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg3_export[3]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg3_export[4]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg3_export[5]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg3_export[6]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg4_export[0]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg4_export[1]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg4_export[2]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg4_export[3]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg4_export[4]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg4_export[5]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; seg4_export[6]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; leds_export[0]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; leds_export[1]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; leds_export[2]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; leds_export[3]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; leds_export[4]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; leds_export[5]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; leds_export[6]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; leds_export[7]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; leds_export[8]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; leds_export[9]      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; sdram_wire_addr[0]  ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[1]  ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[2]  ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[3]  ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[4]  ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[5]  ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[6]  ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[7]  ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[8]  ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[9]  ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[10] ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[11] ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[12] ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_ba[0]    ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_ba[1]    ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_cas_n    ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_cs_n     ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_dqm[0]   ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_dqm[1]   ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_ras_n    ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; sdram_wire_we_n     ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[0]     ; Output   ; --   ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[1]     ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[2]     ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[3]     ; Output   ; --   ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[4]     ; Output   ; --   ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[5]     ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[6]     ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[7]     ; Output   ; --   ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[8]     ; Output   ; --   ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[9]     ; Output   ; --   ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[10]    ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[11]    ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[12]    ; Output   ; --   ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[0]    ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[1]    ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[2]    ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ck       ; Output   ; --   ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_ck_n     ; Output   ; --   ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_cke      ; Output   ; --   ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_cs_n     ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ras_n    ; Output   ; --   ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_cas_n    ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_we_n     ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_reset_n  ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_odt      ; Output   ; --   ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_dm       ; Output   ; --   ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; sdram_wire_cke      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; sdram_wire_dq[0]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[1]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[2]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[3]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[4]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[5]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[6]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[7]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[8]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[9]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[10]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[11]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[12]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[13]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[14]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[15]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_dq[0]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[1]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[2]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[3]    ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[4]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[5]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[6]    ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[7]    ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dqs      ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n    ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; clk_clk             ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; memory_oct_rzqin    ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; sw_export[0]        ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; keys_export[0]      ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; sw_export[1]        ; Input    ; --   ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; keys_export[1]      ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; sw_export[2]        ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; keys_export[2]      ; Input    ; --   ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; sw_export[3]        ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; keys_export[3]      ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; sw_export[4]        ; Input    ; --   ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; sw_export[5]        ; Input    ; --   ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; sw_export[6]        ; Input    ; --   ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; sw_export[7]        ; Input    ; --   ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; sw_export[8]        ; Input    ; --   ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; sw_export[9]        ; Input    ; --   ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; reset_reset_n       ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                            ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; sdram_wire_dq[0]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; sdram_wire_dq[1]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; sdram_wire_dq[2]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; sdram_wire_dq[3]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; sdram_wire_dq[4]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; sdram_wire_dq[5]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; sdram_wire_dq[6]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; sdram_wire_dq[7]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; sdram_wire_dq[8]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; sdram_wire_dq[9]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; sdram_wire_dq[10]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; sdram_wire_dq[11]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; sdram_wire_dq[12]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; sdram_wire_dq[13]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; sdram_wire_dq[14]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; sdram_wire_dq[15]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dqs                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; memory_mem_dqs_n                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; sw_export[0]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|read_mux_out[0]                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; keys_export[0]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|read_mux_out[0]~0                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; sw_export[1]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|read_mux_out[1]                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
; keys_export[1]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|read_mux_out[1]~1                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; sw_export[2]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|read_mux_out[2]                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; keys_export[2]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|read_mux_out[2]~2                                                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
; sw_export[3]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|read_mux_out[3]                                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; keys_export[3]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|read_mux_out[3]~3                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; sw_export[4]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|read_mux_out[4]                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
; sw_export[5]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|read_mux_out[5]                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
; sw_export[6]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|read_mux_out[6]                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
; sw_export[7]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|read_mux_out[7]                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
; sw_export[8]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|read_mux_out[8]                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
; sw_export[9]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|read_mux_out[9]                                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
; reset_reset_n                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                ; 0                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                ; Location                                     ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; NUEVO_DESIGN:u0|NUEVO_DESIGN_LEDS:leds|always0~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y41_N48                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram|altsyncram_2nm1:auto_generated|decode_ala:decode3|w_anode1333w[3]                                                                                                                                                                                                                                                    ; LABCELL_X29_Y41_N51                          ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram|altsyncram_2nm1:auto_generated|decode_ala:decode3|w_anode1350w[3]                                                                                                                                                                                                                                                    ; LABCELL_X29_Y41_N30                          ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram|altsyncram_2nm1:auto_generated|decode_ala:decode3|w_anode1360w[3]                                                                                                                                                                                                                                                    ; LABCELL_X29_Y41_N42                          ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram|altsyncram_2nm1:auto_generated|decode_ala:decode3|w_anode1370w[3]                                                                                                                                                                                                                                                    ; LABCELL_X29_Y41_N18                          ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram|altsyncram_2nm1:auto_generated|decode_ala:decode3|w_anode1380w[3]                                                                                                                                                                                                                                                    ; LABCELL_X29_Y41_N15                          ; 32      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|NUEVO_DESIGN_SDRAM_input_efifo_module:the_NUEVO_DESIGN_SDRAM_input_efifo_module|Mux2~1                                                                                                                                                                                                                                                     ; LABCELL_X33_Y8_N48                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|NUEVO_DESIGN_SDRAM_input_efifo_module:the_NUEVO_DESIGN_SDRAM_input_efifo_module|entry_0[6]~0                                                                                                                                                                                                                                               ; LABCELL_X33_Y8_N9                            ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|NUEVO_DESIGN_SDRAM_input_efifo_module:the_NUEVO_DESIGN_SDRAM_input_efifo_module|entry_1[0]~0                                                                                                                                                                                                                                               ; LABCELL_X33_Y8_N12                           ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y5_N51                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|WideOr17~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y5_N42                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|active_rnw~0                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X28_Y4_N36                          ; 47      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|comb~0                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y33_N24                         ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|f_select                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y8_N3                            ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_state.101                                                                                                                                                                                                                                                                                                                                ; FF_X28_Y5_N29                                ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_addr[0]~1                                                                                                                                                                                                                                                                                                                                ; LABCELL_X31_Y4_N21                           ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                          ; FF_X31_Y5_N22                                ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                                          ; FF_X30_Y4_N40                                ; 23      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X24_Y0_N56                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X26_Y0_N96                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X30_Y0_N39                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X18_Y0_N96                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X32_Y0_N56                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X32_Y0_N39                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X26_Y0_N79                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X24_Y0_N39                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X28_Y0_N39                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X28_Y0_N56                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X30_Y0_N56                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X18_Y0_N79                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X34_Y0_N62                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X34_Y0_N45                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X34_Y0_N79                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X34_Y0_N96                        ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg1|always0~0                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y31_N21                         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg2|always0~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y34_N45                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg3|always0~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y32_N33                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg4|always0~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y33_N48                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg5|always0~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y35_N18                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg6|always0~0                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y35_N45                         ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|always0~0                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y33_N51                         ; 42      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|always0~1                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y33_N51                          ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|control_wr_strobe                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y33_N57                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y33_N9                           ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y33_N27                          ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X29_Y33_N3                           ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                          ; HPSINTERFACEHPS2FPGA_X52_Y47_N111            ; 40      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                       ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                            ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 3       ; Async. clear                            ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7                    ; 9       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111                     ; 60      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                          ; LABCELL_X37_Y44_N12                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                              ; LABCELL_X37_Y44_N0                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                          ; LABCELL_X35_Y39_N36                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                              ; LABCELL_X35_Y39_N54                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                          ; LABCELL_X35_Y40_N54                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                              ; LABCELL_X35_Y40_N42                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                          ; LABCELL_X37_Y40_N0                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                              ; LABCELL_X37_Y40_N48                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                          ; LABCELL_X42_Y40_N0                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                              ; LABCELL_X42_Y40_N18                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                          ; LABCELL_X42_Y36_N36                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                              ; LABCELL_X42_Y36_N33                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                          ; MLABCELL_X47_Y36_N42                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                              ; MLABCELL_X47_Y36_N51                         ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                          ; MLABCELL_X47_Y40_N48                         ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009|update_grant~0                                                                                                                                                                                                                                              ; MLABCELL_X47_Y40_N0                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                          ; LABCELL_X31_Y36_N54                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|update_grant~0                                                                                                                                                                                                                                              ; LABCELL_X31_Y36_N51                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                          ; LABCELL_X35_Y41_N6                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_011|update_grant~0                                                                                                                                                                                                                                              ; LABCELL_X35_Y41_N39                          ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002:rsp_demux_002|src0_valid~0                                                                                                                                                                                                                                            ; LABCELL_X33_Y43_N15                          ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                           ; LABCELL_X33_Y37_N3                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                             ; LABCELL_X33_Y37_N51                          ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y39_N21                         ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                             ; MLABCELL_X28_Y39_N33                         ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y35_N54                         ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                              ; MLABCELL_X28_Y35_N6                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~1                                                                                                                                                                                                                                               ; LABCELL_X33_Y40_N6                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                              ; LABCELL_X33_Y40_N12                          ; 6       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                            ; LABCELL_X35_Y45_N33                          ; 41      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                            ; LABCELL_X35_Y45_N42                          ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                            ; LABCELL_X35_Y45_N51                          ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                            ; LABCELL_X35_Y45_N45                          ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                            ; LABCELL_X35_Y45_N18                          ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                            ; LABCELL_X35_Y45_N48                          ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                            ; LABCELL_X35_Y45_N3                           ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                          ; FF_X33_Y46_N44                               ; 44      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                                        ; LABCELL_X35_Y45_N24                          ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                          ; FF_X34_Y45_N14                               ; 41      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                          ; FF_X34_Y45_N20                               ; 41      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                          ; FF_X34_Y45_N23                               ; 41      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                          ; FF_X34_Y45_N17                               ; 41      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                          ; FF_X34_Y45_N47                               ; 41      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                           ; LABCELL_X40_Y31_N27                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                             ; LABCELL_X48_Y31_N45                          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                ; LABCELL_X48_Y31_N0                           ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                           ; LABCELL_X42_Y31_N27                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                             ; LABCELL_X45_Y34_N9                           ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                           ; LABCELL_X42_Y29_N6                           ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                             ; LABCELL_X45_Y30_N12                          ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                           ; LABCELL_X40_Y33_N9                           ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                             ; LABCELL_X42_Y34_N0                           ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                           ; LABCELL_X36_Y33_N51                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                             ; LABCELL_X37_Y37_N3                           ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y35_N6                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                             ; LABCELL_X36_Y35_N3                           ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                             ; LABCELL_X31_Y37_N57                          ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                               ; LABCELL_X31_Y37_N3                           ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                          ; LABCELL_X29_Y32_N12                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                            ; LABCELL_X29_Y32_N18                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|always6~0                                                                                                                                                                                                                                                   ; LABCELL_X43_Y47_N12                          ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                               ; LABCELL_X31_Y36_N27                          ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                ; LABCELL_X29_Y36_N18                          ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                    ; FF_X31_Y38_N17                               ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                            ; FF_X30_Y37_N32                               ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                               ; LABCELL_X35_Y41_N30                          ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                ; LABCELL_X27_Y41_N54                          ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                    ; FF_X31_Y41_N38                               ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                            ; FF_X30_Y41_N26                               ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                              ; LABCELL_X43_Y48_N12                          ; 55      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                      ; LABCELL_X36_Y44_N12                          ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                               ; LABCELL_X36_Y44_N15                          ; 83      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                   ; FF_X40_Y46_N20                               ; 83      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                           ; FF_X30_Y44_N26                               ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                               ; MLABCELL_X47_Y40_N57                         ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                ; MLABCELL_X47_Y31_N12                         ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                    ; FF_X50_Y35_N26                               ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                            ; FF_X50_Y33_N44                               ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                               ; MLABCELL_X47_Y36_N24                         ; 41      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                ; LABCELL_X43_Y34_N54                          ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                    ; FF_X46_Y35_N26                               ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                            ; FF_X47_Y35_N56                               ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                               ; LABCELL_X42_Y36_N24                          ; 41      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                ; LABCELL_X45_Y32_N42                          ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                    ; FF_X43_Y35_N26                               ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                            ; FF_X43_Y31_N38                               ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                               ; LABCELL_X42_Y40_N24                          ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                ; LABCELL_X42_Y33_N42                          ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                    ; FF_X48_Y35_N56                               ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                            ; FF_X43_Y33_N44                               ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                               ; LABCELL_X37_Y40_N9                           ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                ; LABCELL_X35_Y37_N36                          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                    ; FF_X37_Y39_N38                               ; 28      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                            ; FF_X34_Y38_N38                               ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                               ; LABCELL_X35_Y40_N45                          ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                ; MLABCELL_X34_Y36_N12                         ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                    ; FF_X36_Y36_N26                               ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                            ; FF_X33_Y34_N8                                ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                 ; LABCELL_X35_Y39_N18                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                  ; LABCELL_X33_Y39_N18                          ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                      ; FF_X31_Y40_N56                               ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                              ; FF_X30_Y40_N8                                ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                    ; LABCELL_X33_Y37_N33                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                    ; MLABCELL_X28_Y39_N6                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|m0_write~0                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y33_N9                           ; 165     ; Read enable                             ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                   ; LABCELL_X33_Y43_N45                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                                                          ; LABCELL_X36_Y46_N51                          ; 20      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                ; LABCELL_X33_Y43_N42                          ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                    ; LABCELL_X45_Y34_N21                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                    ; LABCELL_X45_Y30_N48                          ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                    ; LABCELL_X42_Y34_N15                          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                    ; LABCELL_X37_Y37_N0                           ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                    ; LABCELL_X36_Y35_N15                          ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                      ; LABCELL_X31_Y37_N0                           ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~1                                                                                                                                                                                                                                  ; LABCELL_X40_Y41_N39                          ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                                       ; LABCELL_X40_Y41_N24                          ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                                  ; LABCELL_X42_Y42_N54                          ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                          ; LABCELL_X42_Y42_N42                          ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                                       ; LABCELL_X42_Y42_N0                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                    ; LABCELL_X43_Y46_N18                          ; 39      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count~1                                                                                                                                                                                                                          ; LABCELL_X46_Y47_N6                           ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                          ; FF_X46_Y47_N35                               ; 72      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[28]~0                                                                                                                                                                                                               ; MLABCELL_X39_Y45_N21                         ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|count~0                                                                                                                                                                                                                         ; LABCELL_X37_Y44_N54                          ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                         ; FF_X37_Y44_N20                               ; 84      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|always9~0                                                                                                                                                                                                                        ; LABCELL_X48_Y50_N36                          ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|always10~2                                                                                                                                                                                                                       ; LABCELL_X36_Y46_N54                          ; 48      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|always10~0                                                                                                                                                                                                                      ; LABCELL_X36_Y46_N48                          ; 34      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|Add12~1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y30_N12                          ; 32      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y24_N48                         ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|D_ctrl_hi_imm16~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X31_Y23_N30                          ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|D_ic_fill_starting~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y25_N21                          ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_ctrl_jmp_indirect                                                                                                                                                                                                                                                                                                          ; FF_X28_Y24_N20                               ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_iw[4]                                                                                                                                                                                                                                                                                                                      ; FF_X29_Y34_N5                                ; 23      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_src2_imm[21]~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X30_Y23_N42                          ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|Equal0~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y32_N24                          ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|Equal124~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X31_Y23_N12                          ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|Equal157~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y23_N12                          ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_iw[4]                                                                                                                                                                                                                                                                                                                      ; FF_X23_Y31_N14                               ; 19      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_stall                                                                                                                                                                                                                                                                                                                  ; FF_X27_Y25_N50                               ; 70      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mul_stall_d3                                                                                                                                                                                                                                                                                                               ; FF_X24_Y35_N11                               ; 46      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_pipe_flush_waddr[9]~2                                                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y26_N9                           ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_status_reg_pie~0                                                                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y34_N6                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_wr_dst_reg                                                                                                                                                                                                                                                                                                                 ; FF_X29_Y24_N35                               ; 5       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|W_stall                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y34_N24                         ; 540     ; Clock enable, Read enable               ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                            ; LABCELL_X35_Y22_N12                          ; 888     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                           ; FF_X30_Y25_N49                               ; 7       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y21_N36                          ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y22_N18                          ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits_en~0                                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y23_N48                          ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y29_N6                           ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|ic_tag_wren                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y24_N9                          ; 1       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|intr_req                                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y24_N48                          ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                       ; FF_X42_Y42_N5                                ; 131     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                  ; FF_X13_Y3_N41                                ; 326     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                   ; FF_X16_Y3_N14                                ; 2608    ; Async. clear, Async. load, Clock enable ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X0_Y2_N3                                ; 112     ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X0_Y2_N3                                ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; clk_clk                                                                                                                                                                                                                                                                                                                                                                             ; PIN_AF14                                     ; 4113    ; Clock                                   ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                 ; MLABCELL_X3_Y4_N30                           ; 20      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                 ; FF_X7_Y1_N59                                 ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                 ; FF_X7_Y1_N17                                 ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                 ; FF_X7_Y3_N56                                 ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                 ; FF_X7_Y3_N2                                  ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                 ; FF_X6_Y3_N8                                  ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                 ; FF_X6_Y3_N2                                  ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                 ; FF_X4_Y3_N56                                 ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                 ; FF_X3_Y4_N29                                 ; 22      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                              ; FF_X3_Y4_N14                                 ; 20      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                                                    ; LABCELL_X7_Y1_N57                            ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X2_Y3_N57                            ; 10      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~0                                                                                                                                                                                                                                                                                                          ; MLABCELL_X3_Y3_N39                           ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                               ; FF_X2_Y3_N1                                  ; 2       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                              ; FF_X2_Y3_N35                                 ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X3_Y3_N36                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X2_Y3_N48                            ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X2_Y3_N0                             ; 4       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                              ; LABCELL_X2_Y3_N3                             ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X2_Y3_N21                            ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; reset_reset_n                                                                                                                                                                                                                                                                                                                                                                       ; PIN_AK23                                     ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                            ; FF_X2_Y2_N56                                 ; 12      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                                               ; MLABCELL_X3_Y2_N33                           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                 ; LABCELL_X1_Y2_N0                             ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                    ; LABCELL_X2_Y2_N30                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                                                    ; LABCELL_X4_Y2_N54                            ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                                      ; LABCELL_X2_Y2_N45                            ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                                       ; LABCELL_X2_Y1_N21                            ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                               ; LABCELL_X1_Y2_N54                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1                               ; LABCELL_X1_Y1_N54                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                          ; LABCELL_X1_Y1_N57                            ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                 ; FF_X1_Y2_N47                                 ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                ; FF_X3_Y2_N17                                 ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                          ; MLABCELL_X3_Y2_N27                           ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                ; FF_X4_Y2_N38                                 ; 22      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                              ; LABCELL_X1_Y2_N30                            ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                     ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Global Clock         ; GCLK8            ; --                        ;
; clk_clk                                                                                                  ; PIN_AF14                              ; 4113    ; Global Clock         ; GCLK6            ; --                        ;
+----------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                    ;
+------------------------------------------------------------------------------------------+---------+
; Name                                                                                     ; Fan-Out ;
+------------------------------------------------------------------------------------------+---------+
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|r_sync_rst                        ; 2608    ;
; ~GND                                                                                     ; 2574    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 ; 889     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|W_stall                           ; 540     ;
+------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                      ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram|altsyncram_2nm1:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; Single Port      ; Single Clock ; 40000        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1280000 ; 40000                       ; 32                          ; --                          ; --                          ; 1280000             ; 160         ; 0     ; NUEVO_DESIGN_RAM.hex                     ; M10K_X26_Y47_N0, M10K_X14_Y47_N0, M10K_X14_Y45_N0, M10K_X41_Y44_N0, M10K_X38_Y29_N0, M10K_X41_Y35_N0, M10K_X38_Y41_N0, M10K_X41_Y41_N0, M10K_X38_Y34_N0, M10K_X41_Y39_N0, M10K_X26_Y38_N0, M10K_X5_Y34_N0, M10K_X5_Y42_N0, M10K_X5_Y36_N0, M10K_X14_Y40_N0, M10K_X26_Y31_N0, M10K_X26_Y53_N0, M10K_X14_Y53_N0, M10K_X14_Y49_N0, M10K_X26_Y51_N0, M10K_X26_Y50_N0, M10K_X26_Y52_N0, M10K_X38_Y52_N0, M10K_X38_Y47_N0, M10K_X38_Y48_N0, M10K_X41_Y38_N0, M10K_X38_Y40_N0, M10K_X41_Y40_N0, M10K_X38_Y43_N0, M10K_X41_Y43_N0, M10K_X41_Y31_N0, M10K_X38_Y51_N0, M10K_X41_Y51_N0, M10K_X41_Y50_N0, M10K_X38_Y45_N0, M10K_X14_Y33_N0, M10K_X5_Y33_N0, M10K_X5_Y37_N0, M10K_X5_Y35_N0, M10K_X14_Y35_N0, M10K_X49_Y35_N0, M10K_X49_Y41_N0, M10K_X49_Y44_N0, M10K_X49_Y45_N0, M10K_X49_Y43_N0, M10K_X14_Y41_N0, M10K_X38_Y33_N0, M10K_X26_Y43_N0, M10K_X14_Y39_N0, M10K_X14_Y38_N0, M10K_X49_Y54_N0, M10K_X49_Y56_N0, M10K_X41_Y56_N0, M10K_X38_Y49_N0, M10K_X49_Y51_N0, M10K_X38_Y38_N0, M10K_X38_Y50_N0, M10K_X38_Y55_N0, M10K_X14_Y55_N0, M10K_X26_Y48_N0, M10K_X41_Y49_N0, M10K_X38_Y57_N0, M10K_X38_Y56_N0, M10K_X38_Y37_N0, M10K_X41_Y47_N0, M10K_X38_Y53_N0, M10K_X38_Y54_N0, M10K_X41_Y53_N0, M10K_X41_Y54_N0, M10K_X38_Y46_N0, M10K_X26_Y39_N0, M10K_X26_Y33_N0, M10K_X26_Y36_N0, M10K_X26_Y41_N0, M10K_X26_Y37_N0, M10K_X5_Y54_N0, M10K_X5_Y43_N0, M10K_X26_Y54_N0, M10K_X5_Y53_N0, M10K_X26_Y49_N0, M10K_X5_Y40_N0, M10K_X14_Y36_N0, M10K_X5_Y39_N0, M10K_X26_Y34_N0, M10K_X14_Y37_N0, M10K_X14_Y54_N0, M10K_X26_Y56_N0, M10K_X14_Y48_N0, M10K_X26_Y55_N0, M10K_X14_Y44_N0, M10K_X41_Y52_N0, M10K_X49_Y53_N0, M10K_X49_Y52_N0, M10K_X49_Y50_N0, M10K_X49_Y49_N0, M10K_X5_Y46_N0, M10K_X5_Y44_N0, M10K_X5_Y45_N0, M10K_X14_Y46_N0, M10K_X5_Y32_N0, M10K_X5_Y47_N0, M10K_X14_Y51_N0, M10K_X5_Y52_N0, M10K_X14_Y34_N0, M10K_X5_Y51_N0, M10K_X38_Y39_N0, M10K_X38_Y44_N0, M10K_X26_Y44_N0, M10K_X26_Y35_N0, M10K_X38_Y32_N0, M10K_X49_Y33_N0, M10K_X49_Y39_N0, M10K_X41_Y37_N0, M10K_X58_Y33_N0, M10K_X58_Y35_N0, M10K_X5_Y49_N0, M10K_X5_Y38_N0, M10K_X14_Y50_N0, M10K_X5_Y48_N0, M10K_X5_Y50_N0, M10K_X14_Y30_N0, M10K_X14_Y32_N0, M10K_X14_Y43_N0, M10K_X14_Y42_N0, M10K_X14_Y31_N0, M10K_X49_Y31_N0, M10K_X14_Y29_N0, M10K_X41_Y36_N0, M10K_X49_Y32_N0, M10K_X49_Y34_N0, M10K_X26_Y45_N0, M10K_X49_Y46_N0, M10K_X26_Y46_N0, M10K_X41_Y45_N0, M10K_X41_Y46_N0, M10K_X49_Y42_N0, M10K_X58_Y34_N0, M10K_X41_Y42_N0, M10K_X49_Y40_N0, M10K_X49_Y29_N0, M10K_X49_Y30_N0, M10K_X41_Y34_N0, M10K_X49_Y48_N0, M10K_X49_Y47_N0, M10K_X41_Y48_N0, M10K_X38_Y31_N0, M10K_X38_Y42_N0, M10K_X26_Y42_N0, M10K_X38_Y35_N0, M10K_X41_Y33_N0, M10K_X38_Y30_N0, M10K_X26_Y30_N0, M10K_X26_Y40_N0, M10K_X41_Y32_N0, M10K_X41_Y30_N0, M10K_X26_Y32_N0, M10K_X58_Y36_N0, M10K_X49_Y38_N0, M10K_X49_Y36_N0, M10K_X58_Y32_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom|altsyncram:the_altsyncram|altsyncram_gnm1:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; Single Port      ; Single Clock ; 40000        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1280000 ; 40000                       ; 32                          ; --                          ; --                          ; 1280000             ; 160         ; 0     ; NUEVO_DESIGN_ROM.hex                     ; M10K_X41_Y16_N0, M10K_X58_Y13_N0, M10K_X26_Y13_N0, M10K_X38_Y8_N0, M10K_X38_Y9_N0, M10K_X38_Y23_N0, M10K_X26_Y12_N0, M10K_X26_Y10_N0, M10K_X5_Y4_N0, M10K_X41_Y21_N0, M10K_X49_Y7_N0, M10K_X49_Y4_N0, M10K_X41_Y7_N0, M10K_X41_Y23_N0, M10K_X49_Y27_N0, M10K_X49_Y8_N0, M10K_X49_Y20_N0, M10K_X41_Y12_N0, M10K_X49_Y24_N0, M10K_X49_Y28_N0, M10K_X41_Y18_N0, M10K_X58_Y7_N0, M10K_X41_Y6_N0, M10K_X58_Y8_N0, M10K_X38_Y20_N0, M10K_X14_Y19_N0, M10K_X38_Y19_N0, M10K_X38_Y16_N0, M10K_X14_Y24_N0, M10K_X26_Y27_N0, M10K_X49_Y10_N0, M10K_X38_Y4_N0, M10K_X26_Y18_N0, M10K_X38_Y27_N0, M10K_X26_Y24_N0, M10K_X49_Y17_N0, M10K_X41_Y3_N0, M10K_X41_Y10_N0, M10K_X58_Y28_N0, M10K_X49_Y2_N0, M10K_X58_Y24_N0, M10K_X58_Y23_N0, M10K_X38_Y18_N0, M10K_X49_Y9_N0, M10K_X58_Y14_N0, M10K_X41_Y25_N0, M10K_X58_Y5_N0, M10K_X38_Y17_N0, M10K_X58_Y9_N0, M10K_X5_Y13_N0, M10K_X14_Y26_N0, M10K_X5_Y8_N0, M10K_X26_Y14_N0, M10K_X14_Y14_N0, M10K_X26_Y26_N0, M10K_X38_Y12_N0, M10K_X26_Y3_N0, M10K_X14_Y27_N0, M10K_X26_Y5_N0, M10K_X26_Y15_N0, M10K_X26_Y6_N0, M10K_X58_Y21_N0, M10K_X38_Y26_N0, M10K_X49_Y15_N0, M10K_X26_Y11_N0, M10K_X58_Y26_N0, M10K_X49_Y23_N0, M10K_X41_Y24_N0, M10K_X58_Y27_N0, M10K_X49_Y21_N0, M10K_X14_Y8_N0, M10K_X5_Y3_N0, M10K_X14_Y18_N0, M10K_X26_Y8_N0, M10K_X26_Y4_N0, M10K_X26_Y2_N0, M10K_X58_Y16_N0, M10K_X26_Y23_N0, M10K_X58_Y10_N0, M10K_X14_Y21_N0, M10K_X5_Y5_N0, M10K_X58_Y22_N0, M10K_X41_Y20_N0, M10K_X49_Y19_N0, M10K_X5_Y12_N0, M10K_X49_Y18_N0, M10K_X58_Y6_N0, M10K_X49_Y6_N0, M10K_X38_Y3_N0, M10K_X5_Y14_N0, M10K_X49_Y26_N0, M10K_X58_Y12_N0, M10K_X49_Y25_N0, M10K_X58_Y25_N0, M10K_X49_Y14_N0, M10K_X38_Y10_N0, M10K_X26_Y25_N0, M10K_X38_Y5_N0, M10K_X49_Y13_N0, M10K_X49_Y16_N0, M10K_X14_Y7_N0, M10K_X49_Y11_N0, M10K_X26_Y7_N0, M10K_X38_Y15_N0, M10K_X14_Y17_N0, M10K_X14_Y11_N0, M10K_X5_Y9_N0, M10K_X49_Y5_N0, M10K_X26_Y17_N0, M10K_X41_Y11_N0, M10K_X49_Y1_N0, M10K_X14_Y15_N0, M10K_X14_Y13_N0, M10K_X41_Y5_N0, M10K_X41_Y17_N0, M10K_X14_Y4_N0, M10K_X26_Y9_N0, M10K_X41_Y15_N0, M10K_X38_Y11_N0, M10K_X26_Y1_N0, M10K_X14_Y5_N0, M10K_X14_Y9_N0, M10K_X38_Y13_N0, M10K_X14_Y25_N0, M10K_X49_Y12_N0, M10K_X58_Y20_N0, M10K_X41_Y22_N0, M10K_X38_Y28_N0, M10K_X49_Y22_N0, M10K_X26_Y16_N0, M10K_X38_Y6_N0, M10K_X14_Y12_N0, M10K_X58_Y19_N0, M10K_X38_Y14_N0, M10K_X5_Y6_N0, M10K_X14_Y23_N0, M10K_X41_Y26_N0, M10K_X41_Y4_N0, M10K_X58_Y18_N0, M10K_X58_Y17_N0, M10K_X5_Y11_N0, M10K_X14_Y10_N0, M10K_X14_Y20_N0, M10K_X14_Y22_N0, M10K_X26_Y20_N0, M10K_X14_Y16_N0, M10K_X38_Y25_N0, M10K_X26_Y19_N0, M10K_X41_Y14_N0, M10K_X41_Y8_N0, M10K_X41_Y29_N0, M10K_X41_Y27_N0, M10K_X58_Y11_N0, M10K_X58_Y15_N0, M10K_X41_Y28_N0, M10K_X38_Y7_N0, M10K_X41_Y19_N0, M10K_X41_Y13_N0, M10K_X49_Y3_N0, M10K_X41_Y9_N0                                     ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0     ; None                                     ; M10K_X38_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None                                     ; M10K_X38_Y22_N0, M10K_X26_Y22_N0, M10K_X26_Y21_N0, M10K_X38_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_aio1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 23           ; 128          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 2944    ; 128                         ; 23                          ; 128                         ; 23                          ; 2944                ; 1           ; 0     ; NUEVO_DESIGN_nios2_qsys_0_ic_tag_ram.mif ; M10K_X38_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_b8o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; NUEVO_DESIGN_nios2_qsys_0_rf_ram_a.mif   ; M10K_X26_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c8o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; NUEVO_DESIGN_nios2_qsys_0_rf_ram_b.mif   ; M10K_X26_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                      ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y26_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y28_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 16,027 / 289,320 ( 6 % )  ;
; C12 interconnects                           ; 404 / 13,420 ( 3 % )      ;
; C2 interconnects                            ; 4,830 / 119,108 ( 4 % )   ;
; C4 interconnects                            ; 3,529 / 56,300 ( 6 % )    ;
; DQS bus muxes                               ; 1 / 25 ( 4 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 1 / 25 ( 4 % )            ;
; Direct links                                ; 1,237 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 2 / 16 ( 13 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 95 / 165 ( 58 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 41 / 67 ( 61 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 78 / 156 ( 50 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 172 / 282 ( 61 % )        ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 2,789 / 84,580 ( 3 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 511 / 12,676 ( 4 % )      ;
; R14/C12 interconnect drivers                ; 709 / 20,720 ( 3 % )      ;
; R3 interconnects                            ; 6,202 / 130,992 ( 5 % )   ;
; R6 interconnects                            ; 9,709 / 266,960 ( 4 % )   ;
; Spine clocks                                ; 9 / 360 ( 3 % )           ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 106          ; 37           ; 106          ; 0            ; 8            ; 147       ; 106          ; 0            ; 147       ; 147       ; 23           ; 103          ; 0            ; 0            ; 0            ; 23           ; 103          ; 0            ; 0            ; 0            ; 0            ; 103          ; 126          ; 0            ; 0            ; 0            ; 0            ; 95           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 41           ; 110          ; 41           ; 147          ; 139          ; 0         ; 41           ; 147          ; 0         ; 0         ; 124          ; 44           ; 147          ; 147          ; 147          ; 124          ; 44           ; 147          ; 147          ; 147          ; 147          ; 44           ; 21           ; 147          ; 147          ; 147          ; 147          ; 52           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; seg6_export[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg6_export[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg6_export[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg6_export[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg6_export[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg6_export[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg6_export[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg1_export[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg1_export[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg1_export[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg1_export[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg1_export[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg1_export[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg1_export[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg2_export[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg2_export[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg2_export[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg2_export[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg2_export[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg2_export[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg2_export[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg5_export[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg5_export[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg5_export[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg5_export[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg5_export[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg5_export[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg5_export[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg3_export[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg3_export[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg3_export[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg3_export[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg3_export[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg3_export[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg3_export[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg4_export[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg4_export[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg4_export[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg4_export[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg4_export[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg4_export[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; seg4_export[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; leds_export[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; leds_export[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; leds_export[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; leds_export[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; leds_export[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; leds_export[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; leds_export[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; leds_export[7]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; leds_export[8]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; leds_export[9]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_addr[0]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_addr[1]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_addr[2]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_addr[3]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_addr[4]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_addr[5]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_addr[6]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_addr[7]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_addr[8]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_addr[9]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_addr[10] ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_addr[11] ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_addr[12] ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_ba[0]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_ba[1]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_cas_n    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_cs_n     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_dqm[0]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_dqm[1]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_ras_n    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_we_n     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_a[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[4]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[5]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[6]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[7]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[8]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[9]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[10]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[11]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[12]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ck       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_ck_n     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_cke      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_cs_n     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ras_n    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_cas_n    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_we_n     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_reset_n  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_odt      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_cke      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_dq[0]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_dq[1]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_dq[2]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_dq[3]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_dq[4]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_dq[5]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_dq[6]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_dq[7]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_dq[8]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_dq[9]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_dq[10]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_dq[11]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_dq[12]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_dq[13]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_dq[14]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sdram_wire_dq[15]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dq[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dqs      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; clk_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_oct_rzqin    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_export[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; keys_export[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_export[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; keys_export[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_export[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; keys_export[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_export[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; keys_export[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_export[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_export[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_export[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_export[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_export[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_export[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset_reset_n       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 124.0             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 8.9               ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 1.800             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.773             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 1.765             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 1.478             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 1.156             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 1.156             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 1.156             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.142             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.142             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.142             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 1.039             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                 ; 1.022             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                 ; 1.022             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                 ; 1.022             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                 ; 1.005             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; 0.993             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 0.968             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 0.937             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; 0.926             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 0.922             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 0.921             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                 ; 0.916             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; 0.905             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 0.901             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 0.901             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 0.891             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 0.887             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.872             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.872             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.872             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.872             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.872             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.872             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.872             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.872             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.872             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.872             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.867             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.856             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; 0.851             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; 0.851             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.846             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; 0.843             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.818             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ; 0.811             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 0.797             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; 0.782             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; 0.779             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 0.778             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; 0.755             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; 0.755             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; 0.740             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ; 0.737             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; 0.736             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; 0.729             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; 0.724             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.720             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.715             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.703             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 0.700             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.669             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; 0.642             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; 0.642             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; 0.642             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; 0.640             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                                   ; 0.633             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; 0.633             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 0.626             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                                   ; 0.625             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; 0.612             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; 0.612             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; 0.612             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; 0.591             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                                ; 0.583             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                                ; 0.583             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; 0.569             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; 0.569             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                 ; 0.561             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                 ; 0.561             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                                                 ; 0.561             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                 ; 0.561             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                 ; 0.557             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 0.557             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                ; 0.554             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                                 ; 0.554             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                                 ; 0.554             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                                                 ; 0.554             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                 ; 0.554             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                 ; 0.554             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.529             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; 0.477             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; 0.477             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                                   ; 0.470             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                                 ; 0.451             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; 0.445             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 0.418             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                                   ; 0.388             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; 0.368             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; 0.327             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                                   ; 0.235             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "HPS_FPGA"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom|altsyncram:the_altsyncram|altsyncram_gnm1:auto_generated|ram_block1a66" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 37 pins of 143 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 21
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G8
    Info (11162): clk_clk~inputCLKENA0 with 4160 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (114001): Time value "2.49975 ns" truncated to "2.499 ns"
Warning (114001): Time value "2.49975 ns" truncated to "2.499 ns"
Warning (114001): Time value "4.16625 ns" truncated to "4.166 ns"
Warning (114001): Time value "4.16625 ns" truncated to "4.166 ns"
Warning (114001): Time value "1.6665 ns" truncated to "1.666 ns"
Warning (114001): Time value "1.6665 ns" truncated to "1.666 ns"
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/hps_sdram_p0.sdc Line: 552
Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3764 is being clocked by clk_clk
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 9 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    3.333 memory_mem_ck
    Info (332111):    3.333 memory_mem_ck_n
    Info (332111):    3.333 memory_mem_dqs_IN
    Info (332111):    3.333 memory_mem_dqs_n_OUT
    Info (332111):    3.333 memory_mem_dqs_OUT
    Info (332111):    3.333 NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    3.333 NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    3.333 u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 16 registers into blocks of type Block RAM
    Extra Info (176218): Packed 64 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 34 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:16
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:28
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (11888): Total time spent on timing analysis during the Fitter is 2.41 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:13
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 17
    Info (169185): Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[0] uses the SSTL-15 Class I I/O standard File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 16
    Info (169185): Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[1] uses the SSTL-15 Class I I/O standard File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 16
    Info (169185): Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[2] uses the SSTL-15 Class I I/O standard File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 16
    Info (169185): Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[3] uses the SSTL-15 Class I I/O standard File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 16
    Info (169185): Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[4] uses the SSTL-15 Class I I/O standard File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 16
    Info (169185): Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[5] uses the SSTL-15 Class I I/O standard File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 16
    Info (169185): Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[6] uses the SSTL-15 Class I I/O standard File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 16
    Info (169185): Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[7] uses the SSTL-15 Class I I/O standard File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 16
    Info (169185): Following pins have the same dynamic on-chip termination control: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 18
Info (144001): Generated suppressed messages file C:/Users/Zaet/Desktop/JAJA/NUEVO/output_files/HPS_FPGA.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 8595 megabytes
    Info: Processing ended: Tue Oct 03 06:36:09 2023
    Info: Elapsed time: 00:02:17
    Info: Total CPU time (on all processors): 00:17:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Zaet/Desktop/JAJA/NUEVO/output_files/HPS_FPGA.fit.smsg.


