
Loading design for application trce from file readanwrite_impl1.ncd.
Design name: Test
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Thu Jul 14 12:51:13 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ReadAnWrite_impl1.twr -gui ReadAnWrite_impl1.ncd ReadAnWrite_impl1.prf 
Design file:     readanwrite_impl1.ncd
Preference file: readanwrite_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            3430 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 11.881ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]

   Delay:               7.893ns  (19.7% logic, 80.3% route), 6 logic levels.

 Constraint Details:

      7.893ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_271 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 11.881ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         4     0.802     R16C19A.Q1 to     R16C20B.B0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C20B.B0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.484     R11C28B.F1 to     R17C15A.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.893   (19.7% logic, 80.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R17C15A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]

   Delay:               7.635ns  (20.3% logic, 79.7% route), 6 logic levels.

 Constraint Details:

      7.635ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_270 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.139ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         4     0.802     R16C19A.Q1 to     R16C20B.B0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C20B.B0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.226     R11C28B.F1 to     R18C15B.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.635   (20.3% logic, 79.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R18C15B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]

   Delay:               7.635ns  (20.3% logic, 79.7% route), 6 logic levels.

 Constraint Details:

      7.635ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_268 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.139ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_268:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         4     0.802     R16C19A.Q1 to     R16C20B.B0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C20B.B0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.226     R11C28B.F1 to     R19C15B.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.635   (20.3% logic, 79.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_268:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R19C15B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]

   Delay:               7.635ns  (20.3% logic, 79.7% route), 6 logic levels.

 Constraint Details:

      7.635ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_264 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.139ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         4     0.802     R16C19A.Q1 to     R16C20B.B0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C20B.B0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.226     R11C28B.F1 to     R19C15A.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.635   (20.3% logic, 79.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R19C15A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]

   Delay:               7.635ns  (20.3% logic, 79.7% route), 6 logic levels.

 Constraint Details:

      7.635ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_267 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.139ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         4     0.802     R16C19A.Q1 to     R16C20B.B0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C20B.B0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.226     R11C28B.F1 to     R19C15C.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.635   (20.3% logic, 79.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R19C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]

   Delay:               7.635ns  (20.3% logic, 79.7% route), 6 logic levels.

 Constraint Details:

      7.635ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_269 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.139ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_269:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         4     0.802     R16C19A.Q1 to     R16C20B.B0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R16C20B.B0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.226     R11C28B.F1 to     R18C15C.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.635   (20.3% logic, 79.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_269:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R18C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.222ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]

   Delay:               7.552ns  (20.6% logic, 79.4% route), 6 logic levels.

 Constraint Details:

      7.552ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_271 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.222ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         5     0.461     R16C19A.Q0 to     R16C20B.D0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R16C20B.D0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.484     R11C28B.F1 to     R17C15A.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.552   (20.6% logic, 79.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R17C15A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.480ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]

   Delay:               7.294ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

      7.294ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_270 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.480ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         5     0.461     R16C19A.Q0 to     R16C20B.D0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R16C20B.D0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.226     R11C28B.F1 to     R18C15B.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.294   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_270:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R18C15B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.480ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]

   Delay:               7.294ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

      7.294ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_269 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.480ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_269:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         5     0.461     R16C19A.Q0 to     R16C20B.D0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R16C20B.D0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.226     R11C28B.F1 to     R18C15C.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.294   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_269:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R18C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.480ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]  (to ipClk_c +)
                   FF                        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]

   Delay:               7.294ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

      7.294ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_267 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.480ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R16C19A.CLK to     R16C19A.Q0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103 (from ipClk_c)
ROUTE         5     0.461     R16C19A.Q0 to     R16C20B.D0 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R16C20B.D0 to     R16C20B.F0 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_628
ROUTE         1     0.673     R16C20B.F0 to     R17C20D.C1 Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R17C20D.C1 to     R17C20D.F1 Test_reveal_coretop_instance/test_la0_inst_0/SLICE_503
ROUTE         7     0.718     R17C20D.F1 to     R17C22D.A1 Test_reveal_coretop_instance/test_la0_inst_0/wen
CTOF_DEL    ---     0.238     R17C22D.A1 to     R17C22D.F1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         4     0.569     R17C22D.F1 to     R17C22D.B0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/N_25
CTOF_DEL    ---     0.238     R17C22D.B0 to     R17C22D.F0 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/decode_u/SLICE_477
ROUTE         5     1.094     R17C22D.F0 to     R11C28B.D1 Test_reveal_coretop_instance/test_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R11C28B.D1 to     R11C28B.F1 SLICE_522
ROUTE         8     2.226     R11C28B.F1 to     R19C15C.CE Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.294   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/SLICE_267:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     1.059       21.PADDI to    R19C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  123.168MHz is the maximum frequency for this preference.


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers_Resetio" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipReset
   Destination:    FF         Data in        registers_Resetio  (to ipClk_c +)

   Delay:               0.813ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE         3     0.000       19.PADDI to    IOL_L11A.DI ipReset_c (to ipClk_c)
                  --------
                    0.813   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets_UART_INST_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipReset
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]  (to ipClk_c +)

   Delay:               2.494ns  (32.6% logic, 67.4% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE         3     1.681       19.PADDI to     R12C21C.M1 ipReset_c (to ipClk_c)
                  --------
                    2.494   (32.6% logic, 67.4% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opTxWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/edgeDetector[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/reset" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipReset
   Destination:    FF         Data in        uartPackets/reset  (to ipClk_c +)

   Delay:               2.215ns  (36.7% logic, 63.3% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE         3     1.402       19.PADDI to      R9C12B.M0 ipReset_c (to ipClk_c)
                  --------
                    2.215   (36.7% logic, 63.3% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.EoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData_tri_enable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipRx
   Destination:    FF         Data in        uartPackets_UART_INST_edgeDetectorio[0]  (to ipClk_c +)

   Delay:               0.813ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813        110.PAD to      110.PADDI ipRx
ROUTE         2     0.000      110.PADDI to    IOL_T28A.DI ipRx_c (to ipClk_c)
                  --------
                    0.813   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers_Resetio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets_UART_INST_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opTxWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/edgeDetector[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.EoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData_tri_enable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[9]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipRx
   Destination:    FF         Data in        uartPackets/UART_INST/localRxData[9]  (to ipClk_c +)

   Delay:               3.064ns  (34.3% logic, 65.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813        110.PAD to      110.PADDI ipRx
ROUTE         2     2.013      110.PADDI to      R8C14B.B1 ipRx_c
CTOF_DEL    ---     0.238      R8C14B.B1 to      R8C14B.F1 uartPackets/UART_INST/SLICE_393
ROUTE         1     0.000      R8C14B.F1 to     R8C14B.DI1 uartPackets/UART_INST/localRxData_5[9] (to ipClk_c)
                  --------
                    3.064   (34.3% logic, 65.7% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers_Resetio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipButtons[3]
   Destination:    FF         Data in        readRegisters.Buttons_0io[3]  (to ipClk_c +)

   Delay:               0.813ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         54.PAD to       54.PADDI ipButtons[3]
ROUTE         1     0.000       54.PADDI to    IOL_B17B.DI ipButtons_c[3] (to ipClk_c)
                  --------
                    0.813   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets_UART_INST_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opTxWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/edgeDetector[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.EoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData_tri_enable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets_UART_INST_edgeDetectorio[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets_UART_INST_edgeDetectorio[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers_Resetio" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers_Resetio" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets_UART_INST_opTxio" TO PORT "opTx" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uartPackets_UART_INST_opTxio  (from ipClk_c +)
   Destination:    Port       Pad            opTx

   Delay:               2.263ns  (100.0% logic, 0.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367   IOL_T28B.CLK to IOL_T28B.IOLDO opTx_MGIOL (from ipClk_c)
ROUTE         1     0.000 IOL_T28B.IOLDO to      109.IOLDO opTx_c
DOPAD_DEL   ---     0.896      109.IOLDO to        109.PAD opTx
                  --------
                    2.263   (100.0% logic, 0.0% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets_UART_INST_opTxio" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/state[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/state[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opTxWrEnable" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opTxWrEnable" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/dataLength[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/dataLength[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/dataLength[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/dataLength[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/dataLength[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/dataLength[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/state[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/state[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Valid" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Valid" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/edgeDetector[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/edgeDetector[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/edgeDetector[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/edgeDetector[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/dataLength[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/dataLength[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/dataLength[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/dataLength[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/dataLength[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/dataLength[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/dataLength[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/dataLength[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[7]" TO PORT "opLEDs[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              registers/opWrRegisters.LEDs[7]  (from ipClk_c +)
   Destination:    Port       Pad            opLEDs[7]

   Delay:               3.005ns  (49.3% logic, 50.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R18C9C.CLK to      R18C9C.Q1 registers/SLICE_346 (from ipClk_c)
ROUTE         2     1.525      R18C9C.Q1 to       37.PADDO opLEDs_c[7]
DOPAD_DEL   ---     1.117       37.PADDO to         37.PAD opLEDs[7]
                  --------
                    3.005   (49.3% logic, 50.7% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/reset" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/reset" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opTxReady" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opTxReady" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Valid" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Valid" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.SoP" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.SoP" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.EoP" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.EoP" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxSend" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxSend" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData_tri_enable" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData_tri_enable" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txState[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txState[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/reset" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/reset" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opTxBusy" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opTxBusy" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxValid" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxValid" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/edgeDetector[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/edgeDetector[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/clockEnable" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/clockEnable" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  123.168 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 181
   No transfer within this clock domain is found

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 252
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3438 paths, 2 nets, and 4737 connections (96.09% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Thu Jul 14 12:51:15 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ReadAnWrite_impl1.twr -gui ReadAnWrite_impl1.ncd ReadAnWrite_impl1.prf 
Design file:     readanwrite_impl1.ncd
Preference file: readanwrite_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            3430 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]  (from ipClk_c +)
   Destination:    PDPW16KB   Port           Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1(ASIC)  (to ipClk_c +)

   Delay:               0.280ns  (42.9% logic, 57.1% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_212 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.133ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_212 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C10B.CLK to     R12C10B.Q1 Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_212 (from ipClk_c)
ROUTE         1     0.160     R12C10B.Q1 to EBR_R13C8.DI33 Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33] (to ipClk_c)
                  --------
                    0.280   (42.9% logic, 57.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to    R12C10B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.350       21.PADDI to EBR_R13C8.CLKW ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]  (from ipClk_c +)
   Destination:    PDPW16KB   Port           Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1(ASIC)  (to ipClk_c +)

   Delay:               0.280ns  (42.9% logic, 57.1% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_196 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.133ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_196 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R12C8C.CLK to      R12C8C.Q1 Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_196 (from ipClk_c)
ROUTE         1     0.160      R12C8C.Q1 to  EBR_R13C8.DI1 Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1] (to ipClk_c)
                  --------
                    0.280   (42.9% logic, 57.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to     R12C8C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.350       21.PADDI to EBR_R13C8.CLKW ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]  (from ipClk_c +)
   Destination:    PDPW16KB   Port           Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1(ASIC)  (to ipClk_c +)

   Delay:               0.280ns  (42.9% logic, 57.1% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_212 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.133ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_212 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C10B.CLK to     R12C10B.Q0 Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_212 (from ipClk_c)
ROUTE         1     0.160     R12C10B.Q0 to EBR_R13C8.DI32 Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32] (to ipClk_c)
                  --------
                    0.280   (42.9% logic, 57.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to    R12C10B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.350       21.PADDI to EBR_R13C8.CLKW ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uartPackets/opRxStream.Length[3]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uartPackets/SLICE_357 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_206 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uartPackets/SLICE_357 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C12B.CLK to     R12C12B.Q1 uartPackets/SLICE_357 (from ipClk_c)
ROUTE         1     0.041     R12C12B.Q1 to     R12C12C.M0 opRxStream.Length_Q[3] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to uartPackets/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to    R12C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to    R12C12C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              writeController/opWrData_1[4]  (from ipClk_c +)
   Destination:    FF         Data in        registers/opWrRegisters.LEDs[4]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay writeController/SLICE_446 to registers/SLICE_345 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path writeController/SLICE_446 to registers/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R18C8C.CLK to      R18C8C.Q0 writeController/SLICE_446 (from ipClk_c)
ROUTE         1     0.041      R18C8C.Q0 to      R18C8B.M0 writeController.opWrData_1[4] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to writeController/SLICE_446:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to     R18C8C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to registers/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to     R18C8B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uartPackets/opRxStream.Destination[2]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uartPackets/SLICE_352 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_201 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uartPackets/SLICE_352 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R11C9B.CLK to      R11C9B.Q0 uartPackets/SLICE_352 (from ipClk_c)
ROUTE         3     0.041      R11C9B.Q0 to      R11C9C.M0 opRxStream.Destination_Q[2] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to uartPackets/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to     R11C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to     R11C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uartPackets/opRxStream.Destination[3]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uartPackets/SLICE_352 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_201 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uartPackets/SLICE_352 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R11C9B.CLK to      R11C9B.Q1 uartPackets/SLICE_352 (from ipClk_c)
ROUTE         3     0.041      R11C9B.Q1 to      R11C9C.M1 opRxStream.Destination_Q[3] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to uartPackets/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to     R11C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to     R11C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uartPackets/opRxStream.Length[7]  (from ipClk_c +)
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uartPackets/SLICE_359 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_208 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uartPackets/SLICE_359 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C11B.CLK to     R11C11B.Q1 uartPackets/SLICE_359 (from ipClk_c)
ROUTE         1     0.041     R11C11B.Q1 to     R11C11C.M0 opRxStream.Length_Q[7] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to uartPackets/SLICE_359:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to    R11C11B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to    R11C11C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uartPackets/UART_INST/localRxData[2]  (from ipClk_c +)
   Destination:    FF         Data in        uartPackets/UART_INST/opRxData_1[1]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay uartPackets/UART_INST/SLICE_390 to uartPackets/UART_INST/SLICE_433 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path uartPackets/UART_INST/SLICE_390 to uartPackets/UART_INST/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R9C13C.CLK to      R9C13C.Q0 uartPackets/UART_INST/SLICE_390 (from ipClk_c)
ROUTE         2     0.041      R9C13C.Q0 to      R9C13A.M1 uartPackets/UART_INST/localRxData[2] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to uartPackets/UART_INST/SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to     R9C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to uartPackets/UART_INST/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to     R9C13A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.187ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]  (from ipClk_c +)
   Destination:    PDPW16KB   Port           Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1(ASIC)  (to ipClk_c +)

   Delay:               0.334ns  (35.9% logic, 64.1% route), 1 logic levels.

 Constraint Details:

      0.334ns physical path delay Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_210 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.187ns

 Physical Path Details:

      Data path Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_210 to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C10C.CLK to     R11C10C.Q0 Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_210 (from ipClk_c)
ROUTE         1     0.214     R11C10C.Q0 to EBR_R13C8.DI28 Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28] (to ipClk_c)
                  --------
                    0.334   (35.9% logic, 64.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/SLICE_210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.300       21.PADDI to    R11C10C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Test_reveal_coretop_instance/test_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr4353243532p1329eca7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       252     0.350       21.PADDI to EBR_R13C8.CLKW ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers_Resetio" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipReset
   Destination:    FF         Data in        registers_Resetio  (to ipClk_c +)

   Delay:               0.357ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipReset
ROUTE         3     0.000       19.PADDI to    IOL_L11A.DI ipReset_c (to ipClk_c)
                  --------
                    0.557   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readRegisters.Buttons_0io[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets_UART_INST_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipReset
   Destination:    FF         Data in        Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]  (to ipClk_c +)

   Delay:               0.843ns  (42.3% logic, 57.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipReset
ROUTE         3     0.623       19.PADDI to     R12C21C.M1 ipReset_c (to ipClk_c)
                  --------
                    1.180   (47.2% logic, 52.8% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opWrData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/opTxWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "writeController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opTxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/opReadAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/edgeDetector[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "readController/dataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "registers/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/txState[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/rxState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/reset" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipReset
   Destination:    FF         Data in        uartPackets/reset  (to ipClk_c +)

   Delay:               0.761ns  (46.9% logic, 53.1% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         19.PAD to       19.PADDI ipReset
ROUTE         3     0.523       19.PADDI to      R9C12B.M0 ipReset_c (to ipClk_c)
                  --------
                    1.080   (51.6% logic, 48.4% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/receiveDataLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.EoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxSource[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/locaTxDestination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData_tri_enable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/opRxData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/localRxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipReset" TO CELL "uartPackets/UART_INST/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipRx
   Destination:    FF         Data in        uartPackets_UART_INST_edgeDetectorio[0]  (to ipClk_c +)

   Delay:               0.357ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        110.PAD to      110.PADDI ipRx
ROUTE         2     0.000      110.PADDI to    IOL_T28A.DI ipRx_c (to ipClk_c)
                  --------
                    0.557   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers_Resetio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readRegisters.Buttons_0io[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets_UART_INST_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opWrData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/opTxWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "writeController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opTxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/opReadAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/edgeDetector[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "readController/dataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "registers/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/txState[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/rxState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/receiveDataLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.EoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxSource[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/locaTxDestination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData_tri_enable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/opRxData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/localRxData[9]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipRx
   Destination:    FF         Data in        uartPackets/UART_INST/localRxData[9]  (to ipClk_c +)

   Delay:               0.971ns  (42.8% logic, 57.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        110.PAD to      110.PADDI ipRx
ROUTE         2     0.694      110.PADDI to      R8C14B.B1 ipRx_c
CTOF_DEL    ---     0.085      R8C14B.B1 to      R8C14B.F1 uartPackets/UART_INST/SLICE_393
ROUTE         1     0.000      R8C14B.F1 to     R8C14B.DI1 uartPackets/UART_INST/localRxData_5[9] (to ipClk_c)
                  --------
                    1.336   (48.1% logic, 51.9% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipRx" TO CELL "uartPackets/UART_INST/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets_UART_INST_edgeDetectorio[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers_Resetio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readRegisters.Buttons_0io[3]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            ipButtons[3]
   Destination:    FF         Data in        readRegisters.Buttons_0io[3]  (to ipClk_c +)

   Delay:               0.357ns  (100.0% logic, 0.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557         54.PAD to       54.PADDI ipButtons[3]
ROUTE         1     0.000       54.PADDI to    IOL_B17B.DI ipButtons_c[3] (to ipClk_c)
                  --------
                    0.557   (100.0% logic, 0.0% route), 1 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets_UART_INST_opTxio" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opWrData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/opTxWrEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "writeController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/state[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opTxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/opReadAddress[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/edgeDetector[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "readController/dataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opWrRegisters.LEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "registers/opRdData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/txState[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/rxState[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/receiveDataLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opTxReady" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Valid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Source[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.SoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Length[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.EoP" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Destination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/opRxStream.Data[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxSource[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxLength[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/locaTxDestination[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxSend" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData_tri_enable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_TxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txState[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/txBitCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/rxCounter[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/reset" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opTxBusy" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxValid" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/opRxData_1[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localTxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[0]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[2]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[3]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[4]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[5]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[6]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[8]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/localRxData[9]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/edgeDetector[1]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "uartPackets/UART_INST/clockEnable" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets_UART_INST_edgeDetectorio[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets_UART_INST_edgeDetectorio[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers_Resetio" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers_Resetio" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readRegisters.Buttons_0io[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets_UART_INST_opTxio" TO PORT "opTx" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uartPackets_UART_INST_opTxio  (from ipClk_c +)
   Destination:    Port       Pad            opTx

   Delay:               0.705ns  (100.0% logic, 0.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.199   IOL_T28B.CLK to IOL_T28B.IOLDO opTx_MGIOL (from ipClk_c)
ROUTE         1     0.000 IOL_T28B.IOLDO to      109.IOLDO opTx_c
DOPAD_DEL   ---     0.506      109.IOLDO to        109.PAD opTx
                  --------
                    0.705   (100.0% logic, 0.0% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets_UART_INST_opTxio" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_stretch" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_ptr_reg[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_enbl[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_det_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trig_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[16]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[17]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[18]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[19]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[20]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[21]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[22]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[23]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[24]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[25]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[26]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[27]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[30]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[31]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[32]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[33]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[34]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[35]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[36]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[37]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[38]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[39]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[40]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[41]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_dout[42]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[16]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[17]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[18]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[19]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[20]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[21]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[22]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[23]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[24]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[25]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[26]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[27]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[30]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[31]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[32]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[33]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/trace_din_d[34]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_wr_addr_cntr[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_rd_addr_cntr[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/tm_first_rd" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_d" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/start_bit" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/sample_en_d" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/rd_dout_tm_1[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cntr[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/pre_trig_cap_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/post_trig_cntr[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_pre_trig_frm[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/num_post_trig_frm[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/mem_full_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/last_addr_written[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full_reg" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/full" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/force_trig" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/clear" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/capture" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed_p1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/tm_u/armed" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_en" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc_clr" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tt_crc[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_shift_en" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/tm_crc[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_prog_din[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/te_block" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[16]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[16]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[17]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[17]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[18]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[18]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[19]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[19]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[20]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[20]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[21]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[21]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[22]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[22]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[23]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[23]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[24]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[25]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[25]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[26]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[26]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[27]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[27]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[30]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[30]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[31]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[31]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[32]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[32]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[33]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[33]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[35]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[40]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[34]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[34]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[37]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[39]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[28]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[24]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[36]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[38]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[41]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_tr_dout[42]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast_0[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_fast[29]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_29_rep1_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg_28_rep1_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/shift_reg[35]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/r_w" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err_lat" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_err" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_checker" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/parity_calc" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_reclk[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d6" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d5" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d4" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d3" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jupdate_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_rep1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast_0" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1_fast" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jshift_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d3" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/jce2_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/cmd_block_extend" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_reclk[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d5" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d4" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d3" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/capture_dr_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/bit_cnt[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/jtag_int_u/addr_15" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trigger_reg" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/trig_cnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg2[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg1[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0_read" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tcnt_0/reg0[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_bit_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_wr_addr_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_en" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/tt_prog_active" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/trig_start_mask_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_precnt[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_out_reg" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/te_event_cnt_cntg_reg[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/state_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/num_then_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_shift[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/next_then_reg[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_1/jshift_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_start_d1" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_en" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/tt_prog_active" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/trig_start_mask_cnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[10]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[11]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[12]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[13]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[14]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt_val[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_precnt[15]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_out_reg" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/state_cntr[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/num_then_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/next_then_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/te_0/jshift_d2" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/tu_out" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/op_code[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/mask_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d2[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/input_a_d1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_1/compare_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/tu_out" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/op_code[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/mask_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d2[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/input_a_d1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "Test_reveal_coretop_instance/test_la0_inst_0/trig_u/tu_0/compare_reg[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/state[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/state[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opWrData_1[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opTxWrEnable" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/opTxWrEnable" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/dataLength[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/dataLength[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/dataLength[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/dataLength[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/dataLength[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "writeController/dataLength[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/state[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/state[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Valid" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Valid" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Source[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Destination[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opTxStream.Data[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/opReadAddress[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/edgeDetector[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/edgeDetector[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/edgeDetector[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/edgeDetector[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/dataLength[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/dataLength[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/dataLength[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/dataLength[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/dataLength[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/dataLength[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/dataLength[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "readController/dataLength[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opWrRegisters.LEDs[7]" TO PORT "opLEDs[7]" ;
            1 item scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              registers/opWrRegisters.LEDs[7]  (from ipClk_c +)
   Destination:    Port       Pad            opLEDs[7]

   Delay:               1.138ns  (65.9% logic, 34.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.122     R18C9C.CLK to      R18C9C.Q1 registers/SLICE_346 (from ipClk_c)
ROUTE         2     0.554      R18C9C.Q1 to       37.PADDO opLEDs_c[7]
DOPAD_DEL   ---     0.630       37.PADDO to         37.PAD opLEDs[7]
                  --------
                    1.306   (57.6% logic, 42.4% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "registers/opRdData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/txState[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/rxState[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/reset" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/reset" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/receiveDataLength[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opTxReady" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opTxReady" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Valid" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Valid" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Source[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.SoP" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.SoP" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Length[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.EoP" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.EoP" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Destination[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/opRxStream.Data[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxSource[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxLength[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/localTxData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/locaTxDestination[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxSend" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxSend" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData_tri_enable" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData_tri_enable" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_TxData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txState[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txState[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txCounter[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/txBitCounter[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/rxCounter[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/reset" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/reset" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opTxBusy" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opTxBusy" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxValid" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxValid" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/opRxData_1[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localTxData[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[0]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[0]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[2]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[2]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[3]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[3]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[4]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[4]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[5]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[5]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[6]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[6]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[7]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[7]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[8]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[8]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[9]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/localRxData[9]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/edgeDetector[1]" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/edgeDetector[1]" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/clockEnable" TO PORT "opTx" ;
            0 items scored.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM CELL "uartPackets/UART_INST/clockEnable" TO PORT "opLEDs[7]" ;
            0 items scored.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 181
   No transfer within this clock domain is found

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 252
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3438 paths, 2 nets, and 4737 connections (96.09% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

