/*
 * Copyright (c) 2014-2015, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */

#include "tegra210-soc-shield.dtsi"
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/gpio/tegra-gpio.h>
#include <dt-bindings/padctrl/tegra210-pads.h>
#include <dt-bindings/clock/tegra210-car.h>
#include <dt-bindings/reset/tegra210-car.h>
#include "tegra210-platforms/tegra210-prods.dtsi"
#include "tegra210-platforms/tegra210-ers-touch-e1937-1000-a00.dtsi"
#include "tegra210-platforms/tegra210-modem-common.dtsi"

/ {
	nvidia,dtbbuildtime = __DATE__, __TIME__;

	serial@70006000 {
		compatible = "nvidia,tegra210-uart", "nvidia,tegra114-hsuart";
		console-port;
		sqa-automation-port;
		enable-rx-poll-timer;
		status = "okay";
		clocks = <&tegra_car TEGRA210_CLK_UARTA>;
		clock-names = "serial";
	};

	serial@70006200 {
		compatible = "nvidia,tegra114-hsuart";
		status = "okay";
	};

	serial@70006300 {
		compatible = "nvidia,tegra114-hsuart";
		status = "okay";
	};

	pmc@7000e400 {
		io-pad-defaults {
			pex-bias {
				nvidia,deep-power-down-enable;
			};

			pex-clk1 {
				nvidia,deep-power-down-enable;
			};

			pex-clk2 {
				nvidia,deep-power-down-enable;
			};
		};

		bootrom-commands {
			nvidia,command-retries-count = <2>;
			nvidia,delay-between-commands-us = <10>;
			nvidia,wait-before-start-bus-clear-us = <10>;
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};

	extcon {
		id_gpio_extcon: extcon@0 {
			compatible = "extcon-gpio";
			reg = <0x0>;
			extcon-gpio,name = "ID";
			gpio = <&max77620 0 0>;
			extcon-gpio,connection-state-low;
			extcon-gpio,cable-name = "USB-Host";
			#extcon-cells = <1>;
		};
	};

	usb_cd: usb_cd@7009f000 {
		compatible = "nvidia,tegra210-usb-cd";
		reg = <0x0 0x7009f000 0x0 0x1000>;
		#extcon-cells = <1>;
		status = "disabled";
		dt-override-status-odm-data = <0x1000000 0x1000000>;
	};

	psy_extcon_xudc {
		compatible = "power-supply-extcon";
		extcon-cables = <&usb_cd 1 &usb_cd 2 &usb_cd 3
				&usb_cd 4 &usb_cd 5 &usb_cd 6
				&usb_cd 7 &usb_cd 8 &usb_cd 9>;
		extcon-cable-names = "usb-charger", "ta-charger", "maxim-charger",
				"qc2-charger", "downstream-charger", "slow-charger",
				"apple-500ma", "apple-1a", "apple-2a";
		status = "disabled";
		dt-override-status-odm-data = <0x1000000 0x1000000>;
	};

        psy_extcon {
                compatible = "power-supply-extcon";
                extcon-cables = <&udc 1 &udc 2 &udc 3
                                &udc 4 &udc 5 &udc 6
                                &udc 7 &udc 8 &udc 9
                                &udc 10 &udc 11 &udc 12 &udc 13 &otg 0 &otg 1>;
                extcon-cable-names = "usb-charger", "ta-charger", "maxim-charger",
                                "qc2-charger", "downstream-charger","fast-charger",
                                "slow-charger", "apple-500ma", "apple-1a",
                                "apple-2a", "ACA NV-Charger", "ACA RID-B", "ACA RID-C", "y-cable", "ACA RID-A";
				status = "disabled";
        };

	ehci@7d004000 {
		avdd_usb-supply = <&vdd_3v3>;
		avdd_pll_utmip-supply = <&max77620_sd3>;
		vddio_hsic-supply = <&max77620_ldo0>;
		status = "disabled";
	};

	watchdog@60005100 {
		dt-override-status-odm-data = <0x00010000 0x00010000>;
		nvidia,enable-on-init;
		nvidia,heartbeat-init = <120>;
	};

	tegra-supply-tests {
		compatible = "nvidia,tegra-supply-tests";
		vdd-core-supply=<&max77620_sd0>;
	};

	camera-pcl {
		dpd {
			compatible = "nvidia,csi-dpd";
			#address-cells = <1>;
			#size-cells = <0>;
			num = <6>;
			csia {
				reg = <0x0 0x0 0x0 0x0>;
			};
			csib {
				reg = <0x0 0x1 0x0 0x0>;
			};
			csic {
				reg = <0x1 0x0a 0x0 0x0>;
			};
			csid {
				reg = <0x1 0x0b 0x0 0x0>;
			};
			csie {
				reg = <0x1 0x0c 0x0 0x0>;
			};
			csif {
				reg = <0x1 0x0d 0x0 0x0>;
			};
		};
	};

	rollback-protection {
		device-name = "sdmmc";
		device-method = <0x1 0x00000002>;  /* type (0x1 = ioctl), argument */
		status = "disabled";
	};

        apbmisc@70000800 {
                compatible = "nvidia,tegra210-apbmisc", "nvidia,tegra20-apbmisc";
                reg = <0x0 0x70000800 0x0 0x64>,   /* Chip revision */
                      <0x0 0x70000008 0x0 0x04>;   /* Strapping options */
        };

	pwm_dfll: pwm@70110000 {
		compatible = "nvidia,tegra210-dfll-pwm";
		reg = <0x0 0x70110000 0x0 0x400>;
		clocks = <&tegra_car TEGRA210_CLK_DFLL_REF>;
		clock-names = "ref";
		#pwm-cells = <2>;
		pwm-regulator = <&cpu_ovr_reg>;
		status = "disable";
	};

	pwm_regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		cpu_ovr_reg: pwm-regulator@0 {
			status = "okay";
			reg = <0>;
			compatible = "pwm-regulator";
			pwms = <&pwm_dfll 0 2500>;
			regulator-name = "vdd_cpu";
			regulator-min-microvolt = <708000>;
			regulator-max-microvolt = <1322400>;
			regulator-always-on;
			regulator-boot-on;
			voltage-table =
				<708000 0>, <727200 1>, <746400 2>,
				<765600 3>, <784800 4>, <804000 5>,
				<823200 6>, <842400 7>, <861600 8>,
				<880800 9>, <900000 10>, <919200 11>,
				<938400 12>, <957600 13>, <976800 14>,
				<996000 15>, <1015200 16>, <1034400 17>,
				<1053600 18>, <1072800 19>, <1092000 20>,
				<1111200 21>, <1130400 22>, <1149600 23>,
				<1168800 24>, <1188000 25>, <1207200 26>,
				<1226400 27>, <1245600 28>, <1264800 29>,
				<1284000 30>, <1303200 31>, <1322400 32>;
		};
	};

	dfll: clock@70110000 {
		compatible = "nvidia,tegra210-dfll";
		interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&tegra_car TEGRA210_CLK_DFLL_SOC>,
				<&tegra_car TEGRA210_CLK_DFLL_REF>,
				<&tegra_car TEGRA210_CLK_I2C5>;
		clock-names = "soc", "ref", "i2c";
		resets = <&tegra_car TEGRA210_RST_DFLL_DVCO>;
		reset-names = "dvco";
		#clock-cells = <0>;
		clock-output-names = "dfllCPU_out";
		status = "disabled";
	};

	cpus {
		cpu@0 {
			clocks = <&tegra_car TEGRA210_CLK_CCLK_G>,
				 <&tegra_car TEGRA210_CLK_CCLK_LP>,
				 <&tegra_car TEGRA210_CLK_PLL_X>,
				 <&tegra_car TEGRA210_CLK_PLL_P_OUT4>,
				 <&dfll>;
			clock-names = "cpu_g", "cpu_lp", "pll_x", "pll_p", "dfll";
			clock-latency = <300000>;
		};
	};

	mc: memory-controller@70019000 {
		compatible = "nvidia,tegra210-mc";
		reg = <0x0 0x70019000 0x0 0x1000>;
		clocks = <&tegra_car TEGRA210_CLK_MC>,
			 <&tegra_car TEGRA210_CLK_EMC>;
		clock-names = "mc", "emc";
		interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;

		#iommu-cells = <1>;
		#mc-client-cells = <1>;
        };

};
