

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Sun Dec  6 01:59:46 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      5.46|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + Loop 1.2  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / (!localFull_load)
	6  / (localFull_load)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	7  / (!localEmpty_load)
	2  / (localEmpty_load)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: result [1/1] 0.00ns
:0  %result = alloca i32, align 4

ST_1: count [1/1] 0.00ns
:1  %count = alloca i32, align 4

ST_1: stg_10 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityOut_V), !map !14

ST_1: stg_11 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityIn_V), !map !18

ST_1: stg_12 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !22

ST_1: stg_13 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %empty), !map !26

ST_1: stg_14 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %full), !map !30

ST_1: stg_15 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fullOut), !map !34

ST_1: stg_16 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iterations), !map !38

ST_1: stg_17 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %finished), !map !44

ST_1: stg_18 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %currentIteration), !map !48

ST_1: stg_19 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %total), !map !52

ST_1: stg_20 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !56

ST_1: stg_21 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_1: iterations_read [1/1] 0.00ns
:14  %iterations_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %iterations)

ST_1: localFull [1/1] 0.00ns
:15  %localFull = alloca i1, align 1

ST_1: localEmpty [1/1] 0.00ns
:16  %localEmpty = alloca i1, align 1

ST_1: stg_25 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i32* %total, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_26 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i32* %currentIteration, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_27 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i1* %finished, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_28 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecIFCore(i32 %iterations, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_29 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecWire(i32 %iterations, [7 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_30 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i1* %fullOut, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_31 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecWire(i1* %full, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_32 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecWire(i1* %empty, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_33 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_34 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecWire(i4* %priorityIn_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_35 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecWire(i4* %priorityOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_36 [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_37 [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: tmp_2 [1/1] 0.00ns
:30  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str6)

ST_1: stg_39 [1/1] 0.00ns
:31  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_1: stg_40 [1/1] 1.57ns
:32  store i32 0, i32* %count, align 4

ST_1: stg_41 [1/1] 1.57ns
:33  store i32 0, i32* %result, align 4

ST_1: stg_42 [1/1] 1.57ns
:34  br label %1


 <State 2>: 2.52ns
ST_2: j [1/1] 0.00ns
:0  %j = phi i32 [ 0, %0 ], [ %j_1, %8 ]

ST_2: tmp [1/1] 2.52ns
:1  %tmp = icmp slt i32 %j, %iterations_read

ST_2: j_1 [1/1] 2.44ns
:2  %j_1 = add nsw i32 %j, 1

ST_2: stg_46 [1/1] 0.00ns
:3  br i1 %tmp, label %2, label %9

ST_2: stg_47 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.i32P(i32* %currentIteration, i32 %j)

ST_2: localFull_1 [1/1] 0.00ns
:2  %localFull_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_2: stg_49 [1/1] 1.30ns
:3  store volatile i1 %localFull_1, i1* %localFull, align 1

ST_2: stg_50 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_2: result_load [1/1] 0.00ns
:0  %result_load = load i32* %result, align 4

ST_2: count_load [1/1] 0.00ns
:1  %count_load = load i32* %count, align 4

ST_2: empty_2 [1/1] 0.00ns
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str6, i32 %tmp_2)

ST_2: stg_54 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.i32P(i32* %total, i32 %count_load)

ST_2: stg_55 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecIFCore(i32* %total, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_56 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_ovld.i1P(i1* %finished, i1 true)

ST_2: stg_57 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecIFCore(i1* %finished, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_58 [1/1] 0.00ns
:7  ret i32 %result_load


 <State 3>: 1.57ns
ST_3: stg_59 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(i32* %currentIteration, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_3: stg_60 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: stg_61 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_3: stg_62 [1/1] 1.57ns
:7  br label %3


 <State 4>: 2.44ns
ST_4: val_assign [1/1] 0.00ns
:0  %val_assign = phi i32 [ 0, %2 ], [ %i, %4 ]

ST_4: localFull_load [1/1] 0.00ns
:1  %localFull_load = load volatile i1* %localFull, align 1

ST_4: i [1/1] 2.44ns
:2  %i = add nsw i32 %val_assign, 1

ST_4: stg_66 [1/1] 0.00ns
:3  br i1 %localFull_load, label %5, label %4

ST_4: stg_67 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = trunc i32 %val_assign to i4

ST_4: stg_69 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_1)

ST_4: full_read [1/1] 0.00ns
:4  %full_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_4: stg_71 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fullOut, i1 %full_read)

ST_4: stg_72 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: stg_73 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_4: localEmpty_1 [1/1] 0.00ns
:2  %localEmpty_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_4: stg_75 [1/1] 1.30ns
:3  store volatile i1 %localEmpty_1, i1* %localEmpty, align 1


 <State 5>: 4.01ns
ST_5: count_load_1 [1/1] 0.00ns
:0  %count_load_1 = load i32* %count, align 4

ST_5: stg_77 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecIFCore(i1* %fullOut, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_5: localFull_2 [1/1] 0.00ns
:7  %localFull_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_5: stg_79 [1/1] 1.30ns
:8  store volatile i1 %localFull_2, i1* %localFull, align 1

ST_5: count_1 [1/1] 2.44ns
:9  %count_1 = add nsw i32 %count_load_1, 1

ST_5: stg_81 [1/1] 1.57ns
:10  store i32 %count_1, i32* %count, align 4

ST_5: stg_82 [1/1] 0.00ns
:11  br label %3


 <State 6>: 1.57ns
ST_6: stg_83 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_6: stg_84 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_6: stg_85 [1/1] 1.57ns
:6  br label %6


 <State 7>: 5.46ns
ST_7: op2_assign [1/1] 0.00ns
:0  %op2_assign = phi i32 [ 0, %5 ], [ %i_1, %7 ]

ST_7: localEmpty_load [1/1] 0.00ns
:1  %localEmpty_load = load volatile i1* %localEmpty, align 1

ST_7: i_1 [1/1] 2.44ns
:2  %i_1 = add nsw i32 %op2_assign, 1

ST_7: stg_89 [1/1] 0.00ns
:3  br i1 %localEmpty_load, label %8, label %7

ST_7: result_load_1 [1/1] 0.00ns
:0  %result_load_1 = load i32* %result, align 4

ST_7: stg_91 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: priorityIn_V_read [1/1] 0.00ns
:2  %priorityIn_V_read = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_7: tmp_5 [1/1] 0.00ns
:3  %tmp_5 = zext i4 %priorityIn_V_read to i32

ST_7: tmp_6 [1/1] 2.52ns
:4  %tmp_6 = icmp eq i32 %tmp_5, %op2_assign

ST_7: result_1 [1/1] 2.44ns
:5  %result_1 = add nsw i32 %result_load_1, 1

ST_7: result_1_s [1/1] 1.37ns
:6  %result_1_s = select i1 %tmp_6, i32 %result_load_1, i32 %result_1

ST_7: localEmpty_2 [1/1] 0.00ns
:7  %localEmpty_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_7: stg_98 [1/1] 1.30ns
:8  store volatile i1 %localEmpty_2, i1* %localEmpty, align 1

ST_7: stg_99 [1/1] 1.57ns
:9  store i32 %result_1_s, i32* %result, align 4

ST_7: stg_100 [1/1] 0.00ns
:10  br label %6

ST_7: stg_101 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: stg_102 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_7: stg_103 [1/1] 0.00ns
:2  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ priorityOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x41ae630; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ priorityIn_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x41adb20; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmdOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x41ba4e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x41ce110; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ full]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x41c3110; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fullOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x41c3390; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iterations]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3bc37c0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ finished]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x41acdf0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ currentIteration]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x41a6640; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ total]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x41db100; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result            (alloca         ) [ 01111111]
count             (alloca         ) [ 01111111]
stg_10            (specbitsmap    ) [ 00000000]
stg_11            (specbitsmap    ) [ 00000000]
stg_12            (specbitsmap    ) [ 00000000]
stg_13            (specbitsmap    ) [ 00000000]
stg_14            (specbitsmap    ) [ 00000000]
stg_15            (specbitsmap    ) [ 00000000]
stg_16            (specbitsmap    ) [ 00000000]
stg_17            (specbitsmap    ) [ 00000000]
stg_18            (specbitsmap    ) [ 00000000]
stg_19            (specbitsmap    ) [ 00000000]
stg_20            (specbitsmap    ) [ 00000000]
stg_21            (spectopmodule  ) [ 00000000]
iterations_read   (read           ) [ 00111111]
localFull         (alloca         ) [ 00111111]
localEmpty        (alloca         ) [ 00111111]
stg_25            (specwire       ) [ 00000000]
stg_26            (specwire       ) [ 00000000]
stg_27            (specwire       ) [ 00000000]
stg_28            (specifcore     ) [ 00000000]
stg_29            (specwire       ) [ 00000000]
stg_30            (specwire       ) [ 00000000]
stg_31            (specwire       ) [ 00000000]
stg_32            (specwire       ) [ 00000000]
stg_33            (specwire       ) [ 00000000]
stg_34            (specwire       ) [ 00000000]
stg_35            (specwire       ) [ 00000000]
stg_36            (specwire       ) [ 00000000]
stg_37            (specifcore     ) [ 00000000]
tmp_2             (specregionbegin) [ 00111111]
stg_39            (write          ) [ 00000000]
stg_40            (store          ) [ 00000000]
stg_41            (store          ) [ 00000000]
stg_42            (br             ) [ 01111111]
j                 (phi            ) [ 00100000]
tmp               (icmp           ) [ 00111111]
j_1               (add            ) [ 01111111]
stg_46            (br             ) [ 00000000]
stg_47            (write          ) [ 00000000]
localFull_1       (read           ) [ 00000000]
stg_49            (store          ) [ 00000000]
stg_50            (write          ) [ 00000000]
result_load       (load           ) [ 00000000]
count_load        (load           ) [ 00000000]
empty_2           (specregionend  ) [ 00000000]
stg_54            (write          ) [ 00000000]
stg_55            (specifcore     ) [ 00000000]
stg_56            (write          ) [ 00000000]
stg_57            (specifcore     ) [ 00000000]
stg_58            (ret            ) [ 00000000]
stg_59            (specifcore     ) [ 00000000]
stg_60            (wait           ) [ 00000000]
stg_61            (write          ) [ 00000000]
stg_62            (br             ) [ 00111111]
val_assign        (phi            ) [ 00001000]
localFull_load    (load           ) [ 00111111]
i                 (add            ) [ 00111111]
stg_66            (br             ) [ 00000000]
stg_67            (wait           ) [ 00000000]
tmp_1             (trunc          ) [ 00000000]
stg_69            (write          ) [ 00000000]
full_read         (read           ) [ 00000000]
stg_71            (write          ) [ 00000000]
stg_72            (wait           ) [ 00000000]
stg_73            (write          ) [ 00000000]
localEmpty_1      (read           ) [ 00000000]
stg_75            (store          ) [ 00000000]
count_load_1      (load           ) [ 00000000]
stg_77            (specifcore     ) [ 00000000]
localFull_2       (read           ) [ 00000000]
stg_79            (store          ) [ 00000000]
count_1           (add            ) [ 00000000]
stg_81            (store          ) [ 00000000]
stg_82            (br             ) [ 00111111]
stg_83            (wait           ) [ 00000000]
stg_84            (write          ) [ 00000000]
stg_85            (br             ) [ 00111111]
op2_assign        (phi            ) [ 00000001]
localEmpty_load   (load           ) [ 00111111]
i_1               (add            ) [ 00111111]
stg_89            (br             ) [ 00000000]
result_load_1     (load           ) [ 00000000]
stg_91            (wait           ) [ 00000000]
priorityIn_V_read (read           ) [ 00000000]
tmp_5             (zext           ) [ 00000000]
tmp_6             (icmp           ) [ 00000000]
result_1          (add            ) [ 00000000]
result_1_s        (select         ) [ 00000000]
localEmpty_2      (read           ) [ 00000000]
stg_98            (store          ) [ 00000000]
stg_99            (store          ) [ 00000000]
stg_100           (br             ) [ 00111111]
stg_101           (wait           ) [ 00000000]
stg_102           (write          ) [ 00000000]
stg_103           (br             ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="priorityOut_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityOut_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="priorityIn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityIn_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmdOut_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmdOut_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="full">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fullOut">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fullOut"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="iterations">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iterations"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="finished">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="finished"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="currentIteration">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentIteration"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="total">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="total"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="result_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="count_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="localFull_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localFull/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="localEmpty_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localEmpty/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="iterations_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iterations_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="2" slack="0"/>
<pin id="105" dir="0" index="2" bw="2" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_39/1 stg_50/2 stg_61/3 stg_73/4 stg_84/6 stg_102/7 "/>
</bind>
</comp>

<comp id="110" class="1004" name="stg_47_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_47/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_read_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="localFull_1/2 full_read/4 localFull_2/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="stg_54_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="32" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_54/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="stg_56_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_56/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="stg_69_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="4" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_69/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="stg_71_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_71/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="localEmpty_1/4 localEmpty_2/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="priorityIn_V_read_read_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="priorityIn_V_read/7 "/>
</bind>
</comp>

<comp id="167" class="1005" name="j_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="j_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="val_assign_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="val_assign_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/4 "/>
</bind>
</comp>

<comp id="190" class="1005" name="op2_assign_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="op2_assign_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign/7 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="1"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_49/2 stg_79/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_load/2 result_load_1/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/2 count_load_1/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="3"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_75/4 stg_98/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="stg_40_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_40/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="stg_41_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_41/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="1"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="j_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="localFull_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="3"/>
<pin id="242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localFull_load/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="count_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_1/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="stg_81_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="4"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_81/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="localEmpty_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="5"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localEmpty_load/7 "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_5_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_6_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="result_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_1/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="result_1_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="32" slack="0"/>
<pin id="294" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1_s/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="stg_99_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="5"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_99/7 "/>
</bind>
</comp>

<comp id="303" class="1005" name="result_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="310" class="1005" name="count_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="317" class="1005" name="iterations_read_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iterations_read "/>
</bind>
</comp>

<comp id="322" class="1005" name="localFull_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="localFull "/>
</bind>
</comp>

<comp id="328" class="1005" name="localEmpty_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="3"/>
<pin id="330" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="localEmpty "/>
</bind>
</comp>

<comp id="337" class="1005" name="j_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="i_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="353" class="1005" name="i_1_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="52" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="54" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="58" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="60" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="58" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="64" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="66" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="138"><net_src comp="70" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="144"><net_src comp="72" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="74" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="117" pin="2"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="60" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="76" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="165"><net_src comp="78" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="171" pin="4"/><net_sink comp="110" pin=2"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="117" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="210" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="218"><net_src comp="154" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="171" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="171" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="56" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="247"><net_src comp="183" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="56" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="183" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="258"><net_src comp="210" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="272"><net_src comp="194" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="56" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="161" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="194" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="207" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="56" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="278" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="207" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="284" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="80" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="313"><net_src comp="84" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="320"><net_src comp="96" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="325"><net_src comp="88" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="331"><net_src comp="92" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="340"><net_src comp="234" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="348"><net_src comp="243" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="356"><net_src comp="268" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="194" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: priorityOut_V | {4 }
	Port: cmdOut_V | {1 2 3 4 6 7 }
	Port: fullOut | {4 }
	Port: finished | {2 }
	Port: currentIteration | {2 }
	Port: total | {2 }
  - Chain level:
	State 1
		stg_40 : 1
		stg_41 : 1
	State 2
		tmp : 1
		j_1 : 1
		stg_46 : 2
		stg_47 : 1
		stg_54 : 1
		stg_58 : 1
	State 3
	State 4
		i : 1
		stg_66 : 1
		tmp_1 : 1
		stg_69 : 2
	State 5
		count_1 : 1
		stg_81 : 2
	State 6
	State 7
		i_1 : 1
		stg_89 : 1
		tmp_6 : 1
		result_1 : 1
		result_1_s : 2
		stg_99 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           j_1_fu_234          |    0    |    32   |
|          |            i_fu_243           |    0    |    32   |
|    add   |         count_1_fu_254        |    0    |    32   |
|          |           i_1_fu_268          |    0    |    32   |
|          |        result_1_fu_284        |    0    |    32   |
|----------|-------------------------------|---------|---------|
|   icmp   |           tmp_fu_229          |    0    |    40   |
|          |          tmp_6_fu_278         |    0    |    40   |
|----------|-------------------------------|---------|---------|
|  select  |       result_1_s_fu_290       |    0    |    32   |
|----------|-------------------------------|---------|---------|
|          |   iterations_read_read_fu_96  |    0    |    0    |
|   read   |        grp_read_fu_117        |    0    |    0    |
|          |        grp_read_fu_154        |    0    |    0    |
|          | priorityIn_V_read_read_fu_161 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        grp_write_fu_102       |    0    |    0    |
|          |      stg_47_write_fu_110      |    0    |    0    |
|   write  |      stg_54_write_fu_123      |    0    |    0    |
|          |      stg_56_write_fu_130      |    0    |    0    |
|          |      stg_69_write_fu_139      |    0    |    0    |
|          |      stg_71_write_fu_146      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |          tmp_1_fu_249         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |          tmp_5_fu_274         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   272   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     count_reg_310     |   32   |
|      i_1_reg_353      |   32   |
|       i_reg_345       |   32   |
|iterations_read_reg_317|   32   |
|      j_1_reg_337      |   32   |
|       j_reg_167       |   32   |
|   localEmpty_reg_328  |    1   |
|   localFull_reg_322   |    1   |
|   op2_assign_reg_190  |   32   |
|     result_reg_303    |   32   |
|   val_assign_reg_179  |   32   |
+-----------------------+--------+
|         Total         |   290  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  |
|------------------|------|------|------|--------||---------|
| grp_write_fu_102 |  p2  |   3  |   2  |    6   |
|------------------|------|------|------|--------||---------|
|       Total      |      |      |      |    6   ||  1.4105 |
|------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   272  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   290  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   290  |   272  |
+-----------+--------+--------+--------+
