

================================================================
== Vitis HLS Report for 'calculate_statistics_Pipeline_calc_sum'
================================================================
* Date:           Tue Feb 18 03:51:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        pack_stream_to_blk
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        9|        ?|  90.000 ns|         ?|    8|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- calc_sum  |        7|        ?|         8|          6|          1|  1 ~ ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    100|    -|
|Register         |        -|    -|     168|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     168|    198|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U11  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln96_fu_176_p2   |         +|   0|  0|  38|          31|           1|
    |icmp_ln96_fu_152_p2  |      icmp|   0|  0|  38|          31|          31|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  78|          63|          34|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  37|          7|    1|          7|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|   31|         62|
    |i_1_fu_66                    |   9|          2|   31|         62|
    |sum_fu_62                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 100|         21|   99|        203|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_1_fu_66                    |  31|   0|   31|          0|
    |i_reg_240                    |  31|   0|   31|          0|
    |icmp_ln96_reg_246            |   1|   0|    1|          0|
    |sum_1_reg_280                |  32|   0|   32|          0|
    |sum_fu_62                    |  32|   0|   32|          0|
    |tmp_reg_270                  |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 168|   0|  168|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_sum|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_sum|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_sum|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_sum|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_sum|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_sum|  return value|
|grp_fu_376_p_din0    |  out|   32|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_sum|  return value|
|grp_fu_376_p_din1    |  out|   32|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_sum|  return value|
|grp_fu_376_p_opcode  |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_sum|  return value|
|grp_fu_376_p_dout0   |   in|   32|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_sum|  return value|
|grp_fu_376_p_ce      |  out|    1|  ap_ctrl_hs|  calculate_statistics_Pipeline_calc_sum|  return value|
|empty                |   in|   31|     ap_none|                                   empty|        scalar|
|data_address0        |  out|    8|   ap_memory|                                    data|         array|
|data_ce0             |  out|    1|   ap_memory|                                    data|         array|
|data_q0              |   in|   32|   ap_memory|                                    data|         array|
|data_1_address0      |  out|    8|   ap_memory|                                  data_1|         array|
|data_1_ce0           |  out|    1|   ap_memory|                                  data_1|         array|
|data_1_q0            |   in|   32|   ap_memory|                                  data_1|         array|
|data_2_address0      |  out|    8|   ap_memory|                                  data_2|         array|
|data_2_ce0           |  out|    1|   ap_memory|                                  data_2|         array|
|data_2_q0            |   in|   32|   ap_memory|                                  data_2|         array|
|data_3_address0      |  out|    8|   ap_memory|                                  data_3|         array|
|data_3_ce0           |  out|    1|   ap_memory|                                  data_3|         array|
|data_3_q0            |   in|   32|   ap_memory|                                  data_3|         array|
|sum_out              |  out|   32|      ap_vld|                                 sum_out|       pointer|
|sum_out_ap_vld       |  out|    1|      ap_vld|                                 sum_out|       pointer|
+---------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 6, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:94]   --->   Operation 11 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 12 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_1 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty"   --->   Operation 13 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln96 = store i31 0, i31 %i_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 14 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln94 = store i32 0, i32 %sum" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:94]   --->   Operation 15 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc10"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = load i31 %i_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 17 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.52ns)   --->   "%icmp_ln96 = icmp_eq  i31 %i, i31 %tmp_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 18 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %for.inc10.split, void %for.end12.loopexit.exitStub" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 19 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %i, i32 2, i32 9" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 20 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i8 %lshr_ln1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 21 'zext' 'zext_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln96" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 22 'getelementptr' 'data_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln96" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 23 'getelementptr' 'data_1_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln96" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 24 'getelementptr' 'data_2_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln96" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 25 'getelementptr' 'data_3_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%data_load = load i8 %data_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 26 'load' 'data_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%data_1_load = load i8 %data_1_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 27 'load' 'data_1_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%data_2_load = load i8 %data_2_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 28 'load' 'data_2_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%data_3_load = load i8 %data_3_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 29 'load' 'data_3_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.52ns)   --->   "%add_ln96 = add i31 %i, i31 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 31 'add' 'add_ln96' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 32 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 33 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_load = load i8 %data_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 33 'load' 'data_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 34 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_1_load = load i8 %data_1_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 34 'load' 'data_1_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 35 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_2_load = load i8 %data_2_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 35 'load' 'data_2_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 36 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_3_load = load i8 %data_3_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 36 'load' 'data_3_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 37 [1/1] (1.82ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %data_load, i2 1, i32 %data_1_load, i2 2, i32 %data_2_load, i2 3, i32 %data_3_load, i32 <undef>, i2 %trunc_ln96" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 37 'sparsemux' 'tmp' <Predicate = (!icmp_ln96)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln96 = store i31 %add_ln96, i31 %i_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 38 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum"   --->   Operation 49 'load' 'sum_load_1' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_1"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln96)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 39 'load' 'sum_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 40 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 40 'fadd' 'sum_1' <Predicate = (!icmp_ln96)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 41 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 41 'fadd' 'sum_1' <Predicate = (!icmp_ln96)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 42 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 42 'fadd' 'sum_1' <Predicate = (!icmp_ln96)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 43 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 43 'fadd' 'sum_1' <Predicate = (!icmp_ln96)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 44 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %tmp" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:98]   --->   Operation 44 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.58>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:97]   --->   Operation 45 'specpipeline' 'specpipeline_ln97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 46 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln94 = store i32 %sum_1, i32 %sum" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:94]   --->   Operation 47 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc10" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:96]   --->   Operation 48 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                   (alloca           ) [ 011111111]
i_1                   (alloca           ) [ 011000000]
tmp_1                 (read             ) [ 000000000]
store_ln96            (store            ) [ 000000000]
store_ln94            (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
i                     (load             ) [ 001000000]
icmp_ln96             (icmp             ) [ 011111100]
br_ln96               (br               ) [ 000000000]
lshr_ln1              (partselect       ) [ 000000000]
zext_ln96             (zext             ) [ 000000000]
data_addr             (getelementptr    ) [ 001000000]
data_1_addr           (getelementptr    ) [ 001000000]
data_2_addr           (getelementptr    ) [ 001000000]
data_3_addr           (getelementptr    ) [ 001000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
add_ln96              (add              ) [ 000000000]
trunc_ln96            (trunc            ) [ 000000000]
data_load             (load             ) [ 000000000]
data_1_load           (load             ) [ 000000000]
data_2_load           (load             ) [ 000000000]
data_3_load           (load             ) [ 000000000]
tmp                   (sparsemux        ) [ 010111110]
store_ln96            (store            ) [ 000000000]
sum_load              (load             ) [ 010011110]
sum_1                 (fadd             ) [ 001000001]
specpipeline_ln97     (specpipeline     ) [ 000000000]
specloopname_ln96     (specloopname     ) [ 000000000]
store_ln94            (store            ) [ 000000000]
br_ln96               (br               ) [ 000000000]
sum_load_1            (load             ) [ 000000000]
write_ln0             (write            ) [ 000000000]
ret_ln0               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sum_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4float.float.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="sum_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="31" slack="0"/>
<pin id="72" dir="0" index="1" bw="31" slack="0"/>
<pin id="73" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="data_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="8" slack="0"/>
<pin id="87" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="data_1_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="data_2_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_2_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="data_3_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_3_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_1_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_2_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_3_load/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="1"/>
<pin id="138" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln96_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="31" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln94_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="31" slack="0"/>
<pin id="151" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln96_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="31" slack="0"/>
<pin id="154" dir="0" index="1" bw="31" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="lshr_ln1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="31" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="0" index="3" bw="5" slack="0"/>
<pin id="163" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln96_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln96_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="31" slack="1"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="trunc_ln96_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="31" slack="1"/>
<pin id="183" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="2" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="0" index="3" bw="2" slack="0"/>
<pin id="189" dir="0" index="4" bw="32" slack="0"/>
<pin id="190" dir="0" index="5" bw="2" slack="0"/>
<pin id="191" dir="0" index="6" bw="32" slack="0"/>
<pin id="192" dir="0" index="7" bw="2" slack="0"/>
<pin id="193" dir="0" index="8" bw="32" slack="0"/>
<pin id="194" dir="0" index="9" bw="32" slack="0"/>
<pin id="195" dir="0" index="10" bw="2" slack="0"/>
<pin id="196" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln96_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="0"/>
<pin id="210" dir="0" index="1" bw="31" slack="1"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sum_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln94_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="0" index="1" bw="32" slack="7"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/8 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sum_load_1_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="sum_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="233" class="1005" name="i_1_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="31" slack="0"/>
<pin id="235" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="240" class="1005" name="i_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="31" slack="1"/>
<pin id="242" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="246" class="1005" name="icmp_ln96_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="250" class="1005" name="data_addr_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="255" class="1005" name="data_1_addr_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_1_addr "/>
</bind>
</comp>

<comp id="260" class="1005" name="data_2_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="1"/>
<pin id="262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_2_addr "/>
</bind>
</comp>

<comp id="265" class="1005" name="data_3_addr_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="1"/>
<pin id="267" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="data_3_addr "/>
</bind>
</comp>

<comp id="270" class="1005" name="tmp_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="275" class="1005" name="sum_load_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

<comp id="280" class="1005" name="sum_1_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="60" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="83" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="90" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="97" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="104" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="70" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="149" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="171"><net_src comp="158" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="174"><net_src comp="168" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="199"><net_src comp="111" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="201"><net_src comp="117" pin="3"/><net_sink comp="184" pin=4"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="184" pin=5"/></net>

<net id="203"><net_src comp="123" pin="3"/><net_sink comp="184" pin=6"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="184" pin=7"/></net>

<net id="205"><net_src comp="129" pin="3"/><net_sink comp="184" pin=8"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="184" pin=9"/></net>

<net id="207"><net_src comp="181" pin="1"/><net_sink comp="184" pin=10"/></net>

<net id="212"><net_src comp="176" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="224"><net_src comp="221" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="228"><net_src comp="62" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="236"><net_src comp="66" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="243"><net_src comp="149" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="249"><net_src comp="152" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="83" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="258"><net_src comp="90" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="263"><net_src comp="97" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="268"><net_src comp="104" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="273"><net_src comp="184" pin="11"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="278"><net_src comp="213" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="283"><net_src comp="135" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="217" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_out | {2 }
 - Input state : 
	Port: calculate_statistics_Pipeline_calc_sum : empty | {1 }
	Port: calculate_statistics_Pipeline_calc_sum : data | {1 2 }
	Port: calculate_statistics_Pipeline_calc_sum : data_1 | {1 2 }
	Port: calculate_statistics_Pipeline_calc_sum : data_2 | {1 2 }
	Port: calculate_statistics_Pipeline_calc_sum : data_3 | {1 2 }
  - Chain level:
	State 1
		store_ln96 : 1
		store_ln94 : 1
		i : 1
		icmp_ln96 : 2
		br_ln96 : 3
		lshr_ln1 : 2
		zext_ln96 : 3
		data_addr : 4
		data_1_addr : 4
		data_2_addr : 4
		data_3_addr : 4
		data_load : 5
		data_1_load : 5
		data_2_load : 5
		data_3_load : 5
	State 2
		tmp : 1
		store_ln96 : 1
		write_ln0 : 1
	State 3
		sum_1 : 1
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_135      |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln96_fu_152   |    0    |    0    |    38   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln96_fu_176    |    0    |    0    |    38   |
|----------|-----------------------|---------|---------|---------|
| sparsemux|       tmp_fu_184      |    0    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|   read   |    tmp_1_read_fu_70   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_76 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|    lshr_ln1_fu_158    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    zext_ln96_fu_168   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln96_fu_181   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |   205   |   486   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|data_1_addr_reg_255|    8   |
|data_2_addr_reg_260|    8   |
|data_3_addr_reg_265|    8   |
| data_addr_reg_250 |    8   |
|    i_1_reg_233    |   31   |
|     i_reg_240     |   31   |
| icmp_ln96_reg_246 |    1   |
|   sum_1_reg_280   |   32   |
|  sum_load_reg_275 |   32   |
|    sum_reg_225    |   32   |
|    tmp_reg_270    |   32   |
+-------------------+--------+
|       Total       |   223  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_117 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_123 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_129 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_135    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   128  ||   7.94  ||    0    ||    45   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   205  |   486  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    0   |   45   |
|  Register |    -   |    -   |   223  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   428  |   531  |
+-----------+--------+--------+--------+--------+
