#--  Synopsys, Inc.
#--  Version K-2015.09L
#--  Project file C:\embedded\Lattice\examples\pwm_led\pwm_led\pwm_led_Implmnt\run_options.txt
#--  Written on Mon Dec 05 20:33:20 2016


#project files
add_file -verilog -vlog_std sysv "source/top.sv"



#implementation: "pwm_led_Implmnt"
impl -add pwm_led_Implmnt -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1

#device options
set_option -technology SBTiCE40UL
set_option -part iCE40UL640
set_option -package SWG16
set_option -speed_grade ""
set_option -part_companion ""

#compilation/mapping options

# mapper_options
set_option -frequency auto
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# Lattice iCE40UL
set_option -maxfan 10000
set_option -rw_check_on_ram 0
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -retiming 0
set_option -update_models_cp 0
set_option -fix_gated_and_generated_clocks 1
set_option -run_prop_extract 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "pwm_led_Implmnt/pwm_led.edf"
impl -active "pwm_led_Implmnt"
