<!doctype html>
<html class="no-js" lang="en">

<head>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=UA-134931760-1"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());

    gtag('config', 'UA-134931760-1');
  </script>

  <meta charset="utf-8">
  <meta http-equiv="x-ua-compatible" content="ie=edge">
  <title>Black Swift: Using EJTAG</title>
  <link rel="icon" type="image/x-icon" href="/favicon.ico" />
  <meta name="description" content="My previous publication of EJTAG: although the hacker‚Äôs attraction was warmly received by the public, it had some flaws: for example, the performance ...">
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">

  <link rel="stylesheet" href="../../css/main.css">

  <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
  <script>window.jQuery || document.write('<script src="../../js/vendors/jquery-3.3.1.min.js"><\/script>')</script>

  <script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
  <script>
       (adsbygoogle = window.adsbygoogle || []).push({
            google_ad_client: "ca-pub-6974184241884155",
            enable_page_level_ads: true
       });
  </script>
</head>

<body>
  <!--[if lte IE 9]>
    <p class="browserupgrade">You are using an <strong>outdated</strong> browser. Please <a href="https://browsehappy.com/">upgrade your browser</a> to improve your experience and security.</p>
  <![endif]-->
  <header class="page-header js-page-header">
    <a class="page-header-logo-container" href="https://weekly-geekly.github.io/index.html"></a>
    <div class="page-header-text">Geekly Articles each Day</div>
  </header>
  <nav class="page-headings-container js-page-headings-container"></nav>
  <div class="tools-bar js-tools-bar">
    <!-- <a href="../../search.html" title="Search">üîé</a> -->
    <a class="js-list-of-headings-button" data-state="closed" href="#" title="Headings">üìú</a>
    <a class="js-go-to-top-button" href="#" title="Go to Top">‚¨ÜÔ∏è</a>
    <a class="js-go-to-bottom-button" href="#" title="Go to Bottom">‚¨áÔ∏è</a>
  </div>
  <a href="http://bit.ly/donateToWeeklyGeekly" class="donate-btn">DONATE</a>
  <section class="page js-page"><h1>Black Swift: Using EJTAG</h1><div class="post__text post__text-html js-mediator-article"><img src="https://habrastorage.org/files/3a7/83c/08d/3a783c08d637468ab021227c3b0548d2.jpg"><br>  My previous publication of <a href="http://geektimes.ru/post/245066/">EJTAG:</a> although the <a href="http://geektimes.ru/post/245066/">hacker‚Äôs attraction</a> was warmly received by the public, it had some flaws: for example, the performance of the EJTAG transmission was demonstrated too low (as much as 2 KB / s!). <br>  Unfortunately, I managed to bring the JTAG interface of the MR3020 board to total disrepair (the TDI wire was torn off along with a piece of SMD resistor R16).  Since it was not possible to fix the damage, the defects remained uncorrected. <br>  A few days ago I received a Black Swift Pro board with an adapter from <a href="http://www.black-swift.ru/">Black Swift project</a> manager Dmitry Zherebkov.  The Black Swift Pro is similar in many respects to the MR3020, which means that I had the opportunity to write a publication about EJTAG on Black Swift and eliminate past shortcomings! <br><a name="habracut"></a><br><blockquote>  Warning: the following is a description of how to work with EJTAG for the Black Swift board using free software;  It is assumed that the reader does not fall into a stupor from the command line interface, knows who the AR9331, MR3020 and EJTAG are, know where to get the cross-compiler for MIPS and guess why they use minicom.  If you have any questions about the use of EJTAG on the Black Swift board, the author recommends that you first look for the answer in the <a href="http://geektimes.ru/post/245066/">EJTAG</a> publication <a href="http://geektimes.ru/post/245066/">: attraction for hackers</a> . <br></blockquote><br><br><h4>  Black Swift: Unlike TP-Link MR3020 </h4><br>  Unlike the TP-Link MR3020, Black Swift is not a complete product designed to solve a fixed problem. <br>  Just the opposite: the Black Swift board is designed so that users can easily create their own products on its base.  For this reason, the Black Swift board has much fewer restrictions (both software and hardware) for conducting experiments. <br>  The dimensions of Black Swift are quite small, the board uses connectors, which by their nature are similar to connectors on Arduino-like boards, but having twice the distance between adjacent connectors is 1.27 mm.  Because of this miniature, in order to simplify prototyping with such a board, it is proposed to use a special adapter that allows you to use the usual ‚Äúbig‚Äù wires from the Arduino: <br><img src="https://habrastorage.org/files/78b/5b0/600/78b5b0600dc3413d8f8ee1ae8951ecfe.jpg"><br><blockquote>  The SD card in the photo is for scale only. </blockquote><br><br>  The Black Swift ROM is flashed with a <a href="https://github.com/pepe2k/u-boot_mod">u-boot_mod</a> base boot loader for this board. <br>  At startup, the loader displays the following message in the UART (UART settings: 115200 8n1): <br><blockquote><pre> **********************************************
 * U-Boot 1.1.4 (Apr 1 2015) *
 **********************************************<font></font>
<font></font>
 U-Boot for Black Swift board (AR9331)<font></font>
<font></font>
 DRAM: 64 MB DDR2 16-bit
 FLASH: Winbond W25Q128 (16 MB)
 CLOCKS: 400/400/200/33 MHz (CPU / RAM / AHB / SPI) </pre></blockquote><br>  If within 1 second the user does not send any symbol to the UART, then the OS is loaded based on OpenWrt.  If the user has time to send a character to the loader, then the loader command line becomes available.  From this line it is possible to give the command to load data into RAM (via UART via Y-Modem or via Ethernet via tftp) and transfer control to any address;  there are even commands for reprogramming the ROM. 
      <br>
        <script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
        <ins class="adsbygoogle"
          style="display:block; text-align:center;"
          data-ad-layout="in-article"
          data-ad-format="fluid"
          data-ad-client="ca-pub-6974184241884155"
          data-ad-slot="8945601208"></ins>
        <script>
          (adsbygoogle = window.adsbygoogle || []).push({});
        </script>
      <br>
      At first glance, Black Swift for the developer of embedded software has a lot of advantages over the MR3020: <br><ul><li>  connecting to almost any AR9331 interface (including JTAG) has become much easier; </li><li>  the loader is quite friendly (in the MR3020, the possibilities for loading user codes into RAM were severely limited); </li><li>  if you don‚Äôt touch anything, the GPIO11 / JS AR9331 input on the Black Swift is connected to the VDD25, which corresponds to the permission to use the EJTAG (recall that on the MR3020 you had to specifically press the SW1 button); </li><li>  In the Black Swift Pro version, it became possible to connect a boot ROM to the programmer (see below for AR9331 features). </li></ul><br>  But, as they say, <i>believe me, everything is not so simple here ...</i> <br><br><h4>  Nothing foreshadowed trouble </h4><br>  It turned out that the firmware on the basis of u-boot_mod, although it allows you to load the code into RAM and execute it, but, like the firmware MR3020, it is hostile to EJTAG lovers and tries to disable EJTAG programmatically shortly after the start. <br>  Using the MR3020 experience associated with disabling the SPI Flash boot ROM due to the breaking of the CS circuit is rather difficult. <br>  in spite of the fact that there are microswitches on the Black Swift <b>Pro</b> , which ensure disconnection of the boot ROM from the AR9331 (which, according to the authors, allows the use of an external programmer).  Access to these microswitches on the board installed on the standard adapter, to put it mildly, is difficult.  In order to accurately switch the switches to the desired position, the board will have to be removed from the adapter.  There are no microswitches on the Black Swift board (not Pro!).  It is theoretically possible to solder a pair of wires to a microswitch or a ROM chip for closing / opening the CS circuit from the outside, but such a refinement requires the ability to solder well (I think the photo below gives an idea of ‚Äã‚Äãthe complexity of the modification). <br><img src="https://habrastorage.org/files/030/a87/ea5/030a87ea581949729485784e46653737.jpg"><br><div class="spoiler">  <b class="spoiler_title">Why do you need micro switches on Black Swift Pro?</b> <div class="spoiler_text">  The fact is that without a detach from the AR9331, attempts to reprogram (or even just read) the SPI Flash boot ROM chip are doomed to failure - the AR9331 persistently drives the SPI line even with an active RESET line.  On Black Swift Pro, four microswitches allow you to solve this problem by completely disconnecting the boot ROM from the AR9331, which allows you to successfully use an external programmer. <br></div></div><br>  Thus, it will be difficult to use the JTAG revitalization technique, which works successfully on the MR3020. <br>  <i>We will go another way.</i> <br><br><h4>  ‚ÄúA dirty hack will allow JTAG poyuzat‚Äù </h4><br>  So the problem is that the u-boot_mod loader disables JTAG. <br>  Let's see what u-boot_mod does when it starts (let me remind you that after removing the signal, any processor with MIPS architecture starts to <code>0xbfc00000</code> instructions from address <code>0xbfc00000</code> ): <br><blockquote><pre>     bfc00000: 100000ff b 0xbfc00400
     bfc00004: 00000000 nop </pre></blockquote><br>  If you replace the branch command with the address <code>0xbfc00400</code> with the branch command with the address <code>0xbfc00000</code> , like this: <br><blockquote><pre>     bfc00000: 1000ffff b 0xbfc00000
     bfc00004: 00000000 nop </pre></blockquote><br>  then u-boot_mod will not be able to do its dirty deed to disable JTAG. <br><div class="spoiler">  <b class="spoiler_title">Of course, the proposed solution is very clumsy ...</b> <div class="spoiler_text">  and it would be much better to fix the firmware in such a way that access to JTAG always remained (or at least under a certain condition), but, unfortunately, at the time of preparing this publication, the source code of the firmware was not available (see the <a href="http://www.black-swift.ru/forum/suggestions/24-vylozhit-iskhodnye-testy-na-github">forum black-swift.ru</a> ) , and absolutely no one wants to make non-trivial corrections to the binary firmware. <br></div></div><br>  Replacement can be done using an external programmer, but in order not to make unnecessary movements, it is better to use barebox. <br><br>  <strong>A warning!</strong>  <strong>The actions described below may result in a complete flirting of your Black Swift card.</strong> <br><br><h4>  Build barebox </h4><br>  To modify the u-boot_mod bootloader already flashed in the boot ROM, we use barebox from the official git repository barebox.org.  Download the source code from the next branch: <br><blockquote><pre>  $ git clone -b next git: //git.pengutronix.de/git/barebox.git </pre></blockquote><br><div class="spoiler">  <b class="spoiler_title">Why is it necessary to download the next branch from the git repository?</b> <div class="spoiler_text">  We drag the next branch for the only trivial change that will teach barebox to work with the ROM chip installed in Black Swift: <br><blockquote><pre> commit bd3e5011346e3d4d03ac076ada5768c2cf197dc4
 Author: Antony Pavlov &lt;antonynpavlov@gmail.com&gt;
 Date: Mon Apr 13 23:56:41 2015 +0300<font></font>
<font></font>
     mtd: m25p80: import ID for Winbond W25Q128FVSSI from linux<font></font>
<font></font>
     Winbond W25Q128FVSSI chip is used in the Black Swift board,
     (see http://www.black-swift.com for details). </pre></blockquote><br>  At the time of publication, this change has not yet fallen into a stable version of barebox. <br></div></div><br>  Go to the directory with the source code, make the configuration and build: <br><blockquote><pre>  $ cd barebox
  barebox $ export ARCH = mips
  barebox $ export CROSS_COMPILE = / opt / mips-2014.11 / bin / mips-linux-gnu-
  barebox $ make tplink-mr3020_defconfig
  barebox $ sed "s / # CONFIG_PARTITION is not set / CONFIG_PARTITION = y /" -i .config
  barebox $ sed "s / # CONFIG_CMD_PARTITION is not set / CONFIG_CMD_PARTITION = y /" -i .config
  barebox $ make </pre></blockquote><br>  If the build was successful, we get the file <code>barebox.bin</code> . <br>  It remains to download this file in the Black Swift RAM and start. <br><br><h4>  Connecting a FT2232H layout to Black Swift </h4><br>  To connect to the UART and JTAG interfaces of the AR9331 chip, we will use the <a href="http://microsin.net/adminstuff/hardware/ft2232h-board.html">FT2232H breadboard</a> (see also <a href="http://dangerousprototypes.com/docs/FT2232_breakout_board">FT2232 breakout board</a> ). <br>  Although the Black Swift Pro board has its own USB-UART converter, it is more convenient to use the FT2232H layout tool for connecting the UART for several reasons: <br><ul><li>  in this case, only one USB cable is used for the connection; </li><li>  energizing the Black Swift from the breadboard (although its load capacity is limited) and wanting to disconnect the power from the Black Swift for a while, we disconnect the power line from the breadboard;  so we are free from the problem with the renumbering of USB serial ports (ttyUSBxx) in linux, which can arise if we temporarily disable Black Swift Pro; </li><li>  decreases the likelihood of damaging the Black Swift by inserting / removing the microUSB connector; </li><li>  using a layout you don‚Äôt have to think about which Black Swift option you are working with (Pro or not Pro) (you still need a layout to connect via JTAG). </li></ul><br>  Here is the connection diagram: <br><img src="https://habrastorage.org/files/86f/ace/c5f/86facec5f530486dbf47613370d1de37.png"><br>  Appearance of the Black Swift FT2232H: <br><img src="https://habrastorage.org/files/d27/5e0/1a5/d275e01a57c349feb541206b8059d1bd.jpg"><br><br><h4>  Modification of u-boot_mod </h4><br>  After the layout of the FT2232H is connected to Black Swift, you can proceed with the modification of u-boot_mod.  To do this, run minicom. <br>  Next, we restart Black Swift (this can be done either by temporarily cutting off the power from the board, or by closing the RESET input to ground (0V)). <br>  As soon as we notice a message in minicom <br><blockquote><pre> Hit any key to stop autobooting </pre></blockquote><br>  you need to interrupt the download by pressing any key in minicom, after which the <code>BSB&gt;</code> boot loader should appear. <br>  Now we load <code>barebox.bin</code> into RAM using the Y-Modem protocol (to use Y-Modem on Debian, in addition to minicom, the lrzsz package must be installed). <br>  To do this, in the bootloader command line, start data reception via Y-Modem: <br><blockquote><pre> BSB&gt; loady 0xa0200000 </pre></blockquote><br>  In minicom'e start sending.  If minicom is configured as in the <a href="http://geektimes.ru/post/245066/">EJTAG</a> publication <a href="http://geektimes.ru/post/245066/">: attraction for hackers,</a> to send a file, you need to press Ctrl-B S, select ymodem in the menu, and then either select the file using the menu, or press Enter and enter the path to the <code>barebox.bin</code> file manually . <br>  After the successful completion of the download, it remains only to transfer control to the download address <code>barebox.bin</code> : <br><blockquote><pre> BSB&gt; go 0xa0200000
 ## Starting application at 0xA0200000 ...<font></font>
<font></font>
<font></font>
 barebox 2015.04.0-00103-g8397d68 # 1 Fri Apr 17 08:59:12 MSK 2015<font></font>
<font></font>
<font></font>
 Board: TP-LINK MR3020
 m25p80 m25p80 @ 00: w25q128 (16384 Kbytes)
 malloc space: 0xa0400000 -&gt; 0xa07fffff (size 4 MiB)
 environment load / dev / env0: No such file or directory
 Maybe you have to create the partition.
 running / env / bin / init ...
 / env / bin / init not found
 barebox: / </pre></blockquote><br><br>  Line <br><blockquote><pre> m25p80 m25p80 @ 00: w25q128 (16384 Kbytes) </pre></blockquote><br>  from the output above and tells us that barebox found the boot rom w25q128. <br>  To access the boot rom, barebox creates a device / dev / spiflash.  In order to work with the ROM was more convenient, as well as to reduce the likelihood of an error, we divide the ROM into sections.  To do this, refer to the <a href="http://www.black-swift.ru/wiki/index.php%3Ftitle%3D%25D0%25A1%25D1%2582%25D1%2580%25D1%2583%25D0%25BA%25D1%2582%25D1%2583%25D1%2580%25D0%25B0_%25D1%2584%25D0%25BB%25D1%258D%25D1%2588-%25D0%25BF%25D0%25B0%25D0%25BC%25D1%258F%25D1%2582%25D0%25B8">description of the structure of flash memory.</a> <br>  Use the addpart command to highlight sections: <br><blockquote><pre> barebox: / addpart / dev / spiflash 128K @ 0 (u-boot)
 barebox: / addpart / dev / spiflash 64K @ 128K (u-boot-env)
 barebox: / addpart / dev / spiflash 16128K @ 192K (open-wrt)
 barebox: / addpart / dev / spiflash 64K @ 16320K (art) </pre></blockquote><br>  Although we are only interested in the section with u-boot, out of pure curiosity we will check what is in the first 64 bytes of each section: <br><blockquote><pre> barebox: / md -s /dev/spiflash.u-boot 0 + 64
 00000000: 100000ff 00000000 100000fd 00000000 ................
 00000010: 1000018e 00000000 1000018c 00000000 ................
 00000020: 1000018a 00000000 10000188 00000000 ................
 00000030: 10000186 00000000 10000184 00000000 ................<font></font>
<font></font>
 barebox: / md -s /dev/spiflash.u-boot-env 0 + 64
 00000000: 071043c4 626f6f74 636d643d 626f6f74 ..C.bootcmd = boot
 00000010: 6d203078 39463033 30303030 00626f6f m 0x9F030000.boo
 00000020: 7464656c 61793d31 00626175 64726174 tdelay = 1.baudrat
 00000030: 653d3131 35323030 00697061 6464723d e = 115200.ipaddr =<font></font>
<font></font>
 barebox: / md - s /dev/spiflash.open-wrt 0 + 64
 00000000: 27051956 acb82611 551bcb1f 001503ef '..V .... U .......
 00000010: 80060000 80060000 bc6b30a9 05050203 ......... k0 .....
 00000020: 4d495053 204f7065 6e577274 204c696e MIPS OpenWrt Lin
 00000030: 75782d33 2e31302e 34390000 00000000 ux-3.10.49 ......<font></font>
<font></font>
 barebox: / md -s /dev/spiflash.art 0 + 64
 00000000: 807b8591 2010ffff ffffffff ffffffff. {.. ...........
 00000010: ffffffff ffffffff ffffffff ffffffff ................
 00000020: ffffffff ffffffff ffffffff ffffffff ................
 00000030: ffffffff ffffffff ffffffff ffffffff ................ </pre></blockquote><br>  This small check shows that there are no errors in defining partition offsets - the beginning of u-boot_mod sits in spiflash.u-boot, the variables u-boot_mod are in spiflash.u-boot-env, and the image header in spiflash.open-wrt Linux openwrt. <br>  The art section stores the base MAC address of the card, which is used to assign MAC addresses to all three network interfaces (one WiFi and two Ethernet). <br><div class="spoiler">  <b class="spoiler_title">Here, for example, what linux reports about the MAC addresses of the same board</b> <div class="spoiler_text"><blockquote><pre> root @ BlackSwift: / dev # ifconfig -a |  grep HWaddr
 br-lan Link encap: Ethernet HWaddr 80: 7B: 85: 91: 20: 12
 eth0 Link encap: Ethernet HWaddr 80: 7B: 85: 91: 20: 11
 eth1 Link encap: Ethernet HWaddr 80: 7B: 85: 91: 20: 12
 wlan0 Link encap: Ethernet HWaddr 80: 7B: 85: 91: 20: 10 </pre></blockquote></div></div><br>  Now read the u-boot_mod image from ROM to RAM: <br><blockquote><pre> barebox: / memcpy -s /dev/spiflash.u-boot 0 0xa0100000 </pre></blockquote><br>  In barebox, this bit-bang read operation takes 49 seconds. <br><div class="spoiler">  <b class="spoiler_title">And how about reading from ROM in linux?</b> <div class="spoiler_text">  in linux main firmware with flash access, everything is much better (read performance over 2 MB / s): <br><blockquote><pre> root @ BlackSwift: / dev # time dd if = mtdblock2 of = / tmp / test bs = 1M
 15 + 1 records in
 15 + 1 records out
 real 0m 7.07s
 user 0m 0.00s
 sys 0m 0.48s </pre></blockquote></div></div><br>  Modify the u-boot_mod image in RAM and write it back to the ROM. <br><blockquote><pre> barebox: / mw 0xa0100000 0x1000ffff
 barebox: / erase /dev/spiflash.u-boot
 barebox: / memcpy -d /dev/spiflash.u-boot 0xa0100000 0 0x20000 </pre></blockquote><br>  Updated ROM content: <br><blockquote><pre> barebox: / md -s /dev/spiflash.u-boot 0 + 64
 00000000: 1000ffff 00000000 100000fd 00000000 ................
 00000010: 1000018e 00000000 1000018c 00000000 ................
 00000020: 1000018a 00000000 10000188 00000000 ................
 00000030: 10000186 00000000 10000184 00000000 ................ </pre></blockquote><br><br>  <b>Attention, check carefully the contents of <code>/dev/spiflash.u-boot</code> again before it's too late!</b> <br><br>  Now Black Swift can be restarted.  From barebox, restarting can be accomplished using the reset command: <br><blockquote><pre> barebox: / reset </pre></blockquote><br>  Now the board can not work independently, but it becomes possible to use EJTAG.  If necessary, using EJTAG, the board is easy to reset. <br><br><h4>  Using EJTAG </h4><br>  Unfortunately, stupidly using openocd scripts for the MR3020 for Black Swift will not work: the MR3020 uses the DDR1 memory chip while the Black Swift uses the DDR2 chip, which means another RAM controller initialization procedure is used. <br>  I note the problems of publishing <a href="http://geektimes.ru/post/245066/">EJTAG: an attraction for hackers</a> in the openocd part: <br><ul><li>  according to Pavel Ferzer ( <a href="http://openocd.zylin.com/">and he knows a lot about openocd!</a> ), the publication promoted the vicious practice of working with openocd; </li><li>  too low transmission performance on the EJTAG was demonstrated (as much as 2 KB / s!). </li></ul><br>  This time I will try to avoid old mistakes.  As part of openocd, there is already a configuration file for the <a href="http://www.diygadget.com/tiao-usb-multi-protocol-adapter-jtag-spi-i2c-serial.html">TIAO USB Multi-Protocol Adapter (TUMPA)</a> , which can be used for the FT2232 Board, so instead of a complete description, we simply import the configuration file for TUMPA ( <code>interface/ftdi/tumpa.cfg</code> ). <br>  To describe the connection of JTAG to AR9331 chip by Alexey Rempel, the configuration file <code>atheros_ar9331.cfg</code> has already been created, so it can also be imported.  Unfortunately, this file has been added to the openocd repository quite recently (see <a href="http://openocd.zylin.com/gitweb%3Fp%3Dopenocd.git%3Ba%3Dcommitdiff%3Bh%3D7e66b02ba4f1453ab1c45eaebbeee6eaa0cfb436">this commit</a> ) and is not part of the openocd package for Debian. <br>  We'll have to download it separately: <br><blockquote><pre> $ wget -O atheros_ar9331.cfg "http://openocd.zylin.com/gitweb?p=openocd.git;a=blob_plain;f=tcl/target/atheros_ar9331.cfg;hb=7e66b02ba4f1453ab1c45eaebbee6e6eh6e6ef6ehg6e6bg6e5e6bg6bfxehd6bfxcfgbhg7gfgcfg.htfbcfgfgfgfgfgfgfgfgfgfgfgfgfgbhg7gfgbg7bfb6bf6bf6bf6bf6bf6bfbhb7bfb6bg6bfb6bf6cfgbhg7pfgfgtgtgtgcfgfgfc </pre></blockquote><br>  In accordance with the openocd tradition, in the separate file named <code>black-swift.cfg</code> will save the description of the board.  This description uses <code>atheros_ar9331.cfg</code> and contains the DDR2 initialization procedure (the file was created based on <a href="http://openocd.zylin.com/gitweb%3Fp%3Dopenocd.git%3Ba%3Dblob%3Bf%3Dtcl/board/tp-link_tl-mr3020.cfg%3Bh%3D0498d60c2a4bc890876fb5985a18d6655a74ae7a%3Bhb%3D7e66b02ba4f1453ab1c45eaebbeee6eaa0cfb436">tcl / board / tp-link_tl-mr3020.cfg</a> ): <br><blockquote><pre> source [find atheros_ar9331.cfg]<font></font>
<font></font>
 # ar9331_25mhz_pll_init is imported from tcl / board / tp-link_tl-mr3020.cfg
 proc ar9331_25mhz_pll_init {} {
         mww 0xb8050008 0x00018004; # bypass PLL;  AHB_POST_DIV - ratio 4
         mww 0xb8050004 0x00000352; # 34000 (ns) / 40ns (25MHz) = 0x352 (850)
         mww 0xb8050000 0x40818000; # Power down control for CPU PLL
                                          ; # OUTDIV |  REFDIV |  Div_int
         mww 0xb8050010 0x001003e8; # CPU PLL Dither FRAC Register
                                          ; # (disabled?)
         mww 0xb8050000 0x00818000; # Power on |  OUTDIV |  REFDIV |  Div_int
         mww 0xb8050008 0x00008000; # remove bypass;
                                          ; # AHB_POST_DIV - ratio 2
 }<font></font>
<font></font>
 proc ar9331_ddr2_init {} {
         mww 0xb8000000 0x7fbc8cd0; # DDR_CONFIG - lots of DRAM confs
         mww 0xb8000004 0x9dd0e6a8; # DDR_CONFIG2 - more DRAM confs<font></font>
<font></font>
         mww 0xb800008c 0x00000a59
         mww 0xb8000010 0x00000008
         mww 0xb8000090 0x00000000
         mww 0xb8000010 0x00000010
         mww 0xb8000094 0x00000000
         mww 0xb8000010 0x00000020
         mww 0xb800000c 0x00000000
         mww 0xb8000010 0x00000002
         mww 0xb8000008 0x00000100
         mww 0xb8000010 0x00000001
         mww 0xb8000010 0x00000008
         mww 0xb8000010 0x00000004
         mww 0xb8000010 0x00000004
         mww 0xb8000008 0x00000a33
         mww 0xb8000010 0x00000001
         mww 0xb800000c 0x00000382
         mww 0xb8000010 0x00000002
         mww 0xb800000c 0x00000402
         mww 0xb8000010 0x00000002
         mww 0xb8000014 0x00004186
         mww 0xb800001c 0x00000008
         mww 0xb8000020 0x00000009
         mww 0xb8000018 0x000000ff
 }<font></font>
<font></font>
 $ TARGETNAME configure -event reset-init {
         ar9331_25mhz_pll_init
         sleep 1
         ar9331_ddr2_init
 }<font></font>
<font></font>
 set ram_boot_address 0xa0000000
 $ TARGETNAME configure-work-area-phys 0xa1ffe000-work-area-size 0x1000 </pre></blockquote><br><div class="spoiler">  <b class="spoiler_title">The reader may have a question ...</b> <div class="spoiler_text">  How was the sequence of records in the registers obtained, which ensured the initialization of the DDR2 memory controller?  Such a sequence is obtained with the help of EJTAG!  It is enough to trace the execution of u-boot_mod: the memory controller is initialized at the earliest stage, choosing the write instructions (store) from the trace, we get the desired sequence. </div></div><br>  The configuration file <code>run-barebox.cfg</code> , which puts everything together and provides for loading and running <code>barebox.bin</code> looks like this: <br><blockquote><pre> source [find interface / ftdi / tumpa.cfg]<font></font>
<font></font>
 adapter_khz 6000<font></font>
<font></font>
 source [find black-swift.cfg]<font></font>
<font></font>
 init
 halt<font></font>
<font></font>
 reset init<font></font>
<font></font>
 load_image barebox / barebox.bin 0xa0100000 bin<font></font>
<font></font>
 # General Purpose I / O Function (GPIO_FUNCTION_1)
 #
 # SPI_EN (18) enables SPI SPA Interface signals
 # in GPIO_2, GPIO_3, GPIO_4 and GPIO_5.
 # Res (15) reserved.  This bit must be written with 1.
 # UART_EN (2) enables UART I / O on GPIO_9 (SIN) and GPIO_10 (SOUT).
 #
 mww 0xb8040028 0x48002<font></font>
<font></font>
 resume 0xa0100000
 shutdown </pre></blockquote><br>  So, after we have <code>atheros_ar9331.cfg</code> , <code>black-swift.cfg</code> , <code>run-barebox.cfg</code> files in our working directory, we can download and run barebox: <br><blockquote><pre> $ sudo openocd -f run-barebox.cfg
 Open On-Chip Debugger 0.8.0 (2014-10-20-21: 48)
 Licensed under GNU GPL v2
 For bug reports, read
         http://openocd.sourceforge.net/doc/doxygen/bugs.html
 Info: only one transport option;  autoselect 'jtag'
 none separate
 adapter speed: 6000 kHz
 Error: no device found
 Error: unable to open ftdi device with vid 0403, pid 8a98, description '*' and serial '*'
 Info: clock speed 6000 kHz
 Info: JTAG tap: ar9331.cpu tap / device found: 0x00000001 (mfg: 0x000, part: 0x0000, ver: 0x0)
 target state: halted
 target halted in MIPS32 mode due to debug-request, pc: 0xa080078c
 189216 bytes written at address 0xa0100000
 downloaded 189216 bytes in 0.459115s (402.473 KiB / s)
 shutdown command invoked </pre></blockquote><br>  After the openocd finishes working in the minicom window, we can observe messages about the start of the barebox. <br><blockquote>  Note: in my particular case, it is not possible to raise the frequency of the JTAG clock signal above 6 MHz, since there is a deterioration in the transmitted data. <br></blockquote><br><br><h4>  How to return to the original firmware? </h4><br>  For a one-time launch of the original firmware, the following <code>run-u-boot_mod.cfg</code> script is <code>run-u-boot_mod.cfg</code> : <br><blockquote><pre> source [find interface / ftdi / tumpa.cfg]<font></font>
<font></font>
 adapter_khz 6000<font></font>
<font></font>
 source [find black-swift.cfg]<font></font>
<font></font>
 init
 halt
 resume 0xbfc00400
 shutdown </pre></blockquote><br><blockquote>  Note: the <code>run-u-boot_mod.cfg</code> will not work immediately after powering up the board, since u-boot_mod to deal with mysterious errors AR9331 performs an additional reset.  In order for the script to work, you must give a reset signal before launching it on the board.  Another option: run the script <code>run-u-boot_mod.cfg</code> twice. <br></blockquote><br><br>  To permanently restore the original firmware, it is enough to follow the procedure described above for modifying the first branch instruction of the u-boot_mod bootloader with the only difference that instead of replacing <code>0x100000ff</code> with <code>0x1000ffff</code> , you need to replace <code>0x1000ffff</code> back with <code>0x100000ff</code> . <br><br><h4>  Results </h4><br>  As demonstrated above, working on an EJTAG with Black Swift is quite possible.  The 400 KB / s bandwidth allows you to comfortably load not only the barebox, but also the linux kernel;  this is all the more relevant because when using a standard unpretentious adapter, the Ethernet interface is not derived. <br><br><h4>  Thanks </h4><br>  The author is grateful to the people, without whose participation this publication would hardly have been possible: <br><ul><li>  Pavel Fertser for valuable comments and suggestions; </li><li>  Alexey Rempel for adding <a href="http://openocd.zylin.com/">support for the TP-Link MR3020 board in openocd</a> ; </li><li>  Dmitry Zherebkov for Black Swift Pro. </li></ul></div><p>Source: <a href="https://habr.com/ru/post/366849/">https://habr.com/ru/post/366849/</a></p>
<section class="more-articles-navigation-panel js-more-articles-navigation-panel">
<h4>More articles:</h4>
<nav class="list-of-articles-container js-list-of-articles-container"><ul class="list-of-pages js-list-of-pages">
<li><a href="../366837/index.html">Scientists connected the brain of a paralyzed patient to the Nexus tablet</a></li>
<li><a href="../366841/index.html">The MESSENGER interplanetary station will be smashed on the surface of Mercury at a speed of more than 14 thousand km / h</a></li>
<li><a href="../366843/index.html">46 years ago the first message was sent on the ARPANET network</a></li>
<li><a href="../366845/index.html">Breezer TION O2: operating experience</a></li>
<li><a href="../366847/index.html">NVIDIA GTX 970 - the practice of inferiority, part 2</a></li>
<li><a href="../366851/index.html">Painless blood sampling - new reality sponsored by DARPA</a></li>
<li><a href="../366853/index.html">Racing quadcopter with FPV for non-rubber budget - Robocat 270</a></li>
<li><a href="../366855/index.html">Homemade computer from 1967</a></li>
<li><a href="../366859/index.html">Norway will refuse FM broadcast until 2017</a></li>
<li><a href="../366861/index.html">There is no exceptional evidence of a Dyson Sphere in orbit KIC 8462852</a></li>
</ul></nav>
</section><br />
<a href="../../allArticles.html"><strong>All Articles</strong></a>
<script src="../../js/main.js"></script>

<!-- Yandex.Metrika counter -->
<script type="text/javascript" >
  (function (d, w, c) {
      (w[c] = w[c] || []).push(function() {
          try {
              w.yaCounter52496797 = new Ya.Metrika({
                  id:52496797,
                  clickmap:true,
                  trackLinks:true,
                  accurateTrackBounce:true,
                  webvisor:true
              });
          } catch(e) { }
      });

      var n = d.getElementsByTagName("script")[0],
          s = d.createElement("script"),
          f = function () { n.parentNode.insertBefore(s, n); };
      s.type = "text/javascript";
      s.async = true;
      s.src = "https://mc.yandex.ru/metrika/watch.js";

      if (w.opera == "[object Opera]") {
          d.addEventListener("DOMContentLoaded", f, false);
      } else { f(); }
  })(document, window, "yandex_metrika_callbacks");
</script>
<noscript><div><img src="https://mc.yandex.ru/watch/52496797" style="position:absolute; left:-9999px;" alt="" /></div></noscript>

<!-- Google Analytics -->
  <script>
    window.ga = function () { ga.q.push(arguments) }; ga.q = []; ga.l = +new Date;
    ga('create', 'UA-134931760-1', 'auto'); ga('send', 'pageview')
  </script>
  <script src="https://www.google-analytics.com/analytics.js" async defer></script>

</section>

  <footer class="page-footer">
    <div class="page-footer-legal-info-container page-footer-element">
      <p>
        Weekly-Geekly | <span class="page-footer-legal-info-year js-page-footer-legal-info-year">2019</span>
      </p>
    </div>
    <div class="page-footer-counters-container page-footer-element">
      <a class="page-footer-counter-clustrmap" href='#'  title='Visit tracker'><img src='https://clustrmaps.com/map_v2.png?cl=698e5a&w=271&t=t&d=6iCFw7uJz0zcOaoxz5k5PcLCJUzv2WG8G5V8M3U6Rc4&co=3a3a3a&ct=ffffff'/></a>
    </div>
  </footer>
</body>

</html>