Analysis & Synthesis report for Main
Mon Aug 20 13:17:58 2018
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Main|SigRouter:SigN|ZCtr
 11. State Machine - |Main|SigRouter:SigP|ZCtr
 12. State Machine - |Main|UartCentral:UART0|SendPhase
 13. State Machine - |Main|UartCentral:UART0|cenState
 14. State Machine - |Main|UartCentral:UART0|nState
 15. State Machine - |Main|UartCentral:UART0|readPPR
 16. State Machine - |Main|UartCentral:UART0|RxUartManager:RxUM0|sstate
 17. State Machine - |Main|UartCentral:UART0|RxUartManager:RxUM0|RBstate
 18. State Machine - |Main|UartCentral:UART0|RxUartManager:RxUM0|RxUart:Rx0|state
 19. State Machine - |Main|UartCentral:UART0|TxUartManager:TxUM0|sstate
 20. State Machine - |Main|UartCentral:UART0|TxUartManager:TxUM0|Tempstate
 21. State Machine - |Main|UartCentral:UART0|TxUartManager:TxUM0|Stopstate
 22. State Machine - |Main|UartCentral:UART0|TxUartManager:TxUM0|Sendstate
 23. State Machine - |Main|UartCentral:UART0|TxUartManager:TxUM0|PPRstate
 24. State Machine - |Main|UartCentral:UART0|TxUartManager:TxUM0|Startstate
 25. State Machine - |Main|UartCentral:UART0|TxUartManager:TxUM0|IDstate
 26. State Machine - |Main|UartCentral:UART0|TxUartManager:TxUM0|TrBr
 27. State Machine - |Main|UartCentral:UART0|TxUartManager:TxUM0|TxUart:Txer0|state
 28. State Machine - |Main|greset:rset0|rcont
 29. State Machine - |Main|Ranger:comb_5|range
 30. State Machine - |Main|Ranger:comb_4|range
 31. State Machine - |Main|Ranger:comb_3|range
 32. User-Specified and Inferred Latches
 33. Registers Removed During Synthesis
 34. General Register Statistics
 35. Multiplexer Restructuring Statistics (Restructuring Performed)
 36. Source assignments for SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated
 37. Source assignments for SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated
 38. Source assignments for SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated
 39. Source assignments for SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated
 40. Parameter Settings for User Entity Instance: ClockAcc:PLL0|altpll:altpll_component
 41. Parameter Settings for User Entity Instance: SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component
 45. Parameter Settings for Inferred Entity Instance: UartCentral:UART0|lpm_mult:Mult0
 46. altpll Parameter Settings by Entity Instance
 47. altsyncram Parameter Settings by Entity Instance
 48. lpm_mult Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "SigRouter:SigN"
 50. Port Connectivity Checks: "UartCentral:UART0|RxUartManager:RxUM0"
 51. Port Connectivity Checks: "UartCentral:UART0|TxUartManager:TxUM0|Metronome:TxMetr0"
 52. Port Connectivity Checks: "UartCentral:UART0|TxUartManager:TxUM0"
 53. Port Connectivity Checks: "Ranger:comb_5"
 54. Port Connectivity Checks: "Ranger:comb_4"
 55. Port Connectivity Checks: "Ranger:comb_3"
 56. Port Connectivity Checks: "Quadrature:Qualude0"
 57. Port Connectivity Checks: "ClockAcc:PLL0"
 58. Post-Synthesis Netlist Statistics for Top Partition
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 20 13:17:57 2018       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; Main                                        ;
; Top-level Entity Name              ; Main                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,329                                       ;
;     Total combinational functions  ; 1,183                                       ;
;     Dedicated logic registers      ; 751                                         ;
; Total registers                    ; 751                                         ;
; Total pins                         ; 23                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,280,640                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; Main               ; Main               ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; UartCentral.v                    ; yes             ; User Verilog HDL File        ; C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v          ;         ;
; uart.v                           ; yes             ; User Verilog HDL File        ; C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/uart.v                 ;         ;
; TxUartManager.v                  ; yes             ; User Verilog HDL File        ; C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v        ;         ;
; SigRoute.v                       ; yes             ; User Verilog HDL File        ; C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v             ;         ;
; RxUartManager.v                  ; yes             ; User Verilog HDL File        ; C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v        ;         ;
; memManage.v                      ; yes             ; User Verilog HDL File        ; C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/memManage.v            ;         ;
; Main.v                           ; yes             ; User Verilog HDL File        ; C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v                 ;         ;
; SigMem.v                         ; yes             ; User Wizard-Generated File   ; C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigMem.v               ;         ;
; DataCollector.v                  ; yes             ; User Verilog HDL File        ; C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/DataCollector.v        ;         ;
; IOFilter.v                       ; yes             ; User Verilog HDL File        ; C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/IOFilter.v             ;         ;
; ClockAcc.v                       ; yes             ; User Wizard-Generated File   ; C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/ClockAcc.v             ;         ;
; greset.v                         ; yes             ; User Verilog HDL File        ; C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/greset.v               ;         ;
; Quadrature.v                     ; yes             ; User Verilog HDL File        ; C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Quadrature.v           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf                 ;         ;
; aglobal151.inc                   ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc             ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_pll.inc            ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/stratixii_pll.inc          ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc          ;         ;
; db/clockacc_altpll.v             ; yes             ; Auto-Generated Megafunction  ; C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/clockacc_altpll.v   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_r7g1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/altsyncram_r7g1.tdf ;         ;
; db/decode_97a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/decode_97a.tdf      ;         ;
; db/decode_2j9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/decode_2j9.tdf      ;         ;
; db/mux_63b.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/mux_63b.tdf         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf               ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc            ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.inc               ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc               ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc               ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf               ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/csa_add.inc                ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.inc               ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/muleabz.inc                ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/mul_lfrg.inc               ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/mul_boothc.inc             ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/alt_ded_mult.inc           ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc         ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/dffpipe.inc                ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf               ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf            ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/addcore.inc                ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/look_add.inc               ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc    ;         ;
; db/add_sub_arg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/add_sub_arg.tdf     ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.tdf               ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,329                    ;
;                                             ;                          ;
; Total combinational functions               ; 1183                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 612                      ;
;     -- 3 input functions                    ; 201                      ;
;     -- <=2 input functions                  ; 370                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 961                      ;
;     -- arithmetic mode                      ; 222                      ;
;                                             ;                          ;
; Total registers                             ; 751                      ;
;     -- Dedicated logic registers            ; 751                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 23                       ;
; Total memory bits                           ; 1280640                  ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; Quadrature:Qualude0|Add0 ;
; Maximum fan-out                             ; 1008                     ;
; Total fan-out                               ; 10080                    ;
; Average fan-out                             ; 4.51                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                   ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Main                                           ; 1183 (1)          ; 751 (1)      ; 1280640     ; 0          ; 0            ; 0       ; 0         ; 23   ; 0            ; 0          ; |Main                                                                                                                                 ; work         ;
;    |ClockAcc:PLL0|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|ClockAcc:PLL0                                                                                                                   ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|ClockAcc:PLL0|altpll:altpll_component                                                                                           ; work         ;
;          |ClockAcc_altpll:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|ClockAcc:PLL0|altpll:altpll_component|ClockAcc_altpll:auto_generated                                                            ; work         ;
;    |Ranger:comb_3|                              ; 8 (8)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|Ranger:comb_3                                                                                                                   ; work         ;
;    |Ranger:comb_4|                              ; 8 (8)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|Ranger:comb_4                                                                                                                   ; work         ;
;    |Ranger:comb_5|                              ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|Ranger:comb_5                                                                                                                   ; work         ;
;    |SigRouter:SigN|                             ; 206 (196)         ; 112 (100)    ; 640320      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigN                                                                                                                  ; work         ;
;       |DataCollector:DataC0|                    ; 4 (0)             ; 4 (0)        ; 640320      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigN|DataCollector:DataC0                                                                                             ; work         ;
;          |SigMem:A0|                            ; 2 (0)             ; 2 (0)        ; 320160      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigN|DataCollector:DataC0|SigMem:A0                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|   ; 2 (0)             ; 2 (0)        ; 320160      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component                                                   ; work         ;
;                |altsyncram_r7g1:auto_generated| ; 2 (0)             ; 2 (2)        ; 320160      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated                    ; work         ;
;                   |decode_97a:decode3|          ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|decode_97a:decode3 ; work         ;
;          |SigMem:B0|                            ; 2 (0)             ; 2 (0)        ; 320160      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigN|DataCollector:DataC0|SigMem:B0                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|   ; 2 (0)             ; 2 (0)        ; 320160      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component                                                   ; work         ;
;                |altsyncram_r7g1:auto_generated| ; 2 (0)             ; 2 (2)        ; 320160      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated                    ; work         ;
;                   |decode_97a:decode3|          ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|decode_97a:decode3 ; work         ;
;       |EncSigLatch:EncSig0|                     ; 5 (0)             ; 6 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigN|EncSigLatch:EncSig0                                                                                              ; work         ;
;          |sigLatch:A0|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigN|EncSigLatch:EncSig0|sigLatch:A0                                                                                  ; work         ;
;          |sigLatch:B0|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigN|EncSigLatch:EncSig0|sigLatch:B0                                                                                  ; work         ;
;          |sigLatch:Z0|                          ; 1 (1)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigN|EncSigLatch:EncSig0|sigLatch:Z0                                                                                  ; work         ;
;       |sigLatch:Start0|                         ; 1 (1)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigN|sigLatch:Start0                                                                                                  ; work         ;
;    |SigRouter:SigP|                             ; 201 (195)         ; 137 (129)    ; 640320      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigP                                                                                                                  ; work         ;
;       |DataCollector:DataC0|                    ; 4 (0)             ; 4 (0)        ; 640320      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigP|DataCollector:DataC0                                                                                             ; work         ;
;          |SigMem:A0|                            ; 2 (0)             ; 2 (0)        ; 320160      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigP|DataCollector:DataC0|SigMem:A0                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|   ; 2 (0)             ; 2 (0)        ; 320160      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component                                                   ; work         ;
;                |altsyncram_r7g1:auto_generated| ; 2 (0)             ; 2 (2)        ; 320160      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated                    ; work         ;
;                   |decode_97a:decode3|          ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|decode_97a:decode3 ; work         ;
;          |SigMem:B0|                            ; 2 (0)             ; 2 (0)        ; 320160      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigP|DataCollector:DataC0|SigMem:B0                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|   ; 2 (0)             ; 2 (0)        ; 320160      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component                                                   ; work         ;
;                |altsyncram_r7g1:auto_generated| ; 2 (0)             ; 2 (2)        ; 320160      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated                    ; work         ;
;                   |decode_97a:decode3|          ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|decode_97a:decode3 ; work         ;
;       |EncSigLatch:EncSig0|                     ; 2 (0)             ; 4 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigP|EncSigLatch:EncSig0                                                                                              ; work         ;
;          |sigLatch:A0|                          ; 1 (1)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigP|EncSigLatch:EncSig0|sigLatch:A0                                                                                  ; work         ;
;          |sigLatch:B0|                          ; 1 (1)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|SigRouter:SigP|EncSigLatch:EncSig0|sigLatch:B0                                                                                  ; work         ;
;    |UartCentral:UART0|                          ; 705 (235)         ; 411 (114)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|UartCentral:UART0                                                                                                               ; work         ;
;       |RxUartManager:RxUM0|                     ; 162 (114)         ; 129 (81)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|UartCentral:UART0|RxUartManager:RxUM0                                                                                           ; work         ;
;          |RxUart:Rx0|                           ; 48 (24)           ; 48 (31)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|UartCentral:UART0|RxUartManager:RxUM0|RxUart:Rx0                                                                                ; work         ;
;             |Metronome:RxMetr0|                 ; 24 (24)           ; 17 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|UartCentral:UART0|RxUartManager:RxUM0|RxUart:Rx0|Metronome:RxMetr0                                                              ; work         ;
;       |TxUartManager:TxUM0|                     ; 289 (256)         ; 168 (135)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|UartCentral:UART0|TxUartManager:TxUM0                                                                                           ; work         ;
;          |Metronome:TxMetr0|                    ; 22 (22)           ; 17 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|UartCentral:UART0|TxUartManager:TxUM0|Metronome:TxMetr0                                                                         ; work         ;
;          |TxUart:Txer0|                         ; 11 (11)           ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|UartCentral:UART0|TxUartManager:TxUM0|TxUart:Txer0                                                                              ; work         ;
;       |lpm_mult:Mult0|                          ; 19 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|UartCentral:UART0|lpm_mult:Mult0                                                                                                ; work         ;
;          |multcore:mult_core|                   ; 19 (11)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|UartCentral:UART0|lpm_mult:Mult0|multcore:mult_core                                                                             ; work         ;
;             |mpar_add:padder|                   ; 8 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|UartCentral:UART0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                             ; work         ;
;                |lpm_add_sub:adder[0]|           ; 8 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|UartCentral:UART0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                        ; work         ;
;                   |add_sub_arg:auto_generated|  ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|UartCentral:UART0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_arg:auto_generated             ; work         ;
;    |greset:rset0|                               ; 46 (46)           ; 36 (36)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|greset:rset0                                                                                                                    ; work         ;
;    |inSieve:ASig|                               ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|inSieve:ASig                                                                                                                    ; work         ;
;    |inSieve:BSig|                               ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|inSieve:BSig                                                                                                                    ; work         ;
;    |inSieve:RxSig|                              ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|inSieve:RxSig                                                                                                                   ; work         ;
;    |inSieve:ZSig|                               ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main|inSieve:ZSig                                                                                                                    ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                    ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+
; SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; 10005        ; 32           ; --           ; --           ; 320160 ; None ;
; SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; 10005        ; 32           ; --           ; --           ; 320160 ; None ;
; SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; 10005        ; 32           ; --           ; --           ; 320160 ; None ;
; SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; 10005        ; 32           ; --           ; --           ; 320160 ; None ;
+-------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 15.1    ; N/A          ; N/A          ; |Main|ClockAcc:PLL0                                 ; ClockAcc.v      ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |Main|SigRouter:SigN|DataCollector:DataC0|SigMem:A0 ; SigMem.v        ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |Main|SigRouter:SigN|DataCollector:DataC0|SigMem:B0 ; SigMem.v        ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |Main|SigRouter:SigP|DataCollector:DataC0|SigMem:A0 ; SigMem.v        ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |Main|SigRouter:SigP|DataCollector:DataC0|SigMem:B0 ; SigMem.v        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |Main|SigRouter:SigN|ZCtr       ;
+---------+---------+---------+---------+---------+
; Name    ; ZCtr.11 ; ZCtr.10 ; ZCtr.01 ; ZCtr.00 ;
+---------+---------+---------+---------+---------+
; ZCtr.00 ; 0       ; 0       ; 0       ; 0       ;
; ZCtr.01 ; 0       ; 0       ; 1       ; 1       ;
; ZCtr.10 ; 0       ; 1       ; 0       ; 1       ;
; ZCtr.11 ; 1       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |Main|SigRouter:SigP|ZCtr       ;
+---------+---------+---------+---------+---------+
; Name    ; ZCtr.11 ; ZCtr.10 ; ZCtr.01 ; ZCtr.00 ;
+---------+---------+---------+---------+---------+
; ZCtr.00 ; 0       ; 0       ; 0       ; 0       ;
; ZCtr.01 ; 0       ; 0       ; 1       ; 1       ;
; ZCtr.10 ; 0       ; 1       ; 0       ; 1       ;
; ZCtr.11 ; 1       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Main|UartCentral:UART0|SendPhase             ;
+---------------+---------------+---------------+---------------+
; Name          ; SendPhase.000 ; SendPhase.010 ; SendPhase.001 ;
+---------------+---------------+---------------+---------------+
; SendPhase.000 ; 0             ; 0             ; 0             ;
; SendPhase.001 ; 1             ; 0             ; 1             ;
; SendPhase.010 ; 1             ; 1             ; 0             ;
+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |Main|UartCentral:UART0|cenState                                                    ;
+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; cenState.10000 ; cenState.00010 ; cenState.00001 ; cenState.00000 ; cenState.11111 ;
+----------------+----------------+----------------+----------------+----------------+----------------+
; cenState.00000 ; 0              ; 0              ; 0              ; 0              ; 0              ;
; cenState.00001 ; 0              ; 0              ; 1              ; 1              ; 0              ;
; cenState.00010 ; 0              ; 1              ; 0              ; 1              ; 0              ;
; cenState.10000 ; 1              ; 0              ; 0              ; 1              ; 0              ;
; cenState.11111 ; 0              ; 0              ; 0              ; 1              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Main|UartCentral:UART0|nState                           ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; nState.00000 ; nState.10000 ; nState.00010 ; nState.00001 ;
+--------------+--------------+--------------+--------------+--------------+
; nState.00000 ; 0            ; 0            ; 0            ; 0            ;
; nState.00001 ; 1            ; 0            ; 0            ; 1            ;
; nState.00010 ; 1            ; 0            ; 1            ; 0            ;
; nState.10000 ; 1            ; 1            ; 0            ; 0            ;
+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |Main|UartCentral:UART0|readPPR   ;
+------------+------------+------------+------------+
; Name       ; readPPR.00 ; readPPR.10 ; readPPR.01 ;
+------------+------------+------------+------------+
; readPPR.00 ; 0          ; 0          ; 0          ;
; readPPR.01 ; 1          ; 0          ; 1          ;
; readPPR.10 ; 1          ; 1          ; 0          ;
+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |Main|UartCentral:UART0|RxUartManager:RxUM0|sstate          ;
+------------+------------+------------+------------+------------+------------+
; Name       ; sstate.110 ; sstate.101 ; sstate.010 ; sstate.001 ; sstate.000 ;
+------------+------------+------------+------------+------------+------------+
; sstate.000 ; 0          ; 0          ; 0          ; 0          ; 0          ;
; sstate.001 ; 0          ; 0          ; 0          ; 1          ; 1          ;
; sstate.010 ; 0          ; 0          ; 1          ; 0          ; 1          ;
; sstate.101 ; 0          ; 1          ; 0          ; 0          ; 1          ;
; sstate.110 ; 1          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|UartCentral:UART0|RxUartManager:RxUM0|RBstate                                                                  ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; RBstate.0111 ; RBstate.0110 ; RBstate.0101 ; RBstate.0100 ; RBstate.0011 ; RBstate.0010 ; RBstate.0001 ; RBstate.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; RBstate.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; RBstate.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; RBstate.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; RBstate.0011 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; RBstate.0100 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; RBstate.0101 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; RBstate.0110 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; RBstate.0111 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|UartCentral:UART0|RxUartManager:RxUM0|RxUart:Rx0|state                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.1111 ; state.1100 ; state.1011 ; state.1010 ; state.1001 ; state.1000 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1111 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Main|UartCentral:UART0|TxUartManager:TxUM0|sstate ;
+-----------+-----------+-----------+-----------+--------------------+
; Name      ; sstate.11 ; sstate.10 ; sstate.01 ; sstate.00          ;
+-----------+-----------+-----------+-----------+--------------------+
; sstate.00 ; 0         ; 0         ; 0         ; 0                  ;
; sstate.01 ; 0         ; 0         ; 1         ; 1                  ;
; sstate.10 ; 0         ; 1         ; 0         ; 1                  ;
; sstate.11 ; 1         ; 0         ; 0         ; 1                  ;
+-----------+-----------+-----------+-----------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|UartCentral:UART0|TxUartManager:TxUM0|Tempstate                                                                                                   ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; Tempstate.1001 ; Tempstate.1000 ; Tempstate.0110 ; Tempstate.0101 ; Tempstate.0100 ; Tempstate.0011 ; Tempstate.0010 ; Tempstate.0001 ; Tempstate.0000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Tempstate.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; Tempstate.0001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; Tempstate.0010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; Tempstate.0011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; Tempstate.0100 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; Tempstate.0101 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; Tempstate.0110 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; Tempstate.1000 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; Tempstate.1001 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |Main|UartCentral:UART0|TxUartManager:TxUM0|Stopstate                               ;
+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; Stopstate.0011 ; Stopstate.0010 ; Stopstate.0001 ; Stopstate.0000 ; Stopstate.0100 ;
+----------------+----------------+----------------+----------------+----------------+----------------+
; Stopstate.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ;
; Stopstate.0001 ; 0              ; 0              ; 1              ; 1              ; 0              ;
; Stopstate.0010 ; 0              ; 1              ; 0              ; 1              ; 0              ;
; Stopstate.0011 ; 1              ; 0              ; 0              ; 1              ; 0              ;
; Stopstate.0100 ; 0              ; 0              ; 0              ; 1              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|UartCentral:UART0|TxUartManager:TxUM0|Sendstate                                                                                                   ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; Sendstate.0111 ; Sendstate.0110 ; Sendstate.0101 ; Sendstate.0100 ; Sendstate.0011 ; Sendstate.0010 ; Sendstate.0001 ; Sendstate.0000 ; Sendstate.1000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Sendstate.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; Sendstate.0001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ; 0              ;
; Sendstate.0010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ; 0              ;
; Sendstate.0011 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ; 0              ;
; Sendstate.0100 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ; 0              ;
; Sendstate.0101 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ;
; Sendstate.0110 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ;
; Sendstate.0111 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ;
; Sendstate.1000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|UartCentral:UART0|TxUartManager:TxUM0|PPRstate                                                                                                                                                                                                                                                                                                                ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; PPRstate.10100 ; PPRstate.10011 ; PPRstate.10010 ; PPRstate.10001 ; PPRstate.10000 ; PPRstate.01111 ; PPRstate.01110 ; PPRstate.01101 ; PPRstate.01100 ; PPRstate.01011 ; PPRstate.01010 ; PPRstate.01001 ; PPRstate.01000 ; PPRstate.00111 ; PPRstate.00110 ; PPRstate.00101 ; PPRstate.00100 ; PPRstate.00011 ; PPRstate.00010 ; PPRstate.00001 ; PPRstate.00000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; PPRstate.00000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; PPRstate.00001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; PPRstate.00010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; PPRstate.00011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; PPRstate.00100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; PPRstate.00101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; PPRstate.00110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; PPRstate.00111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; PPRstate.01000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; PPRstate.01001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; PPRstate.01010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; PPRstate.01011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; PPRstate.01100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; PPRstate.01101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; PPRstate.01110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; PPRstate.01111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; PPRstate.10000 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; PPRstate.10001 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; PPRstate.10010 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; PPRstate.10011 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; PPRstate.10100 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|UartCentral:UART0|TxUartManager:TxUM0|Startstate                                                                                                            ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; Startstate.1001 ; Startstate.1000 ; Startstate.0110 ; Startstate.0101 ; Startstate.0100 ; Startstate.0011 ; Startstate.0010 ; Startstate.0001 ; Startstate.0000 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Startstate.0000 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ;
; Startstate.0001 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ;
; Startstate.0010 ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1               ;
; Startstate.0011 ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1               ;
; Startstate.0100 ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1               ;
; Startstate.0101 ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; Startstate.0110 ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; Startstate.1000 ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
; Startstate.1001 ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|UartCentral:UART0|TxUartManager:TxUM0|IDstate                                                                                                                                                                           ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; IDstate.1110 ; IDstate.1101 ; IDstate.1100 ; IDstate.1011 ; IDstate.1010 ; IDstate.1001 ; IDstate.1000 ; IDstate.0111 ; IDstate.0110 ; IDstate.0101 ; IDstate.0100 ; IDstate.0011 ; IDstate.0010 ; IDstate.0001 ; IDstate.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; IDstate.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; IDstate.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; IDstate.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; IDstate.0011 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; IDstate.0100 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; IDstate.0101 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; IDstate.0110 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; IDstate.0111 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; IDstate.1000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; IDstate.1001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; IDstate.1010 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; IDstate.1011 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; IDstate.1100 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; IDstate.1101 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; IDstate.1110 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|UartCentral:UART0|TxUartManager:TxUM0|TrBr                                                                  ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; TrBr.1111 ; TrBr.1110 ; TrBr.0111 ; TrBr.0110 ; TrBr.0101 ; TrBr.0100 ; TrBr.0011 ; TrBr.0010 ; TrBr.0001 ; TrBr.0000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; TrBr.0000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; TrBr.0001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; TrBr.0010 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; TrBr.0011 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; TrBr.0100 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; TrBr.0101 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; TrBr.0110 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; TrBr.0111 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; TrBr.1110 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; TrBr.1111 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Main|UartCentral:UART0|TxUartManager:TxUM0|TxUart:Txer0|state                                                                            ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.1010 ; state.1001 ; state.1000 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1000 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1010 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------+
; State Machine - |Main|greset:rset0|rcont  ;
+----------+----------+----------+----------+
; Name     ; rcont.00 ; rcont.10 ; rcont.01 ;
+----------+----------+----------+----------+
; rcont.00 ; 0        ; 0        ; 0        ;
; rcont.01 ; 1        ; 0        ; 1        ;
; rcont.10 ; 1        ; 1        ; 0        ;
+----------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |Main|Ranger:comb_5|range                                                ;
+------------+------------+------------+------------+------------+------------+------------+
; Name       ; range.0111 ; range.0100 ; range.0011 ; range.0010 ; range.0001 ; range.0000 ;
+------------+------------+------------+------------+------------+------------+------------+
; range.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; range.0001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; range.0010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; range.0011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; range.0100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; range.0111 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |Main|Ranger:comb_4|range                                                ;
+------------+------------+------------+------------+------------+------------+------------+
; Name       ; range.0111 ; range.0100 ; range.0011 ; range.0010 ; range.0001 ; range.0000 ;
+------------+------------+------------+------------+------------+------------+------------+
; range.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; range.0001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; range.0010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; range.0011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; range.0100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; range.0111 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |Main|Ranger:comb_3|range                                                ;
+------------+------------+------------+------------+------------+------------+------------+
; Name       ; range.0111 ; range.0100 ; range.0011 ; range.0010 ; range.0001 ; range.0000 ;
+------------+------------+------------+------------+------------+------------+------------+
; range.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; range.0001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; range.0010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; range.0011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; range.0100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; range.0111 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; UartCentral:UART0|TxUartManager:TxUM0|BytePinger   ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                  ;
+-------------------------------------------------------------+-----------------------------------------------------------------------+
; Register name                                               ; Reason for Removal                                                    ;
+-------------------------------------------------------------+-----------------------------------------------------------------------+
; UartCentral:UART0|TxUartManager:TxUM0|ResetSig              ; Stuck at GND due to stuck port data_in                                ;
; UartCentral:UART0|TxUartManager:TxUM0|StatusSig             ; Stuck at GND due to stuck port data_in                                ;
; SigRouter:SigP|sigLatch:Start0|StartCheck                   ; Merged with SigRouter:SigN|sigLatch:Start0|StartCheck                 ;
; SigRouter:SigP|EncSigLatch:EncSig0|sigLatch:Z0|StartCheck   ; Merged with SigRouter:SigN|EncSigLatch:EncSig0|sigLatch:Z0|StartCheck ;
; UartCentral:UART0|RetrAdd[0]                                ; Merged with UartCentral:UART0|StopAdd[0]                              ;
; UartCentral:UART0|RetrAdd[1]                                ; Merged with UartCentral:UART0|StopAdd[1]                              ;
; SigRouter:SigP|sigLatch:Start0|StartOuter                   ; Merged with SigRouter:SigN|sigLatch:Start0|StartOuter                 ;
; SigRouter:SigP|EncSigLatch:EncSig0|sigLatch:Z0|StartOuter   ; Merged with SigRouter:SigN|EncSigLatch:EncSig0|sigLatch:Z0|StartOuter ;
; UartCentral:UART0|TxUartManager:TxUM0|StopData[4,6,7]       ; Merged with UartCentral:UART0|TxUartManager:TxUM0|StopData[2]         ;
; UartCentral:UART0|TxUartManager:TxUM0|StopData[3,5]         ; Merged with UartCentral:UART0|TxUartManager:TxUM0|StopData[1]         ;
; UartCentral:UART0|TxUartManager:TxUM0|StartData[7]          ; Merged with UartCentral:UART0|TxUartManager:TxUM0|StartData[4]        ;
; UartCentral:UART0|TxUartManager:TxUM0|StartData[6]          ; Merged with UartCentral:UART0|TxUartManager:TxUM0|StartData[0]        ;
; UartCentral:UART0|TxUartManager:TxUM0|StartData[5]          ; Merged with UartCentral:UART0|TxUartManager:TxUM0|StartData[3]        ;
; UartCentral:UART0|TxUartManager:TxUM0|StartData[2]          ; Merged with UartCentral:UART0|TxUartManager:TxUM0|StartData[1]        ;
; UartCentral:UART0|TxUartManager:TxUM0|IDData[7]             ; Merged with UartCentral:UART0|TxUartManager:TxUM0|IDData[4]           ;
; UartCentral:UART0|TxUartManager:TxUM0|IDData[5]             ; Merged with UartCentral:UART0|TxUartManager:TxUM0|IDData[2]           ;
; UartCentral:UART0|StopAdd[0,1]                              ; Stuck at GND due to stuck port data_in                                ;
; UartCentral:UART0|RetrAdd[2]                                ; Merged with UartCentral:UART0|StopAdd[2]                              ;
; UartCentral:UART0|TxUartManager:TxUM0|StopData[2]           ; Stuck at GND due to stuck port data_in                                ;
; UartCentral:UART0|TxUartManager:TxUM0|StartData[4]          ; Stuck at GND due to stuck port data_in                                ;
; UartCentral:UART0|TxUartManager:TxUM0|IDData[4]             ; Stuck at GND due to stuck port data_in                                ;
; UartCentral:UART0|RxUartManager:RxUM0|RxUart:Rx0|state.1100 ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|TrBr.0010             ; Lost fanout                                                           ;
; SigRouter:SigN|ZCtr~4                                       ; Lost fanout                                                           ;
; SigRouter:SigN|ZCtr~5                                       ; Lost fanout                                                           ;
; SigRouter:SigP|ZCtr~4                                       ; Lost fanout                                                           ;
; SigRouter:SigP|ZCtr~5                                       ; Lost fanout                                                           ;
; UartCentral:UART0|SendPhase~7                               ; Lost fanout                                                           ;
; UartCentral:UART0|cenState~2                                ; Lost fanout                                                           ;
; UartCentral:UART0|cenState~3                                ; Lost fanout                                                           ;
; UartCentral:UART0|cenState~5                                ; Lost fanout                                                           ;
; UartCentral:UART0|cenState~6                                ; Lost fanout                                                           ;
; UartCentral:UART0|nState~8                                  ; Lost fanout                                                           ;
; UartCentral:UART0|nState~9                                  ; Lost fanout                                                           ;
; UartCentral:UART0|RxUartManager:RxUM0|sstate~7              ; Lost fanout                                                           ;
; UartCentral:UART0|RxUartManager:RxUM0|sstate~8              ; Lost fanout                                                           ;
; UartCentral:UART0|RxUartManager:RxUM0|sstate~9              ; Lost fanout                                                           ;
; UartCentral:UART0|RxUartManager:RxUM0|RBstate~2             ; Lost fanout                                                           ;
; UartCentral:UART0|RxUartManager:RxUM0|RBstate~3             ; Lost fanout                                                           ;
; UartCentral:UART0|RxUartManager:RxUM0|RBstate~4             ; Lost fanout                                                           ;
; UartCentral:UART0|RxUartManager:RxUM0|RBstate~5             ; Lost fanout                                                           ;
; UartCentral:UART0|RxUartManager:RxUM0|RxUart:Rx0|state~16   ; Lost fanout                                                           ;
; UartCentral:UART0|RxUartManager:RxUM0|RxUart:Rx0|state~17   ; Lost fanout                                                           ;
; UartCentral:UART0|RxUartManager:RxUM0|RxUart:Rx0|state~18   ; Lost fanout                                                           ;
; UartCentral:UART0|RxUartManager:RxUM0|RxUart:Rx0|state~19   ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|sstate~6              ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|sstate~7              ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|Tempstate~11          ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|Tempstate~12          ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|Tempstate~13          ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|Tempstate~14          ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|Stopstate~7           ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|Stopstate~8           ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|Stopstate~10          ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|Sendstate~11          ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|Sendstate~12          ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|Sendstate~13          ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|PPRstate~23           ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|PPRstate~24           ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|PPRstate~25           ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|PPRstate~26           ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|PPRstate~27           ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|Startstate~11         ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|Startstate~12         ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|Startstate~13         ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|Startstate~14         ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|IDstate~17            ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|IDstate~18            ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|IDstate~19            ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|IDstate~20            ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|TrBr~12               ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|TrBr~13               ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|TrBr~14               ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|TrBr~15               ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|TxUart:Txer0|state~12 ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|TxUart:Txer0|state~13 ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|TxUart:Txer0|state~14 ; Lost fanout                                                           ;
; UartCentral:UART0|TxUartManager:TxUM0|TxUart:Txer0|state~15 ; Lost fanout                                                           ;
; Ranger:comb_5|range~2                                       ; Lost fanout                                                           ;
; Ranger:comb_5|range~3                                       ; Lost fanout                                                           ;
; Ranger:comb_5|range~4                                       ; Lost fanout                                                           ;
; Ranger:comb_5|range~5                                       ; Lost fanout                                                           ;
; Ranger:comb_4|range~2                                       ; Lost fanout                                                           ;
; Ranger:comb_4|range~3                                       ; Lost fanout                                                           ;
; Ranger:comb_4|range~4                                       ; Lost fanout                                                           ;
; Ranger:comb_4|range~5                                       ; Lost fanout                                                           ;
; Ranger:comb_3|range~2                                       ; Lost fanout                                                           ;
; Ranger:comb_3|range~3                                       ; Lost fanout                                                           ;
; Ranger:comb_3|range~4                                       ; Lost fanout                                                           ;
; Ranger:comb_3|range~5                                       ; Lost fanout                                                           ;
; UartCentral:UART0|readPPR.00                                ; Lost fanout                                                           ;
; SigRouter:SigP|Timer[31]                                    ; Merged with SigRouter:SigN|Timer[31]                                  ;
; SigRouter:SigP|ZCtr.10                                      ; Merged with SigRouter:SigN|ZCtr.10                                    ;
; SigRouter:SigP|Timer[23]                                    ; Merged with SigRouter:SigN|Timer[23]                                  ;
; SigRouter:SigP|Timer[15]                                    ; Merged with SigRouter:SigN|Timer[15]                                  ;
; SigRouter:SigP|Timer[7]                                     ; Merged with SigRouter:SigN|Timer[7]                                   ;
; SigRouter:SigP|Timer[30]                                    ; Merged with SigRouter:SigN|Timer[30]                                  ;
; SigRouter:SigP|Timer[22]                                    ; Merged with SigRouter:SigN|Timer[22]                                  ;
; SigRouter:SigP|Timer[14]                                    ; Merged with SigRouter:SigN|Timer[14]                                  ;
; SigRouter:SigP|Timer[6]                                     ; Merged with SigRouter:SigN|Timer[6]                                   ;
; SigRouter:SigP|Timer[29]                                    ; Merged with SigRouter:SigN|Timer[29]                                  ;
; SigRouter:SigP|Timer[21]                                    ; Merged with SigRouter:SigN|Timer[21]                                  ;
; SigRouter:SigP|Timer[13]                                    ; Merged with SigRouter:SigN|Timer[13]                                  ;
; SigRouter:SigP|Timer[5]                                     ; Merged with SigRouter:SigN|Timer[5]                                   ;
; SigRouter:SigP|Timer[28]                                    ; Merged with SigRouter:SigN|Timer[28]                                  ;
; SigRouter:SigP|Timer[20]                                    ; Merged with SigRouter:SigN|Timer[20]                                  ;
; SigRouter:SigP|Timer[12]                                    ; Merged with SigRouter:SigN|Timer[12]                                  ;
; SigRouter:SigP|Timer[4]                                     ; Merged with SigRouter:SigN|Timer[4]                                   ;
; SigRouter:SigP|Timer[27]                                    ; Merged with SigRouter:SigN|Timer[27]                                  ;
; SigRouter:SigP|Timer[19]                                    ; Merged with SigRouter:SigN|Timer[19]                                  ;
; SigRouter:SigP|Timer[11]                                    ; Merged with SigRouter:SigN|Timer[11]                                  ;
; SigRouter:SigP|Timer[3]                                     ; Merged with SigRouter:SigN|Timer[3]                                   ;
; SigRouter:SigP|Timer[26]                                    ; Merged with SigRouter:SigN|Timer[26]                                  ;
; SigRouter:SigP|Timer[18]                                    ; Merged with SigRouter:SigN|Timer[18]                                  ;
; SigRouter:SigP|Timer[10]                                    ; Merged with SigRouter:SigN|Timer[10]                                  ;
; SigRouter:SigP|Timer[2]                                     ; Merged with SigRouter:SigN|Timer[2]                                   ;
; SigRouter:SigP|Timer[25]                                    ; Merged with SigRouter:SigN|Timer[25]                                  ;
; SigRouter:SigP|Timer[17]                                    ; Merged with SigRouter:SigN|Timer[17]                                  ;
; SigRouter:SigP|Timer[9]                                     ; Merged with SigRouter:SigN|Timer[9]                                   ;
; SigRouter:SigP|Timer[1]                                     ; Merged with SigRouter:SigN|Timer[1]                                   ;
; SigRouter:SigP|Timer[24]                                    ; Merged with SigRouter:SigN|Timer[24]                                  ;
; SigRouter:SigP|Timer[16]                                    ; Merged with SigRouter:SigN|Timer[16]                                  ;
; SigRouter:SigP|Timer[8]                                     ; Merged with SigRouter:SigN|Timer[8]                                   ;
; SigRouter:SigP|Timer[0]                                     ; Merged with SigRouter:SigN|Timer[0]                                   ;
; SigRouter:SigP|ZCtr.11                                      ; Merged with SigRouter:SigN|ZCtr.11                                    ;
; SigRouter:SigP|ZCtr.01                                      ; Merged with SigRouter:SigN|ZCtr.01                                    ;
; SigRouter:SigP|ZCtr.00                                      ; Merged with SigRouter:SigN|ZCtr.00                                    ;
; UartCentral:UART0|RxUartManager:RxUM0|RBstate.0010          ; Lost fanout                                                           ;
; UartCentral:UART0|SendPhase.010                             ; Stuck at GND due to stuck port data_in                                ;
; Total Number of Removed Registers = 133                     ;                                                                       ;
+-------------------------------------------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 751   ;
; Number of registers using Synchronous Clear  ; 80    ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 321   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Main|UartCentral:UART0|PPR[7]                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Main|UartCentral:UART0|RxUartManager:RxUM0|RxUart:Rx0|Metronome:RxMetr0|ClockDiv[4] ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Main|UartCentral:UART0|TxUartManager:TxUM0|Metronome:TxMetr0|ClockDiv[13]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Main|SigRouter:SigP|ZCount[3]                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Main|UartCentral:UART0|MemSlaver[3]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Main|SigRouter:SigP|qOut[27]                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Main|SigRouter:SigN|qOut[25]                                                        ;
; 16:1               ; 6 bits    ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |Main|UartCentral:UART0|TxUartManager:TxUM0|StopSig                                  ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |Main|SigRouter:SigP|AddB[0]                                                         ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |Main|SigRouter:SigP|AddA[1]                                                         ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |Main|SigRouter:SigN|AddB[9]                                                         ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |Main|SigRouter:SigN|AddA[9]                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|UartCentral:UART0|nCmdTx[1]                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Main|UartCentral:UART0|RxUartManager:RxUM0|BuffPoint[3]                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Main|UartCentral:UART0|TxUartManager:TxUM0|TempData[4]                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |Main|UartCentral:UART0|TxUartManager:TxUM0|TempData[5]                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |Main|UartCentral:UART0|TxUartManager:TxUM0|SendData[7]                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Main|UartCentral:UART0|TxUartManager:TxUM0|PPRData[4]                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Main|UartCentral:UART0|RxUartManager:RxUM0|Cmd[2]                                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |Main|UartCentral:UART0|TxUartManager:TxUM0|PPRData[0]                               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |Main|UartCentral:UART0|TxUartManager:TxUM0|PPRData[2]                               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |Main|UartCentral:UART0|TxUartManager:TxUM0|PPRData[5]                               ;
; 14:1               ; 8 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; Yes        ; |Main|UartCentral:UART0|Data[0]                                                      ;
; 14:1               ; 12 bits   ; 108 LEs       ; 48 LEs               ; 60 LEs                 ; Yes        ; |Main|UartCentral:UART0|Data[23]                                                     ;
; 14:1               ; 12 bits   ; 108 LEs       ; 60 LEs               ; 48 LEs                 ; Yes        ; |Main|UartCentral:UART0|Data[10]                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Main|UartCentral:UART0|RxUartManager:RxUM0|ByteQuest[7]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Main|UartCentral:UART0|CmdTx                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Main|UartCentral:UART0|CurrAdd                                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Main|UartCentral:UART0|CurrAdd                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Main|UartCentral:UART0|TxUartManager:TxUM0|TrBr                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Main|UartCentral:UART0|TxUartManager:TxUM0|Selector117                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Main|UartCentral:UART0|TxUartManager:TxUM0|Selector115                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |Main|UartCentral:UART0|TxUartManager:TxUM0|Selector139                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Main|UartCentral:UART0|Selector69                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Main|UartCentral:UART0|RxUartManager:RxUM0|Selector21                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Main|UartCentral:UART0|RxUartManager:RxUM0|Selector19                               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |Main|UartCentral:UART0|TxUartManager:TxUM0|Selector15                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Main|UartCentral:UART0|RxUartManager:RxUM0|RxUart:Rx0|Selector3                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Main|UartCentral:UART0|RxUartManager:RxUM0|RxUart:Rx0|Selector12                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockAcc:PLL0|altpll:altpll_component ;
+-------------------------------+----------------------------+-----------------------+
; Parameter Name                ; Value                      ; Type                  ;
+-------------------------------+----------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped               ;
; PLL_TYPE                      ; AUTO                       ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ClockAcc ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped               ;
; SCAN_CHAIN                    ; LONG                       ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped               ;
; LOCK_HIGH                     ; 1                          ; Untyped               ;
; LOCK_LOW                      ; 1                          ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped               ;
; SKIP_VCO                      ; OFF                        ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped               ;
; BANDWIDTH                     ; 0                          ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped               ;
; DOWN_SPREAD                   ; 0                          ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 4                          ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped               ;
; CLK0_DIVIDE_BY                ; 1                          ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped               ;
; DPA_DIVIDER                   ; 0                          ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped               ;
; VCO_MIN                       ; 0                          ; Untyped               ;
; VCO_MAX                       ; 0                          ; Untyped               ;
; VCO_CENTER                    ; 0                          ; Untyped               ;
; PFD_MIN                       ; 0                          ; Untyped               ;
; PFD_MAX                       ; 0                          ; Untyped               ;
; M_INITIAL                     ; 0                          ; Untyped               ;
; M                             ; 0                          ; Untyped               ;
; N                             ; 1                          ; Untyped               ;
; M2                            ; 1                          ; Untyped               ;
; N2                            ; 1                          ; Untyped               ;
; SS                            ; 1                          ; Untyped               ;
; C0_HIGH                       ; 0                          ; Untyped               ;
; C1_HIGH                       ; 0                          ; Untyped               ;
; C2_HIGH                       ; 0                          ; Untyped               ;
; C3_HIGH                       ; 0                          ; Untyped               ;
; C4_HIGH                       ; 0                          ; Untyped               ;
; C5_HIGH                       ; 0                          ; Untyped               ;
; C6_HIGH                       ; 0                          ; Untyped               ;
; C7_HIGH                       ; 0                          ; Untyped               ;
; C8_HIGH                       ; 0                          ; Untyped               ;
; C9_HIGH                       ; 0                          ; Untyped               ;
; C0_LOW                        ; 0                          ; Untyped               ;
; C1_LOW                        ; 0                          ; Untyped               ;
; C2_LOW                        ; 0                          ; Untyped               ;
; C3_LOW                        ; 0                          ; Untyped               ;
; C4_LOW                        ; 0                          ; Untyped               ;
; C5_LOW                        ; 0                          ; Untyped               ;
; C6_LOW                        ; 0                          ; Untyped               ;
; C7_LOW                        ; 0                          ; Untyped               ;
; C8_LOW                        ; 0                          ; Untyped               ;
; C9_LOW                        ; 0                          ; Untyped               ;
; C0_INITIAL                    ; 0                          ; Untyped               ;
; C1_INITIAL                    ; 0                          ; Untyped               ;
; C2_INITIAL                    ; 0                          ; Untyped               ;
; C3_INITIAL                    ; 0                          ; Untyped               ;
; C4_INITIAL                    ; 0                          ; Untyped               ;
; C5_INITIAL                    ; 0                          ; Untyped               ;
; C6_INITIAL                    ; 0                          ; Untyped               ;
; C7_INITIAL                    ; 0                          ; Untyped               ;
; C8_INITIAL                    ; 0                          ; Untyped               ;
; C9_INITIAL                    ; 0                          ; Untyped               ;
; C0_MODE                       ; BYPASS                     ; Untyped               ;
; C1_MODE                       ; BYPASS                     ; Untyped               ;
; C2_MODE                       ; BYPASS                     ; Untyped               ;
; C3_MODE                       ; BYPASS                     ; Untyped               ;
; C4_MODE                       ; BYPASS                     ; Untyped               ;
; C5_MODE                       ; BYPASS                     ; Untyped               ;
; C6_MODE                       ; BYPASS                     ; Untyped               ;
; C7_MODE                       ; BYPASS                     ; Untyped               ;
; C8_MODE                       ; BYPASS                     ; Untyped               ;
; C9_MODE                       ; BYPASS                     ; Untyped               ;
; C0_PH                         ; 0                          ; Untyped               ;
; C1_PH                         ; 0                          ; Untyped               ;
; C2_PH                         ; 0                          ; Untyped               ;
; C3_PH                         ; 0                          ; Untyped               ;
; C4_PH                         ; 0                          ; Untyped               ;
; C5_PH                         ; 0                          ; Untyped               ;
; C6_PH                         ; 0                          ; Untyped               ;
; C7_PH                         ; 0                          ; Untyped               ;
; C8_PH                         ; 0                          ; Untyped               ;
; C9_PH                         ; 0                          ; Untyped               ;
; L0_HIGH                       ; 1                          ; Untyped               ;
; L1_HIGH                       ; 1                          ; Untyped               ;
; G0_HIGH                       ; 1                          ; Untyped               ;
; G1_HIGH                       ; 1                          ; Untyped               ;
; G2_HIGH                       ; 1                          ; Untyped               ;
; G3_HIGH                       ; 1                          ; Untyped               ;
; E0_HIGH                       ; 1                          ; Untyped               ;
; E1_HIGH                       ; 1                          ; Untyped               ;
; E2_HIGH                       ; 1                          ; Untyped               ;
; E3_HIGH                       ; 1                          ; Untyped               ;
; L0_LOW                        ; 1                          ; Untyped               ;
; L1_LOW                        ; 1                          ; Untyped               ;
; G0_LOW                        ; 1                          ; Untyped               ;
; G1_LOW                        ; 1                          ; Untyped               ;
; G2_LOW                        ; 1                          ; Untyped               ;
; G3_LOW                        ; 1                          ; Untyped               ;
; E0_LOW                        ; 1                          ; Untyped               ;
; E1_LOW                        ; 1                          ; Untyped               ;
; E2_LOW                        ; 1                          ; Untyped               ;
; E3_LOW                        ; 1                          ; Untyped               ;
; L0_INITIAL                    ; 1                          ; Untyped               ;
; L1_INITIAL                    ; 1                          ; Untyped               ;
; G0_INITIAL                    ; 1                          ; Untyped               ;
; G1_INITIAL                    ; 1                          ; Untyped               ;
; G2_INITIAL                    ; 1                          ; Untyped               ;
; G3_INITIAL                    ; 1                          ; Untyped               ;
; E0_INITIAL                    ; 1                          ; Untyped               ;
; E1_INITIAL                    ; 1                          ; Untyped               ;
; E2_INITIAL                    ; 1                          ; Untyped               ;
; E3_INITIAL                    ; 1                          ; Untyped               ;
; L0_MODE                       ; BYPASS                     ; Untyped               ;
; L1_MODE                       ; BYPASS                     ; Untyped               ;
; G0_MODE                       ; BYPASS                     ; Untyped               ;
; G1_MODE                       ; BYPASS                     ; Untyped               ;
; G2_MODE                       ; BYPASS                     ; Untyped               ;
; G3_MODE                       ; BYPASS                     ; Untyped               ;
; E0_MODE                       ; BYPASS                     ; Untyped               ;
; E1_MODE                       ; BYPASS                     ; Untyped               ;
; E2_MODE                       ; BYPASS                     ; Untyped               ;
; E3_MODE                       ; BYPASS                     ; Untyped               ;
; L0_PH                         ; 0                          ; Untyped               ;
; L1_PH                         ; 0                          ; Untyped               ;
; G0_PH                         ; 0                          ; Untyped               ;
; G1_PH                         ; 0                          ; Untyped               ;
; G2_PH                         ; 0                          ; Untyped               ;
; G3_PH                         ; 0                          ; Untyped               ;
; E0_PH                         ; 0                          ; Untyped               ;
; E1_PH                         ; 0                          ; Untyped               ;
; E2_PH                         ; 0                          ; Untyped               ;
; E3_PH                         ; 0                          ; Untyped               ;
; M_PH                          ; 0                          ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped               ;
; CLK0_COUNTER                  ; G0                         ; Untyped               ;
; CLK1_COUNTER                  ; G0                         ; Untyped               ;
; CLK2_COUNTER                  ; G0                         ; Untyped               ;
; CLK3_COUNTER                  ; G0                         ; Untyped               ;
; CLK4_COUNTER                  ; G0                         ; Untyped               ;
; CLK5_COUNTER                  ; G0                         ; Untyped               ;
; CLK6_COUNTER                  ; E0                         ; Untyped               ;
; CLK7_COUNTER                  ; E1                         ; Untyped               ;
; CLK8_COUNTER                  ; E2                         ; Untyped               ;
; CLK9_COUNTER                  ; E3                         ; Untyped               ;
; L0_TIME_DELAY                 ; 0                          ; Untyped               ;
; L1_TIME_DELAY                 ; 0                          ; Untyped               ;
; G0_TIME_DELAY                 ; 0                          ; Untyped               ;
; G1_TIME_DELAY                 ; 0                          ; Untyped               ;
; G2_TIME_DELAY                 ; 0                          ; Untyped               ;
; G3_TIME_DELAY                 ; 0                          ; Untyped               ;
; E0_TIME_DELAY                 ; 0                          ; Untyped               ;
; E1_TIME_DELAY                 ; 0                          ; Untyped               ;
; E2_TIME_DELAY                 ; 0                          ; Untyped               ;
; E3_TIME_DELAY                 ; 0                          ; Untyped               ;
; M_TIME_DELAY                  ; 0                          ; Untyped               ;
; N_TIME_DELAY                  ; 0                          ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped               ;
; ENABLE0_COUNTER               ; L0                         ; Untyped               ;
; ENABLE1_COUNTER               ; L0                         ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped               ;
; LOOP_FILTER_C                 ; 5                          ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped               ;
; VCO_POST_SCALE                ; 0                          ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                     ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped               ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped               ;
; M_TEST_SOURCE                 ; 5                          ; Untyped               ;
; C0_TEST_SOURCE                ; 5                          ; Untyped               ;
; C1_TEST_SOURCE                ; 5                          ; Untyped               ;
; C2_TEST_SOURCE                ; 5                          ; Untyped               ;
; C3_TEST_SOURCE                ; 5                          ; Untyped               ;
; C4_TEST_SOURCE                ; 5                          ; Untyped               ;
; C5_TEST_SOURCE                ; 5                          ; Untyped               ;
; C6_TEST_SOURCE                ; 5                          ; Untyped               ;
; C7_TEST_SOURCE                ; 5                          ; Untyped               ;
; C8_TEST_SOURCE                ; 5                          ; Untyped               ;
; C9_TEST_SOURCE                ; 5                          ; Untyped               ;
; CBXI_PARAMETER                ; ClockAcc_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped               ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped               ;
; DEVICE_FAMILY                 ; MAX 10                     ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE        ;
+-------------------------------+----------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 10005                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_r7g1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 10005                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_r7g1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 10005                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_r7g1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 10005                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_r7g1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UartCentral:UART0|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------+
; Parameter Name                                 ; Value    ; Type                  ;
+------------------------------------------------+----------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 8        ; Untyped               ;
; LPM_WIDTHB                                     ; 7        ; Untyped               ;
; LPM_WIDTHP                                     ; 15       ; Untyped               ;
; LPM_WIDTHR                                     ; 15       ; Untyped               ;
; LPM_WIDTHS                                     ; 1        ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped               ;
; LPM_PIPELINE                                   ; 0        ; Untyped               ;
; LATENCY                                        ; 0        ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped               ;
; USE_EAB                                        ; OFF      ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped               ;
+------------------------------------------------+----------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; ClockAcc:PLL0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Name                                      ; Value                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                             ;
; Entity Instance                           ; SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 32                                                                            ;
;     -- NUMWORDS_A                         ; 10005                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; SigRouter:SigP|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 32                                                                            ;
;     -- NUMWORDS_A                         ; 10005                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; SigRouter:SigN|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 32                                                                            ;
;     -- NUMWORDS_A                         ; 10005                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; SigRouter:SigN|DataCollector:DataC0|SigMem:B0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 32                                                                            ;
;     -- NUMWORDS_A                         ; 10005                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 1                                ;
; Entity Instance                       ; UartCentral:UART0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                ;
;     -- LPM_WIDTHB                     ; 7                                ;
;     -- LPM_WIDTHP                     ; 15                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                              ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SigRouter:SigN"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; PPR      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Done     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ZCounter ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartCentral:UART0|RxUartManager:RxUM0"                                               ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; RBusy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartCentral:UART0|TxUartManager:TxUM0|Metronome:TxMetr0"                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; SerHalf ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartCentral:UART0|TxUartManager:TxUM0"                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; BytePing ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ranger:comb_5"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Qn   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ranger:comb_4"                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; SpikeFlag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Ranger:comb_3"                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; SpikeFlag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Quadrature:Qualude0" ;
+--------+-------+----------+---------------------+
; Port   ; Type  ; Severity ; Details             ;
+--------+-------+----------+---------------------+
; A      ; Input ; Info     ; Stuck at GND        ;
; B      ; Input ; Info     ; Stuck at GND        ;
; Enable ; Input ; Info     ; Stuck at GND        ;
+--------+-------+----------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockAcc:PLL0"                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 23                          ;
; cycloneiii_ff         ; 751                         ;
;     ENA               ; 294                         ;
;     ENA SCLR          ; 15                          ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 65                          ;
;     SLD               ; 1                           ;
;     plain             ; 364                         ;
; cycloneiii_lcell_comb ; 1187                        ;
;     arith             ; 222                         ;
;         2 data inputs ; 181                         ;
;         3 data inputs ; 41                          ;
;     normal            ; 965                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 169                         ;
;         3 data inputs ; 160                         ;
;         4 data inputs ; 612                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 256                         ;
;                       ;                             ;
; Max LUT depth         ; 6.70                        ;
; Average LUT depth     ; 2.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Mon Aug 20 13:17:29 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Main -c Main
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file uartcentral.v
    Info (12023): Found entity 1: UartCentral File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file uart.v
    Info (12023): Found entity 1: TxUart File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/uart.v Line: 2
    Info (12023): Found entity 2: RxUart File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/uart.v Line: 144
    Info (12023): Found entity 3: Metronome File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/uart.v Line: 366
Info (12021): Found 1 design units, including 1 entities, in source file txuartmanager.v
    Info (12023): Found entity 1: TxUartManager File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testmod.v
    Info (12023): Found entity 1: PPR_Sim File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/testmod.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file sigroute.v
    Info (12023): Found entity 1: SigRouter File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v Line: 1
    Info (12023): Found entity 2: EncSigLatch File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v Line: 344
    Info (12023): Found entity 3: sigLatch File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v Line: 365
Info (12021): Found 1 design units, including 1 entities, in source file rxuartmanager.v
    Info (12023): Found entity 1: RxUartManager File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memmanage.v
    Info (12023): Found entity 1: memManager File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/memManage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: Main File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sigmem.v
    Info (12023): Found entity 1: SigMem File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigMem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file datacollector.v
    Info (12023): Found entity 1: DataCollector File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/DataCollector.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file iofilter.v
    Info (12023): Found entity 1: inSieve File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/IOFilter.v Line: 1
    Info (12023): Found entity 2: Ranger File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/IOFilter.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file clockacc.v
    Info (12023): Found entity 1: ClockAcc File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/ClockAcc.v Line: 40
Info (12021): Found 0 design units, including 0 entities, in source file flags.v
Info (12021): Found 1 design units, including 1 entities, in source file stack.v
    Info (12023): Found entity 1: Stack File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Stack.v Line: 40
Info (12021): Found 0 design units, including 0 entities, in source file rspace.v
Info (12021): Found 1 design units, including 1 entities, in source file greset.v
    Info (12023): Found entity 1: greset File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/greset.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file quadrature.v
    Info (12023): Found entity 1: Quadrature File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Quadrature.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at UartCentral.v(60): created implicit net for "RBusy" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v Line: 60
Warning (10236): Verilog HDL Implicit Net warning at Main.v(40): created implicit net for "AFlag" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at Main.v(41): created implicit net for "BFlag" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at Main.v(42): created implicit net for "ZFlag" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 42
Critical Warning (10846): Verilog HDL Instantiation warning at Main.v(40): instance has no name File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 40
Critical Warning (10846): Verilog HDL Instantiation warning at Main.v(41): instance has no name File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 41
Critical Warning (10846): Verilog HDL Instantiation warning at Main.v(42): instance has no name File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 42
Critical Warning (10846): Verilog HDL Instantiation warning at Main.v(91): instance has no name File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 91
Info (12127): Elaborating entity "Main" for the top level hierarchy
Warning (10030): Net "SupA" at Main.v(30) has no driver or initial value, using a default initial value '0' File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 30
Warning (10030): Net "SupB" at Main.v(30) has no driver or initial value, using a default initial value '0' File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 30
Warning (10034): Output port "TestOut0" at Main.v(14) has no driver File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 14
Warning (10034): Output port "TestOut1" at Main.v(14) has no driver File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 14
Info (12128): Elaborating entity "ClockAcc" for hierarchy "ClockAcc:PLL0" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 32
Info (12128): Elaborating entity "altpll" for hierarchy "ClockAcc:PLL0|altpll:altpll_component" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/ClockAcc.v Line: 104
Info (12130): Elaborated megafunction instantiation "ClockAcc:PLL0|altpll:altpll_component" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/ClockAcc.v Line: 104
Info (12133): Instantiated megafunction "ClockAcc:PLL0|altpll:altpll_component" with the following parameter: File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/ClockAcc.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ClockAcc"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clockacc_altpll.v
    Info (12023): Found entity 1: ClockAcc_altpll File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/clockacc_altpll.v Line: 31
Info (12128): Elaborating entity "ClockAcc_altpll" for hierarchy "ClockAcc:PLL0|altpll:altpll_component|ClockAcc_altpll:auto_generated" File: d:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Quadrature" for hierarchy "Quadrature:Qualude0" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 33
Info (12128): Elaborating entity "inSieve" for hierarchy "inSieve:ASig" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 36
Info (12128): Elaborating entity "Ranger" for hierarchy "Ranger:comb_3" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 40
Info (12128): Elaborating entity "greset" for hierarchy "greset:rset0" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 74
Info (12128): Elaborating entity "UartCentral" for hierarchy "UartCentral:UART0" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 78
Warning (10036): Verilog HDL or VHDL warning at UartCentral.v(33): object "ZSend" assigned a value but never read File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v Line: 33
Warning (10230): Verilog HDL assignment warning at UartCentral.v(116): truncated value with size 32 to match size of target (14) File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v Line: 116
Warning (10230): Verilog HDL assignment warning at UartCentral.v(117): truncated value with size 32 to match size of target (14) File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v Line: 117
Warning (10230): Verilog HDL assignment warning at UartCentral.v(287): truncated value with size 32 to match size of target (14) File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v Line: 287
Warning (10230): Verilog HDL assignment warning at UartCentral.v(334): truncated value with size 32 to match size of target (3) File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v Line: 334
Info (12128): Elaborating entity "TxUartManager" for hierarchy "UartCentral:UART0|TxUartManager:TxUM0" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v Line: 59
Warning (10858): Verilog HDL warning at TxUartManager.v(45): object SigStatus used but never assigned File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v Line: 45
Warning (10858): Verilog HDL warning at TxUartManager.v(48): object SigReset used but never assigned File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v Line: 48
Info (10264): Verilog HDL Case Statement information at TxUartManager.v(156): all case item expressions in this case statement are onehot File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v Line: 156
Warning (10235): Verilog HDL Always Construct warning at TxUartManager.v(930): variable "sstate" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v Line: 930
Warning (10235): Verilog HDL Always Construct warning at TxUartManager.v(934): variable "DoneSig" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v Line: 934
Warning (10240): Verilog HDL Always Construct warning at TxUartManager.v(927): inferring latch(es) for variable "BytePinger", which holds its previous value in one or more paths through the always construct File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v Line: 927
Warning (10030): Net "SigStatus" at TxUartManager.v(45) has no driver or initial value, using a default initial value '0' File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v Line: 45
Warning (10030): Net "SigReset" at TxUartManager.v(48) has no driver or initial value, using a default initial value '0' File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v Line: 48
Info (10041): Inferred latch for "BytePinger" at TxUartManager.v(927) File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v Line: 927
Info (12128): Elaborating entity "TxUart" for hierarchy "UartCentral:UART0|TxUartManager:TxUM0|TxUart:Txer0" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v Line: 943
Info (10264): Verilog HDL Case Statement information at uart.v(133): all case item expressions in this case statement are onehot File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/uart.v Line: 133
Info (12128): Elaborating entity "Metronome" for hierarchy "UartCentral:UART0|TxUartManager:TxUM0|Metronome:TxMetr0" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v Line: 944
Warning (10230): Verilog HDL assignment warning at uart.v(420): truncated value with size 32 to match size of target (15) File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/uart.v Line: 420
Info (12128): Elaborating entity "RxUartManager" for hierarchy "UartCentral:UART0|RxUartManager:RxUM0" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v Line: 60
Warning (10036): Verilog HDL or VHDL warning at RxUartManager.v(190): object "RxrBuff0" assigned a value but never read File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 190
Warning (10036): Verilog HDL or VHDL warning at RxUartManager.v(191): object "RxrBuff1" assigned a value but never read File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 191
Warning (10036): Verilog HDL or VHDL warning at RxUartManager.v(192): object "RxrBuff2" assigned a value but never read File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 192
Warning (10036): Verilog HDL or VHDL warning at RxUartManager.v(193): object "RxrBuff3" assigned a value but never read File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 193
Warning (10036): Verilog HDL or VHDL warning at RxUartManager.v(194): object "RxrBuff4" assigned a value but never read File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 194
Warning (10036): Verilog HDL or VHDL warning at RxUartManager.v(195): object "RxrBuff5" assigned a value but never read File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 195
Warning (10036): Verilog HDL or VHDL warning at RxUartManager.v(196): object "RxrBuff6" assigned a value but never read File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 196
Warning (10036): Verilog HDL or VHDL warning at RxUartManager.v(197): object "RxrBuff7" assigned a value but never read File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 197
Warning (10036): Verilog HDL or VHDL warning at RxUartManager.v(198): object "RxrBuff8" assigned a value but never read File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 198
Warning (10036): Verilog HDL or VHDL warning at RxUartManager.v(199): object "RxrBuff9" assigned a value but never read File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 199
Warning (10230): Verilog HDL assignment warning at RxUartManager.v(247): truncated value with size 32 to match size of target (4) File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 247
Warning (10230): Verilog HDL assignment warning at RxUartManager.v(252): truncated value with size 32 to match size of target (4) File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 252
Warning (10230): Verilog HDL assignment warning at RxUartManager.v(257): truncated value with size 32 to match size of target (4) File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 257
Warning (10230): Verilog HDL assignment warning at RxUartManager.v(262): truncated value with size 32 to match size of target (4) File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 262
Warning (10230): Verilog HDL assignment warning at RxUartManager.v(267): truncated value with size 32 to match size of target (4) File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 267
Warning (10230): Verilog HDL assignment warning at RxUartManager.v(272): truncated value with size 32 to match size of target (4) File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 272
Warning (10230): Verilog HDL assignment warning at RxUartManager.v(277): truncated value with size 32 to match size of target (4) File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 277
Warning (10230): Verilog HDL assignment warning at RxUartManager.v(282): truncated value with size 32 to match size of target (4) File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 282
Warning (10230): Verilog HDL assignment warning at RxUartManager.v(287): truncated value with size 32 to match size of target (4) File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 287
Warning (10230): Verilog HDL assignment warning at RxUartManager.v(292): truncated value with size 32 to match size of target (4) File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 292
Info (12128): Elaborating entity "RxUart" for hierarchy "UartCentral:UART0|RxUartManager:RxUM0|RxUart:Rx0" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v Line: 352
Info (12128): Elaborating entity "SigRouter" for hierarchy "SigRouter:SigP" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 83
Warning (10230): Verilog HDL assignment warning at SigRoute.v(129): truncated value with size 32 to match size of target (16) File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v Line: 129
Warning (10230): Verilog HDL assignment warning at SigRoute.v(261): truncated value with size 32 to match size of target (14) File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v Line: 261
Warning (10230): Verilog HDL assignment warning at SigRoute.v(307): truncated value with size 32 to match size of target (14) File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v Line: 307
Info (12128): Elaborating entity "EncSigLatch" for hierarchy "SigRouter:SigP|EncSigLatch:EncSig0" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v Line: 21
Info (12128): Elaborating entity "sigLatch" for hierarchy "SigRouter:SigP|EncSigLatch:EncSig0|sigLatch:A0" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v Line: 353
Info (12128): Elaborating entity "DataCollector" for hierarchy "SigRouter:SigP|DataCollector:DataC0" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v Line: 338
Info (12128): Elaborating entity "SigMem" for hierarchy "SigRouter:SigP|DataCollector:DataC0|SigMem:A0" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/DataCollector.v Line: 18
Info (12128): Elaborating entity "altsyncram" for hierarchy "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigMem.v Line: 89
Info (12130): Elaborated megafunction instantiation "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigMem.v Line: 89
Info (12133): Instantiated megafunction "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigMem.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "10005"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r7g1.tdf
    Info (12023): Found entity 1: altsyncram_r7g1 File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/altsyncram_r7g1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_r7g1" for hierarchy "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated" File: d:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_97a.tdf
    Info (12023): Found entity 1: decode_97a File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/decode_97a.tdf Line: 23
Info (12128): Elaborating entity "decode_97a" for hierarchy "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|decode_97a:decode3" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/altsyncram_r7g1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf
    Info (12023): Found entity 1: decode_2j9 File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/decode_2j9.tdf Line: 23
Info (12128): Elaborating entity "decode_2j9" for hierarchy "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|decode_2j9:rden_decode" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/altsyncram_r7g1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_63b.tdf
    Info (12023): Found entity 1: mux_63b File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/mux_63b.tdf Line: 23
Info (12128): Elaborating entity "mux_63b" for hierarchy "SigRouter:SigP|DataCollector:DataC0|SigMem:A0|altsyncram:altsyncram_component|altsyncram_r7g1:auto_generated|mux_63b:mux2" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/altsyncram_r7g1.tdf Line: 48
Info (12128): Elaborating entity "memManager" for hierarchy "memManager:comb_12" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 91
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UartCentral:UART0|Mult0" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v Line: 117
Info (12130): Elaborated megafunction instantiation "UartCentral:UART0|lpm_mult:Mult0" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v Line: 117
Info (12133): Instantiated megafunction "UartCentral:UART0|lpm_mult:Mult0" with the following parameter: File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v Line: 117
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "UartCentral:UART0|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "UartCentral:UART0|lpm_mult:Mult0" File: d:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "UartCentral:UART0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "UartCentral:UART0|lpm_mult:Mult0" File: d:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "UartCentral:UART0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "UartCentral:UART0|lpm_mult:Mult0" File: d:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf
    Info (12023): Found entity 1: add_sub_arg File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/add_sub_arg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "UartCentral:UART0|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "UartCentral:UART0|lpm_mult:Mult0" File: d:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at VCC File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 11
    Warning (13410): Pin "LED[1]" is stuck at VCC File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 11
    Warning (13410): Pin "LED[2]" is stuck at VCC File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 11
    Warning (13410): Pin "LED[3]" is stuck at VCC File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 11
    Warning (13410): Pin "LED[4]" is stuck at VCC File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 11
    Warning (13410): Pin "LED[5]" is stuck at VCC File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 11
    Warning (13410): Pin "LED[6]" is stuck at VCC File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 11
    Warning (13410): Pin "TestOut0" is stuck at GND File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 14
    Warning (13410): Pin "TestOut1" is stuck at GND File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (17049): 71 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 4
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 5
    Warning (15610): No output dependent on input pin "TestIn0" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 9
    Warning (15610): No output dependent on input pin "TestIn1" File: C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v Line: 9
Info (21057): Implemented 1628 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 1348 logic cells
    Info (21064): Implemented 256 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 4969 megabytes
    Info: Processing ended: Mon Aug 20 13:17:58 2018
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:42


