Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: c:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_example_top -prj example.prj --lib ieee_proposed=./ieee_proposed -s example 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/AFA2/AFA/proj_axi_master/solution2/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/AFA2/AFA/proj_axi_master/solution2/sim/vhdl/AESL_axi_master_a.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_master_a
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/AFA2/AFA/proj_axi_master/solution2/sim/vhdl/AESL_axi_master_p.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_master_p
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/AFA2/AFA/proj_axi_master/solution2/sim/vhdl/example.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_example_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/AFA2/AFA/proj_axi_master/solution2/sim/vhdl/example.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity example
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/AFA2/AFA/proj_axi_master/solution2/sim/vhdl/example_a_m_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity example_a_m_axi
INFO: [VRFC 10-307] analyzing entity example_a_m_axi_fifo
INFO: [VRFC 10-307] analyzing entity example_a_m_axi_decoder
INFO: [VRFC 10-307] analyzing entity example_a_m_axi_read
INFO: [VRFC 10-307] analyzing entity example_a_m_axi_write
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/AFA2/AFA/proj_axi_master/solution2/sim/vhdl/example_buff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity example_buff_ram
INFO: [VRFC 10-307] analyzing entity example_buff
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/AFA2/AFA/proj_axi_master/solution2/sim/vhdl/example_paramBuf.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity example_paramBuf_ram
INFO: [VRFC 10-307] analyzing entity example_paramBuf
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/AFA2/AFA/proj_axi_master/solution2/sim/vhdl/example_p_m_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity example_p_m_axi
INFO: [VRFC 10-307] analyzing entity example_p_m_axi_fifo
INFO: [VRFC 10-307] analyzing entity example_p_m_axi_decoder
INFO: [VRFC 10-307] analyzing entity example_p_m_axi_read
INFO: [VRFC 10-307] analyzing entity example_p_m_axi_write
Starting static elaboration
WARNING: [VRFC 10-975] left bound value <15> of slice is out of range [7:0] of array <token_tmp> [C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/AFA2/AFA/proj_axi_master/solution2/sim/vhdl/AESL_axi_master_p.vhd:1087]
WARNING: [VRFC 10-975] left bound value <15> of slice is out of range [7:0] of array <token_tmp> [C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/AFA2/AFA/proj_axi_master/solution2/sim/vhdl/AESL_axi_master_p.vhd:1089]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture behave of entity xil_defaultlib.example_p_m_axi_fifo [\example_p_m_axi_fifo(12,5,3)\]
Compiling architecture behav of entity xil_defaultlib.example_p_m_axi_decoder [\example_p_m_axi_decoder(2)\]
Compiling architecture behave of entity xil_defaultlib.example_p_m_axi_fifo [\example_p_m_axi_fifo(64,5,3)\]
Compiling architecture behave of entity xil_defaultlib.example_p_m_axi_fifo [\example_p_m_axi_fifo(9,5,3)\]
Compiling architecture behave of entity xil_defaultlib.example_p_m_axi_fifo [\example_p_m_axi_fifo(20,5,3)\]
Compiling architecture behave of entity xil_defaultlib.example_p_m_axi_fifo [\example_p_m_axi_fifo(2,5,3)\]
Compiling architecture behave of entity xil_defaultlib.example_p_m_axi_write [\example_p_m_axi_write(1,32,0,32...]
Compiling architecture behave of entity xil_defaultlib.example_p_m_axi_fifo [\example_p_m_axi_fifo(34,5,3)\]
Compiling architecture behave of entity xil_defaultlib.example_p_m_axi_read [\example_p_m_axi_read(1,32,0,32,...]
Compiling architecture behave of entity xil_defaultlib.example_p_m_axi [\example_p_m_axi(1,32,0,32,1,1,1...]
Compiling architecture behave of entity xil_defaultlib.example_a_m_axi_fifo [\example_a_m_axi_fifo(8,5,3)\]
Compiling architecture behave of entity xil_defaultlib.example_a_m_axi_fifo [\example_a_m_axi_fifo(64,5,3)\]
Compiling architecture behave of entity xil_defaultlib.example_a_m_axi_fifo [\example_a_m_axi_fifo(36,5,3)\]
Compiling architecture behave of entity xil_defaultlib.example_a_m_axi_fifo [\example_a_m_axi_fifo(20,5,3)\]
Compiling architecture behave of entity xil_defaultlib.example_a_m_axi_fifo [\example_a_m_axi_fifo(2,5,3)\]
Compiling architecture behave of entity xil_defaultlib.example_a_m_axi_write [\example_a_m_axi_write(1,32,0,32...]
Compiling architecture behave of entity xil_defaultlib.example_a_m_axi_fifo [\example_a_m_axi_fifo(34,5,3)\]
Compiling architecture behave of entity xil_defaultlib.example_a_m_axi_read [\example_a_m_axi_read(1,32,0,32,...]
Compiling architecture behave of entity xil_defaultlib.example_a_m_axi [\example_a_m_axi(1,32,0,32,1,1,1...]
Compiling architecture rtl of entity xil_defaultlib.example_buff_ram [\example_buff_ram("block",32,6,5...]
Compiling architecture arch of entity xil_defaultlib.example_buff [\example_buff(32,50,6)\]
Compiling architecture rtl of entity xil_defaultlib.example_paramBuf_ram [\example_paramBuf_ram("distribut...]
Compiling architecture arch of entity xil_defaultlib.example_paramBuf [\example_paramBuf(8,100,7)\]
Compiling architecture behav of entity xil_defaultlib.example [\example(32,1,1,32,1,1,1,1,32,1,...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_p [\AESL_axi_master_p("../tv/cdataf...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_a [\AESL_axi_master_a("../tv/cdataf...]
Compiling architecture behav of entity xil_defaultlib.apatb_example_top
Built simulation snapshot example
